# Generated by Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, g++ 11.5.0 -fPIC -O3)

.model ao68000
.inputs CLK_I reset_n DAT_I[0] DAT_I[1] DAT_I[2] DAT_I[3] DAT_I[4] DAT_I[5] DAT_I[6] DAT_I[7] DAT_I[8] DAT_I[9] DAT_I[10] DAT_I[11] DAT_I[12] DAT_I[13] DAT_I[14] DAT_I[15] DAT_I[16] DAT_I[17] DAT_I[18] DAT_I[19] DAT_I[20] DAT_I[21] DAT_I[22] DAT_I[23] DAT_I[24] DAT_I[25] DAT_I[26] DAT_I[27] DAT_I[28] DAT_I[29] DAT_I[30] DAT_I[31] ACK_I ERR_I RTY_I ipl_i[0] ipl_i[1] ipl_i[2]
.outputs CYC_O ADR_O[2] ADR_O[3] ADR_O[4] ADR_O[5] ADR_O[6] ADR_O[7] ADR_O[8] ADR_O[9] ADR_O[10] ADR_O[11] ADR_O[12] ADR_O[13] ADR_O[14] ADR_O[15] ADR_O[16] ADR_O[17] ADR_O[18] ADR_O[19] ADR_O[20] ADR_O[21] ADR_O[22] ADR_O[23] ADR_O[24] ADR_O[25] ADR_O[26] ADR_O[27] ADR_O[28] ADR_O[29] ADR_O[30] ADR_O[31] DAT_O[0] DAT_O[1] DAT_O[2] DAT_O[3] DAT_O[4] DAT_O[5] DAT_O[6] DAT_O[7] DAT_O[8] DAT_O[9] DAT_O[10] DAT_O[11] DAT_O[12] DAT_O[13] DAT_O[14] DAT_O[15] DAT_O[16] DAT_O[17] DAT_O[18] DAT_O[19] DAT_O[20] DAT_O[21] DAT_O[22] DAT_O[23] DAT_O[24] DAT_O[25] DAT_O[26] DAT_O[27] DAT_O[28] DAT_O[29] DAT_O[30] DAT_O[31] SEL_O[0] SEL_O[1] SEL_O[2] SEL_O[3] STB_O WE_O SGL_O BLK_O RMW_O CTI_O[0] CTI_O[1] CTI_O[2] BTE_O[0] BTE_O[1] fc_o[0] fc_o[1] fc_o[2] reset_o blocked_o
.names $false
.names $true
1
.names $undef
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.quotient[15] ZN=$abc$71324$new_n2990
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.quotient[13] ZN=$abc$71324$new_n2991
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.quotient[7] ZN=$abc$71324$new_n2992
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.quotient[3] ZN=$abc$71324$new_n2993
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[16] ZN=$abc$71324$new_n2994
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[14] ZN=$abc$71324$new_n2995
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[13] ZN=$abc$71324$new_n2996
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[12] ZN=$abc$71324$new_n2997
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[11] ZN=$abc$71324$new_n2998
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[8] ZN=$abc$71324$new_n2999
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[4] ZN=$abc$71324$new_n3000
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[1] ZN=$abc$71324$new_n3001
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[15] ZN=$abc$71324$new_n3002
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[8] ZN=$abc$71324$new_n3003
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[15] ZN=$abc$71324$new_n3004
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[31] ZN=$abc$71324$new_n3005
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[30] ZN=$abc$71324$new_n3006
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[29] ZN=$abc$71324$new_n3007
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[28] ZN=$abc$71324$new_n3008
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[27] ZN=$abc$71324$new_n3009
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[26] ZN=$abc$71324$new_n3010
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[25] ZN=$abc$71324$new_n3011
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[24] ZN=$abc$71324$new_n3012
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[23] ZN=$abc$71324$new_n3013
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[22] ZN=$abc$71324$new_n3014
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[21] ZN=$abc$71324$new_n3015
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[20] ZN=$abc$71324$new_n3016
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[19] ZN=$abc$71324$new_n3017
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[18] ZN=$abc$71324$new_n3018
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[17] ZN=$abc$71324$new_n3019
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[15] ZN=$abc$71324$new_n3020
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[10] ZN=$abc$71324$new_n3021
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[9] ZN=$abc$71324$new_n3022
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[7] ZN=$abc$71324$new_n3023
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[6] ZN=$abc$71324$new_n3024
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[5] ZN=$abc$71324$new_n3025
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[3] ZN=$abc$71324$new_n3026
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.dividend[2] ZN=$abc$71324$new_n3027
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.divider[0] ZN=$abc$71324$new_n3028
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[75] ZN=$abc$71324$new_n3029
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[76] ZN=$abc$71324$new_n3030
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[77] ZN=$abc$71324$new_n3031
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[79] ZN=$abc$71324$new_n3032
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[12] ZN=$abc$71324$new_n3033
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[14] ZN=$abc$71324$new_n3034
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[1] ZN=$abc$71324$new_n3035
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[0] ZN=$abc$71324$new_n3036
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[3] ZN=$abc$71324$new_n3037
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[2] ZN=$abc$71324$new_n3038
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[4] ZN=$abc$71324$new_n3039
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[7] ZN=$abc$71324$new_n3040
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[6] ZN=$abc$71324$new_n3041
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[9] ZN=$abc$71324$new_n3042
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[8] ZN=$abc$71324$new_n3043
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[11] ZN=$abc$71324$new_n3044
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[10] ZN=$abc$71324$new_n3045
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[13] ZN=$abc$71324$new_n3046
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[12] ZN=$abc$71324$new_n3047
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[14] ZN=$abc$71324$new_n3048
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[31] ZN=$abc$71324$new_n3049
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[0] ZN=$abc$71324$new_n3050
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[1] ZN=$abc$71324$new_n3051
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[3] ZN=$abc$71324$new_n3052
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[2] ZN=$abc$71324$new_n3053
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[7] ZN=$abc$71324$new_n3054
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[6] ZN=$abc$71324$new_n3055
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[5] ZN=$abc$71324$new_n3056
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[4] ZN=$abc$71324$new_n3057
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[13] ZN=$abc$71324$new_n3058
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[12] ZN=$abc$71324$new_n3059
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[11] ZN=$abc$71324$new_n3060
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[10] ZN=$abc$71324$new_n3061
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[9] ZN=$abc$71324$new_n3062
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[31] ZN=$abc$71324$new_n3063
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.size[1] ZN=$abc$71324$new_n3064
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.size[0] ZN=$abc$71324$new_n3065
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[30] ZN=$abc$71324$new_n3066
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[30] ZN=$abc$71324$new_n3067
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[29] ZN=$abc$71324$new_n3068
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[29] ZN=$abc$71324$new_n3069
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[28] ZN=$abc$71324$new_n3070
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[28] ZN=$abc$71324$new_n3071
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[27] ZN=$abc$71324$new_n3072
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[27] ZN=$abc$71324$new_n3073
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[26] ZN=$abc$71324$new_n3074
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[26] ZN=$abc$71324$new_n3075
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[25] ZN=$abc$71324$new_n3076
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[25] ZN=$abc$71324$new_n3077
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[24] ZN=$abc$71324$new_n3078
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[24] ZN=$abc$71324$new_n3079
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[23] ZN=$abc$71324$new_n3080
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[23] ZN=$abc$71324$new_n3081
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[22] ZN=$abc$71324$new_n3082
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[22] ZN=$abc$71324$new_n3083
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[21] ZN=$abc$71324$new_n3084
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[21] ZN=$abc$71324$new_n3085
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[20] ZN=$abc$71324$new_n3086
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[20] ZN=$abc$71324$new_n3087
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[19] ZN=$abc$71324$new_n3088
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[19] ZN=$abc$71324$new_n3089
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[18] ZN=$abc$71324$new_n3090
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[18] ZN=$abc$71324$new_n3091
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[17] ZN=$abc$71324$new_n3092
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[17] ZN=$abc$71324$new_n3093
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand2[16] ZN=$abc$71324$new_n3094
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.operand1[16] ZN=$abc$71324$new_n3095
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.sr[4] ZN=$abc$71324$new_n3096
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[31] ZN=$abc$71324$new_n3097
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[7] ZN=$abc$71324$new_n3098
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[6] ZN=$abc$71324$new_n3099
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[9] ZN=$abc$71324$new_n3100
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[10] ZN=$abc$71324$new_n3101
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[11] ZN=$abc$71324$new_n3102
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.decoder_alu_reg[5] ZN=$abc$71324$new_n3103
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.decoder_alu_reg[3] ZN=$abc$71324$new_n3104
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.decoder_alu_reg[2] ZN=$abc$71324$new_n3105
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[15] ZN=$abc$71324$new_n3106
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[13] ZN=$abc$71324$new_n3107
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[14] ZN=$abc$71324$new_n3108
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[17] ZN=$abc$71324$new_n3109
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[9] ZN=$abc$71324$new_n3110
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[7] ZN=$abc$71324$new_n3111
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ir[3] ZN=$abc$71324$new_n3112
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[24] ZN=$abc$71324$new_n3113
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[25] ZN=$abc$71324$new_n3114
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[26] ZN=$abc$71324$new_n3115
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[27] ZN=$abc$71324$new_n3116
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[28] ZN=$abc$71324$new_n3117
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[29] ZN=$abc$71324$new_n3118
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[30] ZN=$abc$71324$new_n3119
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[2] ZN=$abc$71324$new_n3120
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[5] ZN=$abc$71324$new_n3121
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.result[6] ZN=$abc$71324$new_n3122
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.sr[2] ZN=$abc$71324$new_n3123
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.sr[9] ZN=$abc$71324$new_n3124
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.sr[10] ZN=$abc$71324$new_n3125
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.sr[13] ZN=$abc$71324$new_n3126
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.interrupt_mask_o[0] ZN=$abc$71324$new_n3127
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=alu_m.muls.b[16] ZN=$abc$71324$new_n3128
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[2] ZN=$abc$71324$new_n3129
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[1] ZN=$abc$71324$new_n3130
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[4] ZN=$abc$71324$new_n3131
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[8] ZN=$abc$71324$new_n3132
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=RTY_I ZN=$abc$71324$new_n3133
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=ACK_I ZN=$abc$71324$new_n3134
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.CTI_O[1] ZN=$abc$71324$new_n3135
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[0] ZN=$abc$71324$new_n3136
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[15] ZN=$abc$71324$new_n3137
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[1] ZN=$abc$71324$new_n3138
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[0] ZN=$abc$71324$new_n3139
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.do_read_flag ZN=$abc$71324$new_n3140
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_valid_o ZN=$abc$71324$new_n3141
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.size[2] ZN=$abc$71324$new_n3142
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[0] ZN=$abc$71324$new_n3143
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.current_state[9] ZN=$abc$71324$new_n3144
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.saved_pc_change[0] ZN=$abc$71324$new_n3145
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=DAT_I[1] ZN=$abc$71324$new_n3146
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=DAT_I[0] ZN=$abc$71324$new_n3147
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=DAT_I[19] ZN=$abc$71324$new_n3148
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=DAT_I[20] ZN=$abc$71324$new_n3149
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=DAT_I[22] ZN=$abc$71324$new_n3150
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.read_modify_write_flag ZN=$abc$71324$new_n3151
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.data_write[30] ZN=$abc$71324$new_n3152
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.data_write[31] ZN=$abc$71324$new_n3153
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=ipl_i[2] ZN=$abc$71324$new_n3154
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=ipl_i[1] ZN=$abc$71324$new_n3155
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=ipl_i[0] ZN=$abc$71324$new_n3156
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[3] ZN=$abc$71324$new_n3157
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[4] ZN=$abc$71324$new_n3158
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[4] ZN=$abc$71324$new_n3159
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[5] ZN=$abc$71324$new_n3160
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[5] ZN=$abc$71324$new_n3161
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[6] ZN=$abc$71324$new_n3162
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[7] ZN=$abc$71324$new_n3163
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[8] ZN=$abc$71324$new_n3164
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[9] ZN=$abc$71324$new_n3165
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[9] ZN=$abc$71324$new_n3166
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[11] ZN=$abc$71324$new_n3167
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[12] ZN=$abc$71324$new_n3168
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[14] ZN=$abc$71324$new_n3169
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[15] ZN=$abc$71324$new_n3170
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.ADR_O[18] ZN=$abc$71324$new_n3171
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[22] ZN=$abc$71324$new_n3172
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[24] ZN=$abc$71324$new_n3173
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[25] ZN=$abc$71324$new_n3174
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[25] ZN=$abc$71324$new_n3175
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[26] ZN=$abc$71324$new_n3176
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc[27] ZN=$abc$71324$new_n3177
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.address[29] ZN=$abc$71324$new_n3178
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.ADR_O[30] ZN=$abc$71324$new_n3179
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.fc_o[1] ZN=$abc$71324$new_n3180
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[16] ZN=$abc$71324$new_n3181
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[17] ZN=$abc$71324$new_n3182
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[21] ZN=$abc$71324$new_n3183
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[24] ZN=$abc$71324$new_n3184
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[25] ZN=$abc$71324$new_n3185
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[27] ZN=$abc$71324$new_n3186
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[28] ZN=$abc$71324$new_n3187
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_valid_32_o ZN=$abc$71324$new_n3188
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[64] ZN=$abc$71324$new_n3189
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[66] ZN=$abc$71324$new_n3190
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[67] ZN=$abc$71324$new_n3191
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[68] ZN=$abc$71324$new_n3192
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[69] ZN=$abc$71324$new_n3193
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[70] ZN=$abc$71324$new_n3194
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[71] ZN=$abc$71324$new_n3195
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[73] ZN=$abc$71324$new_n3196
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[74] ZN=$abc$71324$new_n3197
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[75] ZN=$abc$71324$new_n3198
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[76] ZN=$abc$71324$new_n3199
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[77] ZN=$abc$71324$new_n3200
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[78] ZN=$abc$71324$new_n3201
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n3202
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[0] ZN=$abc$71324$new_n3203
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[1] ZN=$abc$71324$new_n3204
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[2] ZN=$abc$71324$new_n3205
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[3] ZN=$abc$71324$new_n3206
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[7] ZN=$abc$71324$new_n3207
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[8] ZN=$abc$71324$new_n3208
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[9] ZN=$abc$71324$new_n3209
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[10] ZN=$abc$71324$new_n3210
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[11] ZN=$abc$71324$new_n3211
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[12] ZN=$abc$71324$new_n3212
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[13] ZN=$abc$71324$new_n3213
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[14] ZN=$abc$71324$new_n3214
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.data_read_o[15] ZN=$abc$71324$new_n3215
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.DAT_O[24] ZN=$abc$71324$new_n3216
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.DAT_O[25] ZN=$abc$71324$new_n3217
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.DAT_O[27] ZN=$abc$71324$new_n3218
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.DAT_O[28] ZN=$abc$71324$new_n3219
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.DAT_O[29] ZN=$abc$71324$new_n3220
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=bus_control_m.fault_address_state_o[0] ZN=$abc$71324$new_n3221
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_mod[2] ZN=$abc$71324$new_n3222
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_mod[0] ZN=$abc$71324$new_n3223
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_type[0] ZN=$abc$71324$new_n3224
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_type[1] ZN=$abc$71324$new_n3225
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_type[2] ZN=$abc$71324$new_n3226
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_reg[0] ZN=$abc$71324$new_n3227
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.ea_reg[2] ZN=$abc$71324$new_n3228
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n3229
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.Dn_output[13] ZN=$abc$71324$new_n3230
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[81] ZN=$abc$71324$new_n3231
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[82] ZN=$abc$71324$new_n3232
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[84] ZN=$abc$71324$new_n3233
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[87] ZN=$abc$71324$new_n3234
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[86] ZN=$abc$71324$new_n3235
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=microcode_branch_m.micro_pc_1[0] ZN=$abc$71324$new_n3236
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=microcode_branch_m.micro_pc_0[2] ZN=$abc$71324$new_n3237
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=microcode_branch_m.micro_pc_0[3] ZN=$abc$71324$new_n3238
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=microcode_branch_m.micro_pc_1[3] ZN=$abc$71324$new_n3239
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=microcode_branch_m.micro_pc_1[6] ZN=$abc$71324$new_n3240
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=microcode_branch_m.micro_pc_1[7] ZN=$abc$71324$new_n3241
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[23] ZN=$abc$71324$new_n3242
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[24] ZN=$abc$71324$new_n3243
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[58] ZN=$abc$71324$new_n3244
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[19] ZN=$abc$71324$new_n3245
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[21] ZN=$abc$71324$new_n3246
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[2] ZN=$abc$71324$new_n3247
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[1] ZN=$abc$71324$new_n3248
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[3] ZN=$abc$71324$new_n3249
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[5] ZN=$abc$71324$new_n3250
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[6] ZN=$abc$71324$new_n3251
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[7] ZN=$abc$71324$new_n3252
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[8] ZN=$abc$71324$new_n3253
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[9] ZN=$abc$71324$new_n3254
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[11] ZN=$abc$71324$new_n3255
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[13] ZN=$abc$71324$new_n3256
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[14] ZN=$abc$71324$new_n3257
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[15] ZN=$abc$71324$new_n3258
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[26] ZN=$abc$71324$new_n3259
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[28] ZN=$abc$71324$new_n3260
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[32] ZN=$abc$71324$new_n3261
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[38] ZN=$abc$71324$new_n3262
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[39] ZN=$abc$71324$new_n3263
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[41] ZN=$abc$71324$new_n3264
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[44] ZN=$abc$71324$new_n3265
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[53] ZN=$abc$71324$new_n3266
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[37] ZN=$abc$71324$new_n3267
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[36] ZN=$abc$71324$new_n3268
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[35] ZN=$abc$71324$new_n3269
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_data[72] ZN=$abc$71324$new_n3270
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[0] ZN=$abc$71324$new_n3271
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[1] ZN=$abc$71324$new_n3272
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[2] ZN=$abc$71324$new_n3273
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[3] ZN=$abc$71324$new_n3274
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[4] ZN=$abc$71324$new_n3275
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[5] ZN=$abc$71324$new_n3276
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[6] ZN=$abc$71324$new_n3277
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[7] ZN=$abc$71324$new_n3278
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[9] ZN=$abc$71324$new_n3279
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.An_output[15] ZN=$abc$71324$new_n3280
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.movem_modreg[0] ZN=$abc$71324$new_n3281
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.movem_modreg[1] ZN=$abc$71324$new_n3282
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.movem_modreg[2] ZN=$abc$71324$new_n3283
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.movem_modreg[3] ZN=$abc$71324$new_n3284
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.movem_modreg[4] ZN=$abc$71324$new_n3285
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.trap[2] ZN=$abc$71324$new_n3286
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.index[30] ZN=$abc$71324$new_n3287
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.pc_valid[30] ZN=$abc$71324$new_n3288
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=registers_m.instruction_flag ZN=$abc$71324$new_n3289
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n3003 ZN=alu_m.muls.dataa[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[8] A2=registers_m.operand2[15] ZN=$abc$71324$new_n3291
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3291 ZN=alu_m.muls.datab[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.div_count[0] A2=alu_m.div_count[1] Z=$abc$71324$new_n3293
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.div_count[2] A2=$abc$71324$new_n3293 ZN=$abc$71324$new_n3294
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=alu_m.div_count[4] A2=alu_m.div_count[1] A3=alu_m.div_count[3] A4=alu_m.div_count[2] Z=$abc$71324$new_n3295
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.div_count[0] A2=$abc$71324$new_n3295 ZN=$abc$71324$new_n3296
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.div_count[0] A2=$abc$71324$new_n3295 Z=$abc$71324$new_n3297
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[12] A2=registers_m.ir[13] ZN=$abc$71324$new_n3298
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.ir[12] A2=registers_m.ir[13] Z=$abc$71324$new_n3299
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n3299 ZN=$abc$71324$new_n3300
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n3298 ZN=$abc$71324$new_n3301
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.ir[15] A2=$abc$71324$new_n3300 Z=$abc$71324$new_n3302
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[15] A2=$abc$71324$new_n3300 ZN=$abc$71324$new_n3303
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[75] A2=memory_registers_m.micro_data[76] ZN=$abc$71324$new_n3304
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[78] A2=$abc$71324$new_n3031 ZN=$abc$71324$new_n3305
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[78] A2=$abc$71324$new_n3031 A3=$abc$71324$new_n3032 ZN=$abc$71324$new_n3306
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3305 ZN=$abc$71324$new_n3307
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3304 ZN=$abc$71324$new_n3308
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3304 A2=$abc$71324$new_n3306 Z=$abc$71324$new_n3309
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3304 A2=$abc$71324$new_n3306 ZN=$abc$71324$new_n3310
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n3310 ZN=$abc$71324$new_n3311
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3297 A2=$abc$71324$new_n3303 A3=$abc$71324$new_n3310 ZN=$abc$71324$new_n3312
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3296 A2=$abc$71324$new_n3311 ZN=$abc$71324$new_n3313
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reset_n A2=$abc$71324$new_n3312 Z=$abc$71324$new_n3314
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reset_n A2=$abc$71324$new_n3312 ZN=$abc$71324$new_n3315
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=reset_n A2=$abc$71324$new_n3295 Z=$abc$71324$new_n3316
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3314 A2=$abc$71324$new_n3316 ZN=$abc$71324$new_n3317
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[1] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[0] ZN=$abc$71324$new_n3318
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3318 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68589
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[2] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[1] ZN=$abc$71324$new_n3320
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3320 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68593
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[3] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[2] ZN=$abc$71324$new_n3322
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3322 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68597
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[4] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[3] ZN=$abc$71324$new_n3324
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3324 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68601
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[5] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[4] ZN=$abc$71324$new_n3326
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3326 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68605
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[6] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[5] ZN=$abc$71324$new_n3328
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3328 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68609
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[7] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[6] ZN=$abc$71324$new_n3330
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3330 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68613
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[8] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[7] ZN=$abc$71324$new_n3332
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3332 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68617
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[9] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[8] ZN=$abc$71324$new_n3334
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3334 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68621
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[10] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[9] ZN=$abc$71324$new_n3336
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3336 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68625
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[11] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[10] ZN=$abc$71324$new_n3338
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3338 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68629
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[12] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[11] ZN=$abc$71324$new_n3340
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3340 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68633
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[13] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[12] ZN=$abc$71324$new_n3342
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3342 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68637
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[14] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[13] ZN=$abc$71324$new_n3344
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3344 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[15] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[14] ZN=$abc$71324$new_n3346
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3346 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[16] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[15] ZN=$abc$71324$new_n3348
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3348 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[78] A2=memory_registers_m.micro_data[77] ZN=$abc$71324$new_n3350
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3350 ZN=$abc$71324$new_n3351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[78] A2=memory_registers_m.micro_data[77] A3=$abc$71324$new_n3032 ZN=$abc$71324$new_n3352
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[75] A2=$abc$71324$new_n3352 ZN=$abc$71324$new_n3353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[78] A2=memory_registers_m.micro_data[77] ZN=$abc$71324$new_n3354
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[78] A2=memory_registers_m.micro_data[77] A3=$abc$71324$new_n3308 ZN=$abc$71324$new_n3355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3304 A3=$abc$71324$new_n3354 ZN=$abc$71324$new_n3356
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3029 A2=$abc$71324$new_n3030 ZN=$abc$71324$new_n3357
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[75] A2=memory_registers_m.micro_data[76] ZN=$abc$71324$new_n3358
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3307 A2=$abc$71324$new_n3358 ZN=$abc$71324$new_n3359
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3306 A2=$abc$71324$new_n3357 ZN=$abc$71324$new_n3360
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[75] A2=$abc$71324$new_n3030 ZN=$abc$71324$new_n3361
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3029 A2=memory_registers_m.micro_data[76] ZN=$abc$71324$new_n3362
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[78] A2=$abc$71324$new_n3031 Z=$abc$71324$new_n3363
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[78] A2=$abc$71324$new_n3031 ZN=$abc$71324$new_n3364
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3032 A2=$abc$71324$new_n3364 ZN=$abc$71324$new_n3365
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3363 ZN=$abc$71324$new_n3366
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3362 A2=$abc$71324$new_n3366 ZN=$abc$71324$new_n3367
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3361 A2=$abc$71324$new_n3365 ZN=$abc$71324$new_n3368
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3356 A2=$abc$71324$new_n3360 A3=$abc$71324$new_n3368 ZN=$abc$71324$new_n3369
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.decoder_alu_reg[10] A2=registers_m.decoder_alu_reg[9] A3=registers_m.decoder_alu_reg[8] A4=registers_m.decoder_alu_reg[11] ZN=$abc$71324$new_n3370
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=registers_m.decoder_alu_reg[10] A2=registers_m.decoder_alu_reg[9] A3=registers_m.decoder_alu_reg[8] A4=registers_m.decoder_alu_reg[11] Z=$abc$71324$new_n3371
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3356 A2=$abc$71324$new_n3371 ZN=$abc$71324$new_n3372
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3355 A2=$abc$71324$new_n3370 ZN=$abc$71324$new_n3373
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.decoder_alu_reg[10] A2=$abc$71324$new_n3355 B1=$abc$71324$new_n3372 B2=registers_m.decoder_alu_reg[14] ZN=$abc$71324$new_n3374
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3352 A2=$abc$71324$new_n3362 ZN=$abc$71324$new_n3375
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3351 A2=$abc$71324$new_n3361 ZN=$abc$71324$new_n3376
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3304 A2=$abc$71324$new_n3351 Z=$abc$71324$new_n3377
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3377 ZN=$abc$71324$new_n3378
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.decoder_alu_reg[5] A2=$abc$71324$new_n3104 ZN=$abc$71324$new_n3379
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.decoder_alu_reg[4] A2=registers_m.decoder_alu_reg[3] B=$abc$71324$new_n3103 ZN=$abc$71324$new_n3380
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.ir[13] A2=$abc$71324$new_n3375 B1=$abc$71324$new_n3377 B2=$abc$71324$new_n3380 ZN=$abc$71324$new_n3381
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3353 A2=$abc$71324$new_n3369 B=$abc$71324$new_n3374 C=$abc$71324$new_n3381 ZN=$abc$71324$new_n3382
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3033 A2=registers_m.ir[13] ZN=$abc$71324$new_n3383
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3033 A2=registers_m.ir[13] A3=$abc$71324$new_n3034 ZN=$abc$71324$new_n3384
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3064 ZN=$abc$71324$new_n3385
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[31] A2=registers_m.size[1] ZN=$abc$71324$new_n3386
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.size[0] A2=$abc$71324$new_n3385 A3=$abc$71324$new_n3386 ZN=$abc$71324$new_n3387
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[7] A2=registers_m.size[0] ZN=$abc$71324$new_n3388
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[7] A2=registers_m.size[0] B=$abc$71324$new_n3387 ZN=$abc$71324$new_n3389
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.size[0] A2=$abc$71324$new_n3385 A3=$abc$71324$new_n3386 B=$abc$71324$new_n3388 ZN=$abc$71324$new_n3390
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.size[1] A2=registers_m.size[0] ZN=$abc$71324$new_n3391
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3064 A2=$abc$71324$new_n3065 ZN=$abc$71324$new_n3392
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3064 A2=registers_m.size[0] ZN=$abc$71324$new_n3393
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3040 A2=registers_m.size[0] B1=$abc$71324$new_n3393 B2=$abc$71324$new_n3004 ZN=$abc$71324$new_n3394
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[31] A2=$abc$71324$new_n3392 B=$abc$71324$new_n3394 ZN=$abc$71324$new_n3395
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3390 A2=$abc$71324$new_n3395 ZN=$abc$71324$new_n3396
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3390 A2=$abc$71324$new_n3395 Z=$abc$71324$new_n3397
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3104 A2=$abc$71324$new_n3378 ZN=$abc$71324$new_n3398
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[3] A2=$abc$71324$new_n3377 ZN=$abc$71324$new_n3399
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3352 A2=$abc$71324$new_n3358 ZN=$abc$71324$new_n3400
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3351 A2=$abc$71324$new_n3357 ZN=$abc$71324$new_n3401
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3354 Z=$abc$71324$new_n3402
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[79] A2=$abc$71324$new_n3354 ZN=$abc$71324$new_n3403
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3362 A2=$abc$71324$new_n3403 ZN=$abc$71324$new_n3404
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3361 A2=$abc$71324$new_n3402 ZN=$abc$71324$new_n3405
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.decoder_alu_reg[6] A2=$abc$71324$new_n3404 Z=$abc$71324$new_n3406
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[6] A2=$abc$71324$new_n3404 ZN=$abc$71324$new_n3407
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[31] A2=registers_m.operand2[31] ZN=$abc$71324$new_n3408
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand1[31] A2=registers_m.operand2[31] Z=$abc$71324$new_n3409
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3409 ZN=$abc$71324$new_n3410
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[30] A2=registers_m.operand1[30] ZN=$abc$71324$new_n3411
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3066 A2=$abc$71324$new_n3067 ZN=$abc$71324$new_n3412
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3411 A2=$abc$71324$new_n3412 ZN=$abc$71324$new_n3413
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3413 ZN=$abc$71324$new_n3414
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3068 A2=$abc$71324$new_n3069 ZN=$abc$71324$new_n3415
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[29] A2=registers_m.operand1[29] ZN=$abc$71324$new_n3416
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3068 A2=$abc$71324$new_n3069 ZN=$abc$71324$new_n3417
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[28] A2=registers_m.operand1[28] ZN=$abc$71324$new_n3418
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[28] A2=registers_m.operand1[28] ZN=$abc$71324$new_n3419
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[27] A2=registers_m.operand1[27] ZN=$abc$71324$new_n3420
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[27] A2=registers_m.operand1[27] ZN=$abc$71324$new_n3421
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3072 A2=$abc$71324$new_n3073 ZN=$abc$71324$new_n3422
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[26] A2=registers_m.operand1[26] ZN=$abc$71324$new_n3423
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[26] A2=registers_m.operand1[26] ZN=$abc$71324$new_n3424
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[26] A2=registers_m.operand1[26] Z=$abc$71324$new_n3425
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3076 A2=$abc$71324$new_n3077 ZN=$abc$71324$new_n3426
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[25] A2=registers_m.operand1[25] ZN=$abc$71324$new_n3427
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3076 A2=$abc$71324$new_n3077 ZN=$abc$71324$new_n3428
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[24] A2=registers_m.operand1[24] ZN=$abc$71324$new_n3429
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[24] A2=registers_m.operand1[24] ZN=$abc$71324$new_n3430
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[23] A2=registers_m.operand1[23] ZN=$abc$71324$new_n3431
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[23] A2=registers_m.operand1[23] ZN=$abc$71324$new_n3432
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[22] A2=registers_m.operand1[22] ZN=$abc$71324$new_n3433
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3082 A2=$abc$71324$new_n3083 ZN=$abc$71324$new_n3434
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3433 A2=$abc$71324$new_n3434 Z=$abc$71324$new_n3435
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3084 A2=$abc$71324$new_n3085 ZN=$abc$71324$new_n3436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[21] A2=registers_m.operand1[21] ZN=$abc$71324$new_n3437
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3084 A2=$abc$71324$new_n3085 ZN=$abc$71324$new_n3438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[20] A2=registers_m.operand1[20] ZN=$abc$71324$new_n3439
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[20] A2=registers_m.operand1[20] ZN=$abc$71324$new_n3440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[19] A2=registers_m.operand1[19] ZN=$abc$71324$new_n3441
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3088 A2=$abc$71324$new_n3089 ZN=$abc$71324$new_n3442
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[19] A2=registers_m.operand1[19] ZN=$abc$71324$new_n3443
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[18] A2=registers_m.operand1[18] ZN=$abc$71324$new_n3444
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[18] A2=registers_m.operand1[18] ZN=$abc$71324$new_n3445
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[18] A2=registers_m.operand1[18] Z=$abc$71324$new_n3446
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3092 A2=$abc$71324$new_n3093 ZN=$abc$71324$new_n3447
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[17] A2=registers_m.operand1[17] ZN=$abc$71324$new_n3448
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3092 A2=$abc$71324$new_n3093 ZN=$abc$71324$new_n3449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[16] A2=registers_m.operand1[16] ZN=$abc$71324$new_n3450
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[16] A2=registers_m.operand1[16] ZN=$abc$71324$new_n3451
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3451 ZN=$abc$71324$new_n3452
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[15] A2=registers_m.operand2[15] ZN=$abc$71324$new_n3453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n3004 ZN=$abc$71324$new_n3454
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[15] A2=registers_m.operand2[15] ZN=$abc$71324$new_n3455
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[14] A2=registers_m.operand1[14] ZN=$abc$71324$new_n3456
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[14] A2=registers_m.operand1[14] ZN=$abc$71324$new_n3457
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[14] A2=registers_m.operand1[14] Z=$abc$71324$new_n3458
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[14] A2=registers_m.operand1[14] ZN=$abc$71324$new_n3459
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3046 A2=$abc$71324$new_n3058 ZN=$abc$71324$new_n3460
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[13] A2=registers_m.operand1[13] ZN=$abc$71324$new_n3461
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[13] A2=registers_m.operand1[13] ZN=$abc$71324$new_n3462
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3046 A2=$abc$71324$new_n3058 ZN=$abc$71324$new_n3463
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[12] A2=registers_m.operand1[12] ZN=$abc$71324$new_n3464
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[12] A2=registers_m.operand1[12] ZN=$abc$71324$new_n3465
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[12] A2=registers_m.operand1[12] ZN=$abc$71324$new_n3466
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3466 ZN=$abc$71324$new_n3467
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.operand2[11] A2=registers_m.operand1[11] Z=$abc$71324$new_n3468
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[11] A2=registers_m.operand1[11] ZN=$abc$71324$new_n3469
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3045 A2=$abc$71324$new_n3061 ZN=$abc$71324$new_n3470
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[10] A2=registers_m.operand1[10] ZN=$abc$71324$new_n3471
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3470 A2=$abc$71324$new_n3471 ZN=$abc$71324$new_n3472
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3472 ZN=$abc$71324$new_n3473
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[9] A2=registers_m.operand1[9] ZN=$abc$71324$new_n3474
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[9] A2=registers_m.operand1[9] Z=$abc$71324$new_n3475
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[9] A2=registers_m.operand1[9] ZN=$abc$71324$new_n3476
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.operand2[8] A2=registers_m.operand1[8] Z=$abc$71324$new_n3477
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[8] A2=registers_m.operand1[8] ZN=$abc$71324$new_n3478
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3477 A2=$abc$71324$new_n3478 ZN=$abc$71324$new_n3479
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[3] A2=registers_m.operand1[3] ZN=$abc$71324$new_n3480
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[3] A2=registers_m.operand1[3] ZN=$abc$71324$new_n3481
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[3] A2=registers_m.operand1[3] ZN=$abc$71324$new_n3482
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3482 ZN=$abc$71324$new_n3483
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[1] A2=registers_m.operand1[1] ZN=$abc$71324$new_n3484
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[1] A2=registers_m.operand1[1] Z=$abc$71324$new_n3485
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[1] A2=registers_m.operand1[1] ZN=$abc$71324$new_n3486
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[0] A2=registers_m.operand1[0] ZN=$abc$71324$new_n3487
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3486 A2=$abc$71324$new_n3487 B=$abc$71324$new_n3484 ZN=$abc$71324$new_n3488
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3038 A2=$abc$71324$new_n3053 ZN=$abc$71324$new_n3489
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=registers_m.operand1[2] ZN=$abc$71324$new_n3490
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[2] A2=registers_m.operand1[2] ZN=$abc$71324$new_n3491
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3489 A2=$abc$71324$new_n3491 ZN=$abc$71324$new_n3492
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[2] A2=registers_m.operand1[2] ZN=$abc$71324$new_n3493
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3482 A2=$abc$71324$new_n3493 ZN=$abc$71324$new_n3494
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3481 A2=$abc$71324$new_n3490 B=$abc$71324$new_n3480 ZN=$abc$71324$new_n3495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3488 A2=$abc$71324$new_n3494 B=$abc$71324$new_n3495 ZN=$abc$71324$new_n3496
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[6] A2=registers_m.operand1[6] ZN=$abc$71324$new_n3497
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3497 ZN=$abc$71324$new_n3498
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[6] A2=registers_m.operand1[6] Z=$abc$71324$new_n3499
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[6] A2=registers_m.operand1[6] ZN=$abc$71324$new_n3500
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.operand2[5] A2=registers_m.operand1[5] Z=$abc$71324$new_n3501
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[5] A2=registers_m.operand1[5] ZN=$abc$71324$new_n3502
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[5] A2=registers_m.operand1[5] ZN=$abc$71324$new_n3503
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3501 A2=$abc$71324$new_n3503 ZN=$abc$71324$new_n3504
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[5] A2=registers_m.operand1[5] ZN=$abc$71324$new_n3505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[7] A2=registers_m.operand1[7] ZN=$abc$71324$new_n3506
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[7] A2=registers_m.operand1[7] ZN=$abc$71324$new_n3507
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[7] A2=registers_m.operand1[7] Z=$abc$71324$new_n3508
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[7] A2=registers_m.operand1[7] ZN=$abc$71324$new_n3509
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[4] A2=registers_m.operand1[4] ZN=$abc$71324$new_n3510
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[4] A2=registers_m.operand1[4] Z=$abc$71324$new_n3511
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[4] A2=registers_m.operand1[4] ZN=$abc$71324$new_n3512
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3504 A3=$abc$71324$new_n3508 A4=$abc$71324$new_n3511 ZN=$abc$71324$new_n3513
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3505 A2=$abc$71324$new_n3510 B=$abc$71324$new_n3502 ZN=$abc$71324$new_n3514
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3514 B=$abc$71324$new_n3498 ZN=$abc$71324$new_n3515
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3496 A2=$abc$71324$new_n3513 B1=$abc$71324$new_n3515 B2=$abc$71324$new_n3507 C=$abc$71324$new_n3506 ZN=$abc$71324$new_n3516
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3479 A2=$abc$71324$new_n3516 B=$abc$71324$new_n3477 ZN=$abc$71324$new_n3517
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3476 A2=$abc$71324$new_n3517 B=$abc$71324$new_n3474 ZN=$abc$71324$new_n3518
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3472 A2=$abc$71324$new_n3518 B=$abc$71324$new_n3470 ZN=$abc$71324$new_n3519
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3472 A2=$abc$71324$new_n3518 B=$abc$71324$new_n3468 C=$abc$71324$new_n3470 ZN=$abc$71324$new_n3520
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3469 A2=$abc$71324$new_n3520 ZN=$abc$71324$new_n3521
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3466 A2=$abc$71324$new_n3469 A3=$abc$71324$new_n3520 B=$abc$71324$new_n3464 ZN=$abc$71324$new_n3522
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3463 A2=$abc$71324$new_n3522 ZN=$abc$71324$new_n3523
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3460 A2=$abc$71324$new_n3522 B=$abc$71324$new_n3463 C=$abc$71324$new_n3458 ZN=$abc$71324$new_n3524
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3456 A2=$abc$71324$new_n3524 ZN=$abc$71324$new_n3525
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3455 A2=$abc$71324$new_n3456 A3=$abc$71324$new_n3524 Z=$abc$71324$new_n3526
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3453 A2=$abc$71324$new_n3526 ZN=$abc$71324$new_n3527
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3451 A2=$abc$71324$new_n3453 A3=$abc$71324$new_n3526 B=$abc$71324$new_n3450 ZN=$abc$71324$new_n3528
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3447 A2=$abc$71324$new_n3528 B=$abc$71324$new_n3449 ZN=$abc$71324$new_n3529
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3447 A2=$abc$71324$new_n3528 B=$abc$71324$new_n3449 C=$abc$71324$new_n3446 ZN=$abc$71324$new_n3530
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3444 A2=$abc$71324$new_n3530 ZN=$abc$71324$new_n3531
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3443 A2=$abc$71324$new_n3444 A3=$abc$71324$new_n3530 Z=$abc$71324$new_n3532
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3441 A2=$abc$71324$new_n3532 ZN=$abc$71324$new_n3533
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3440 A2=$abc$71324$new_n3441 A3=$abc$71324$new_n3532 B=$abc$71324$new_n3439 ZN=$abc$71324$new_n3534
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3436 A2=$abc$71324$new_n3534 B=$abc$71324$new_n3438 ZN=$abc$71324$new_n3535
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3436 A2=$abc$71324$new_n3534 B=$abc$71324$new_n3438 C=$abc$71324$new_n3435 ZN=$abc$71324$new_n3536
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3433 A2=$abc$71324$new_n3536 ZN=$abc$71324$new_n3537
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3432 A2=$abc$71324$new_n3433 A3=$abc$71324$new_n3536 Z=$abc$71324$new_n3538
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3431 A2=$abc$71324$new_n3538 ZN=$abc$71324$new_n3539
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3430 A2=$abc$71324$new_n3431 A3=$abc$71324$new_n3538 B=$abc$71324$new_n3429 ZN=$abc$71324$new_n3540
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3426 A2=$abc$71324$new_n3540 B=$abc$71324$new_n3428 ZN=$abc$71324$new_n3541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3426 A2=$abc$71324$new_n3540 B=$abc$71324$new_n3428 C=$abc$71324$new_n3425 ZN=$abc$71324$new_n3542
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3423 A2=$abc$71324$new_n3542 ZN=$abc$71324$new_n3543
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3420 A2=$abc$71324$new_n3423 A3=$abc$71324$new_n3542 Z=$abc$71324$new_n3544
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3421 A2=$abc$71324$new_n3544 Z=$abc$71324$new_n3545
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3419 A2=$abc$71324$new_n3421 A3=$abc$71324$new_n3544 B=$abc$71324$new_n3418 ZN=$abc$71324$new_n3546
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3415 A2=$abc$71324$new_n3546 B=$abc$71324$new_n3417 ZN=$abc$71324$new_n3547
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3415 A2=$abc$71324$new_n3546 B=$abc$71324$new_n3417 C=$abc$71324$new_n3414 ZN=$abc$71324$new_n3548
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3409 A2=$abc$71324$new_n3411 A3=$abc$71324$new_n3548 Z=$abc$71324$new_n3549
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3411 A2=$abc$71324$new_n3548 B=$abc$71324$new_n3409 ZN=$abc$71324$new_n3550
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3549 A2=$abc$71324$new_n3550 ZN=$abc$71324$new_n3551
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3029 A2=memory_registers_m.micro_data[76] ZN=$abc$71324$new_n3552
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[75] A2=$abc$71324$new_n3030 ZN=$abc$71324$new_n3553
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3403 A2=$abc$71324$new_n3553 ZN=$abc$71324$new_n3554
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3402 A2=$abc$71324$new_n3552 ZN=$abc$71324$new_n3555
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3355 A2=$abc$71324$new_n3554 ZN=$abc$71324$new_n3556
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3356 A2=$abc$71324$new_n3555 ZN=$abc$71324$new_n3557
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3100 A2=registers_m.ir[10] ZN=$abc$71324$new_n3558
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[9] A2=$abc$71324$new_n3101 ZN=$abc$71324$new_n3559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n3069 A3=$abc$71324$new_n3559 ZN=$abc$71324$new_n3560
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3562
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n3561 B1=$abc$71324$new_n3562 B2=registers_m.operand1[29] ZN=$abc$71324$new_n3563
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n3562 ZN=$abc$71324$new_n3564
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3565
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n3562 B1=$abc$71324$new_n3565 B2=registers_m.operand1[28] ZN=$abc$71324$new_n3566
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3567
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n3565 B1=$abc$71324$new_n3567 B2=registers_m.operand1[27] ZN=$abc$71324$new_n3568
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3568 ZN=$abc$71324$new_n3569
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n3567 ZN=$abc$71324$new_n3570
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n3567 B1=$abc$71324$new_n3571 B2=registers_m.operand1[26] ZN=$abc$71324$new_n3572
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3572 ZN=$abc$71324$new_n3573
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3574
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n3571 B1=$abc$71324$new_n3574 B2=registers_m.operand1[25] ZN=$abc$71324$new_n3575
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n3574 ZN=$abc$71324$new_n3576
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3577
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n3574 B1=$abc$71324$new_n3577 B2=registers_m.operand1[24] ZN=$abc$71324$new_n3578
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3580
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n3579 B1=$abc$71324$new_n3580 B2=registers_m.operand1[19] ZN=$abc$71324$new_n3581
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3581 ZN=$abc$71324$new_n3582
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3583
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n3580 B1=$abc$71324$new_n3583 B2=registers_m.operand1[18] ZN=$abc$71324$new_n3584
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3584 ZN=$abc$71324$new_n3585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3586
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n3583 B1=$abc$71324$new_n3586 B2=registers_m.operand1[17] ZN=$abc$71324$new_n3587
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3586 ZN=$abc$71324$new_n3588
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n3558 ZN=$abc$71324$new_n3589
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3095 A2=$abc$71324$new_n3589 B=$abc$71324$new_n3588 ZN=$abc$71324$new_n3590
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3590 ZN=$abc$71324$new_n3591
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3593
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n3592 B1=$abc$71324$new_n3593 B2=registers_m.operand1[11] ZN=$abc$71324$new_n3594
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3594 ZN=$abc$71324$new_n3595
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n3062 A3=$abc$71324$new_n3559 ZN=$abc$71324$new_n3596
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3597
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n3597 B=$abc$71324$new_n3596 ZN=$abc$71324$new_n3598
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3598 ZN=$abc$71324$new_n3599
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3600
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n3597 B1=$abc$71324$new_n3600 B2=registers_m.operand1[9] ZN=$abc$71324$new_n3601
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3602
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n3600 B1=$abc$71324$new_n3602 B2=registers_m.operand1[8] ZN=$abc$71324$new_n3603
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[7] A2=registers_m.operand1[6] ZN=$abc$71324$new_n3604
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand1[7] A2=registers_m.operand1[6] Z=$abc$71324$new_n3605
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3605 ZN=$abc$71324$new_n3606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3055 A2=$abc$71324$new_n3056 ZN=$abc$71324$new_n3607
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[6] A2=registers_m.operand1[5] ZN=$abc$71324$new_n3608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3607 A3=$abc$71324$new_n3608 ZN=$abc$71324$new_n3609
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[5] A2=registers_m.operand1[4] ZN=$abc$71324$new_n3610
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[5] A2=registers_m.operand1[4] ZN=$abc$71324$new_n3611
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3611 ZN=$abc$71324$new_n3612
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3610 A2=$abc$71324$new_n3612 ZN=$abc$71324$new_n3613
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3614
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3615
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3096 A2=registers_m.ir[10] B=$abc$71324$new_n3100 ZN=$abc$71324$new_n3616
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3616 ZN=$abc$71324$new_n3617
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3096 A2=registers_m.ir[10] B=$abc$71324$new_n3100 C=$abc$71324$new_n3050 ZN=$abc$71324$new_n3618
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n3618 B=$abc$71324$new_n3559 ZN=$abc$71324$new_n3619
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand1[1] A2=registers_m.operand1[2] A3=$abc$71324$new_n3618 B=$abc$71324$new_n3559 ZN=$abc$71324$new_n3620
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3615 A2=$abc$71324$new_n3620 Z=$abc$71324$new_n3621
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n3559 B1=$abc$71324$new_n3615 B2=$abc$71324$new_n3620 ZN=$abc$71324$new_n3622
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n3614 ZN=$abc$71324$new_n3623
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3052 A2=$abc$71324$new_n3057 B=$abc$71324$new_n3559 C=registers_m.operand1[5] ZN=$abc$71324$new_n3624
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3613 A2=$abc$71324$new_n3622 A3=$abc$71324$new_n3623 B=$abc$71324$new_n3624 ZN=$abc$71324$new_n3625
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3606 A2=$abc$71324$new_n3609 A3=$abc$71324$new_n3625 ZN=$abc$71324$new_n3626
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n3559 A3=$abc$71324$new_n3608 ZN=$abc$71324$new_n3627
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3626 A2=$abc$71324$new_n3627 Z=$abc$71324$new_n3628
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3626 A2=$abc$71324$new_n3627 B=$abc$71324$new_n3601 C=$abc$71324$new_n3603 ZN=$abc$71324$new_n3629
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[7] A2=registers_m.operand1[8] B=$abc$71324$new_n3597 ZN=$abc$71324$new_n3630
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3629 A2=$abc$71324$new_n3630 B=$abc$71324$new_n3599 ZN=$abc$71324$new_n3631
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3629 A2=$abc$71324$new_n3630 B=$abc$71324$new_n3595 C=$abc$71324$new_n3599 ZN=$abc$71324$new_n3632
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n3062 B=$abc$71324$new_n3559 C=registers_m.operand1[11] ZN=$abc$71324$new_n3633
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[12] A2=registers_m.operand1[11] B1=$abc$71324$new_n3592 B2=$abc$71324$new_n3634 ZN=$abc$71324$new_n3635
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3632 A2=$abc$71324$new_n3633 B=$abc$71324$new_n3635 ZN=$abc$71324$new_n3636
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[13] A2=registers_m.operand1[12] ZN=$abc$71324$new_n3637
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand1[13] A2=registers_m.operand1[12] Z=$abc$71324$new_n3638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3638 ZN=$abc$71324$new_n3639
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3632 A2=$abc$71324$new_n3633 B1=$abc$71324$new_n3638 B2=$abc$71324$new_n3559 C=$abc$71324$new_n3635 ZN=$abc$71324$new_n3640
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[12] A2=registers_m.operand1[11] B=$abc$71324$new_n3641 ZN=$abc$71324$new_n3642
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3640 A2=$abc$71324$new_n3642 ZN=$abc$71324$new_n3643
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[14] A2=registers_m.operand1[13] ZN=$abc$71324$new_n3644
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[14] A2=registers_m.operand1[13] B1=$abc$71324$new_n3641 B2=$abc$71324$new_n3645 ZN=$abc$71324$new_n3646
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3646 ZN=$abc$71324$new_n3647
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3640 A2=$abc$71324$new_n3642 B=$abc$71324$new_n3647 ZN=$abc$71324$new_n3648
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[15] A2=registers_m.operand1[14] ZN=$abc$71324$new_n3649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[15] A2=registers_m.operand1[14] ZN=$abc$71324$new_n3650
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3650 ZN=$abc$71324$new_n3651
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3649 A2=$abc$71324$new_n3651 ZN=$abc$71324$new_n3652
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3640 A2=$abc$71324$new_n3642 B1=$abc$71324$new_n3649 B2=$abc$71324$new_n3651 C=$abc$71324$new_n3647 ZN=$abc$71324$new_n3653
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3589 A2=$abc$71324$new_n3644 ZN=$abc$71324$new_n3654
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3653 A2=$abc$71324$new_n3654 ZN=$abc$71324$new_n3655
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3653 A2=$abc$71324$new_n3654 B=$abc$71324$new_n3587 C=$abc$71324$new_n3591 ZN=$abc$71324$new_n3656
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[15] A2=registers_m.operand1[16] B=$abc$71324$new_n3583 ZN=$abc$71324$new_n3657
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3656 A2=$abc$71324$new_n3657 B=$abc$71324$new_n3585 ZN=$abc$71324$new_n3658
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3656 A2=$abc$71324$new_n3657 B=$abc$71324$new_n3582 C=$abc$71324$new_n3585 ZN=$abc$71324$new_n3659
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[18] A2=registers_m.operand1[17] B=$abc$71324$new_n3579 ZN=$abc$71324$new_n3660
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3660 ZN=$abc$71324$new_n3661
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3659 A2=$abc$71324$new_n3661 ZN=$abc$71324$new_n3662
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[20] A2=registers_m.operand1[19] ZN=$abc$71324$new_n3663
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3664
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3579 A2=$abc$71324$new_n3664 ZN=$abc$71324$new_n3665
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3663 A2=$abc$71324$new_n3665 ZN=$abc$71324$new_n3666
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3662 A2=$abc$71324$new_n3666 ZN=$abc$71324$new_n3667
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[21] A2=registers_m.operand1[20] ZN=$abc$71324$new_n3668
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3669
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[21] A2=registers_m.operand1[20] B1=$abc$71324$new_n3664 B2=$abc$71324$new_n3669 ZN=$abc$71324$new_n3670
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3659 A2=$abc$71324$new_n3661 B1=$abc$71324$new_n3663 B2=$abc$71324$new_n3665 C=$abc$71324$new_n3670 ZN=$abc$71324$new_n3671
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[20] A2=registers_m.operand1[19] B=$abc$71324$new_n3669 ZN=$abc$71324$new_n3672
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3671 A2=$abc$71324$new_n3672 ZN=$abc$71324$new_n3673
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[22] A2=registers_m.operand1[21] B1=$abc$71324$new_n3669 B2=$abc$71324$new_n3674 ZN=$abc$71324$new_n3675
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3675 ZN=$abc$71324$new_n3676
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3671 A2=$abc$71324$new_n3672 B=$abc$71324$new_n3676 ZN=$abc$71324$new_n3677
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[23] A2=registers_m.operand1[22] B1=$abc$71324$new_n3577 B2=$abc$71324$new_n3674 ZN=$abc$71324$new_n3678
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3678 ZN=$abc$71324$new_n3679
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3671 A2=$abc$71324$new_n3672 B=$abc$71324$new_n3676 C=$abc$71324$new_n3679 ZN=$abc$71324$new_n3680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3083 A2=$abc$71324$new_n3085 B=$abc$71324$new_n3559 C=registers_m.operand1[23] ZN=$abc$71324$new_n3681
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3680 A2=$abc$71324$new_n3681 B=$abc$71324$new_n3578 ZN=$abc$71324$new_n3682
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3680 A2=$abc$71324$new_n3681 B=$abc$71324$new_n3575 C=$abc$71324$new_n3578 ZN=$abc$71324$new_n3683
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[24] A2=registers_m.operand1[23] B=$abc$71324$new_n3571 ZN=$abc$71324$new_n3684
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3683 A2=$abc$71324$new_n3684 ZN=$abc$71324$new_n3685
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3572 A2=$abc$71324$new_n3685 ZN=$abc$71324$new_n3686
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3683 A2=$abc$71324$new_n3684 B=$abc$71324$new_n3569 C=$abc$71324$new_n3573 ZN=$abc$71324$new_n3687
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3075 A2=$abc$71324$new_n3077 B=$abc$71324$new_n3559 C=registers_m.operand1[27] ZN=$abc$71324$new_n3688
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3687 A2=$abc$71324$new_n3688 B=$abc$71324$new_n3566 ZN=$abc$71324$new_n3689
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3687 A2=$abc$71324$new_n3688 B=$abc$71324$new_n3563 C=$abc$71324$new_n3566 ZN=$abc$71324$new_n3690
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[28] A2=registers_m.operand1[27] B=$abc$71324$new_n3561 ZN=$abc$71324$new_n3691
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3690 A2=$abc$71324$new_n3691 ZN=$abc$71324$new_n3692
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n3561 B=$abc$71324$new_n3560 ZN=$abc$71324$new_n3693
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3693 ZN=$abc$71324$new_n3694
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3690 A2=$abc$71324$new_n3691 B=$abc$71324$new_n3694 ZN=$abc$71324$new_n3695
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand1[31] A2=registers_m.operand1[30] Z=$abc$71324$new_n3696
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3560 A2=$abc$71324$new_n3695 B1=$abc$71324$new_n3696 B2=$abc$71324$new_n3559 ZN=$abc$71324$new_n3697
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.ir[8] A2=registers_m.ir[11] A3=$abc$71324$new_n3360 ZN=$abc$71324$new_n3698
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n3102 A3=$abc$71324$new_n3359 ZN=$abc$71324$new_n3699
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3560 A3=$abc$71324$new_n3695 A4=$abc$71324$new_n3696 Z=$abc$71324$new_n3700
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[8] A2=registers_m.ir[9] ZN=$abc$71324$new_n3701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n3100 ZN=$abc$71324$new_n3702
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3101 A2=registers_m.ir[11] A3=$abc$71324$new_n3701 ZN=$abc$71324$new_n3703
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3360 A2=$abc$71324$new_n3703 ZN=$abc$71324$new_n3704
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3360 A2=$abc$71324$new_n3703 Z=$abc$71324$new_n3705
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3099 A2=$abc$71324$new_n3705 ZN=$abc$71324$new_n3706
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[31] I1=registers_m.operand1[15] S=$abc$71324$new_n3706 Z=$abc$71324$new_n3707
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n3707 B=$abc$71324$new_n3404 ZN=$abc$71324$new_n3708
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3697 A2=$abc$71324$new_n3699 A3=$abc$71324$new_n3700 B=$abc$71324$new_n3708 ZN=$abc$71324$new_n3709
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3416 A2=$abc$71324$new_n3417 ZN=$abc$71324$new_n3710
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3070 A2=registers_m.operand1[28] ZN=$abc$71324$new_n3711
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[27] A2=$abc$71324$new_n3073 ZN=$abc$71324$new_n3712
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[27] A2=$abc$71324$new_n3073 ZN=$abc$71324$new_n3713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3074 A2=registers_m.operand1[26] ZN=$abc$71324$new_n3714
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[25] A2=$abc$71324$new_n3077 ZN=$abc$71324$new_n3715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[25] A2=$abc$71324$new_n3077 ZN=$abc$71324$new_n3716
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[24] A2=$abc$71324$new_n3079 ZN=$abc$71324$new_n3717
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[23] A2=$abc$71324$new_n3081 ZN=$abc$71324$new_n3718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3082 A2=registers_m.operand1[22] ZN=$abc$71324$new_n3719
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[21] A2=$abc$71324$new_n3085 ZN=$abc$71324$new_n3720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[21] A2=$abc$71324$new_n3085 ZN=$abc$71324$new_n3721
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[20] A2=$abc$71324$new_n3087 ZN=$abc$71324$new_n3722
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[19] A2=$abc$71324$new_n3089 ZN=$abc$71324$new_n3723
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3090 A2=registers_m.operand1[18] ZN=$abc$71324$new_n3724
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[17] A2=$abc$71324$new_n3093 ZN=$abc$71324$new_n3725
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[17] A2=$abc$71324$new_n3093 ZN=$abc$71324$new_n3726
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[16] A2=$abc$71324$new_n3095 ZN=$abc$71324$new_n3727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3461 A2=$abc$71324$new_n3463 ZN=$abc$71324$new_n3728
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3454 A2=$abc$71324$new_n3455 ZN=$abc$71324$new_n3729
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3454 A2=$abc$71324$new_n3455 B=$abc$71324$new_n3458 ZN=$abc$71324$new_n3730
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3468 A2=$abc$71324$new_n3469 ZN=$abc$71324$new_n3731
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3468 A2=$abc$71324$new_n3469 Z=$abc$71324$new_n3732
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3472 A2=$abc$71324$new_n3731 ZN=$abc$71324$new_n3733
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3461 A2=$abc$71324$new_n3463 B=$abc$71324$new_n3467 ZN=$abc$71324$new_n3734
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3730 A2=$abc$71324$new_n3734 ZN=$abc$71324$new_n3735
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3475 A2=$abc$71324$new_n3479 ZN=$abc$71324$new_n3736
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3730 A2=$abc$71324$new_n3733 A3=$abc$71324$new_n3734 A4=$abc$71324$new_n3736 Z=$abc$71324$new_n3737
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[7] A2=$abc$71324$new_n3054 ZN=$abc$71324$new_n3738
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[6] A2=$abc$71324$new_n3055 ZN=$abc$71324$new_n3739
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3041 A2=registers_m.operand1[6] ZN=$abc$71324$new_n3740
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[5] A2=$abc$71324$new_n3056 ZN=$abc$71324$new_n3741
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[5] A2=$abc$71324$new_n3056 ZN=$abc$71324$new_n3742
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3039 A2=registers_m.operand1[4] ZN=$abc$71324$new_n3743
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3743 ZN=$abc$71324$new_n3744
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3037 A2=registers_m.operand1[3] ZN=$abc$71324$new_n3745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n3052 ZN=$abc$71324$new_n3746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3037 A2=registers_m.operand1[3] ZN=$abc$71324$new_n3747
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3038 A2=registers_m.operand1[2] ZN=$abc$71324$new_n3748
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[1] A2=$abc$71324$new_n3051 ZN=$abc$71324$new_n3749
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand2[0] A2=$abc$71324$new_n3050 B=$abc$71324$new_n3485 ZN=$abc$71324$new_n3750
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3749 A2=$abc$71324$new_n3750 Z=$abc$71324$new_n3751
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3749 A2=$abc$71324$new_n3750 B=$abc$71324$new_n3493 ZN=$abc$71324$new_n3752
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3748 A2=$abc$71324$new_n3752 ZN=$abc$71324$new_n3753
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3747 A2=$abc$71324$new_n3748 A3=$abc$71324$new_n3752 Z=$abc$71324$new_n3754
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3747 A2=$abc$71324$new_n3748 A3=$abc$71324$new_n3752 ZN=$abc$71324$new_n3755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3746 A2=$abc$71324$new_n3755 ZN=$abc$71324$new_n3756
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3511 A2=$abc$71324$new_n3745 A3=$abc$71324$new_n3754 B=$abc$71324$new_n3743 ZN=$abc$71324$new_n3757
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n3511 ZN=$abc$71324$new_n3758
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3746 A2=$abc$71324$new_n3755 A3=$abc$71324$new_n3758 Z=$abc$71324$new_n3759
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3746 A2=$abc$71324$new_n3755 A3=$abc$71324$new_n3758 ZN=$abc$71324$new_n3760
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3741 A2=$abc$71324$new_n3744 B=$abc$71324$new_n3742 ZN=$abc$71324$new_n3761
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3761 ZN=$abc$71324$new_n3762
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3760 A2=$abc$71324$new_n3761 B=$abc$71324$new_n3499 ZN=$abc$71324$new_n3763
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3759 A2=$abc$71324$new_n3762 B=$abc$71324$new_n3500 ZN=$abc$71324$new_n3764
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3040 A2=registers_m.operand1[7] ZN=$abc$71324$new_n3765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3738 A2=$abc$71324$new_n3739 ZN=$abc$71324$new_n3766
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3765 A2=$abc$71324$new_n3766 ZN=$abc$71324$new_n3767
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3767 ZN=$abc$71324$new_n3768
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3500 A2=$abc$71324$new_n3509 ZN=$abc$71324$new_n3769
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3760 A2=$abc$71324$new_n3761 B=$abc$71324$new_n3769 ZN=$abc$71324$new_n3770
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3759 A2=$abc$71324$new_n3762 B=$abc$71324$new_n3500 C=$abc$71324$new_n3509 ZN=$abc$71324$new_n3771
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3767 A2=$abc$71324$new_n3770 ZN=$abc$71324$new_n3772
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3767 A2=$abc$71324$new_n3770 B=$abc$71324$new_n3737 ZN=$abc$71324$new_n3773
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[12] A2=$abc$71324$new_n3059 ZN=$abc$71324$new_n3774
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[10] A2=$abc$71324$new_n3061 ZN=$abc$71324$new_n3775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3732 A2=$abc$71324$new_n3775 ZN=$abc$71324$new_n3776
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3776 ZN=$abc$71324$new_n3777
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3042 A2=registers_m.operand1[9] ZN=$abc$71324$new_n3778
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3043 A2=registers_m.operand1[8] ZN=$abc$71324$new_n3779
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3779 ZN=$abc$71324$new_n3780
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3475 A2=$abc$71324$new_n3779 ZN=$abc$71324$new_n3781
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3042 A2=registers_m.operand1[9] B=$abc$71324$new_n3781 ZN=$abc$71324$new_n3782
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3475 A2=$abc$71324$new_n3779 B=$abc$71324$new_n3778 ZN=$abc$71324$new_n3783
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3044 A2=registers_m.operand1[11] B1=$abc$71324$new_n3733 B2=$abc$71324$new_n3783 C=$abc$71324$new_n3777 ZN=$abc$71324$new_n3784
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3728 A2=$abc$71324$new_n3774 ZN=$abc$71324$new_n3785
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[13] A2=$abc$71324$new_n3058 B=$abc$71324$new_n3785 ZN=$abc$71324$new_n3786
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3048 A2=registers_m.operand1[14] ZN=$abc$71324$new_n3787
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3454 A2=$abc$71324$new_n3455 B=$abc$71324$new_n3787 ZN=$abc$71324$new_n3788
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3002 A2=registers_m.operand2[15] B1=$abc$71324$new_n3735 B2=$abc$71324$new_n3784 ZN=$abc$71324$new_n3789
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3730 A2=$abc$71324$new_n3786 B=$abc$71324$new_n3788 C=$abc$71324$new_n3789 ZN=$abc$71324$new_n3790
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3773 A2=$abc$71324$new_n3790 ZN=$abc$71324$new_n3791
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3773 A2=$abc$71324$new_n3790 B=$abc$71324$new_n3452 ZN=$abc$71324$new_n3792
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3727 A2=$abc$71324$new_n3792 Z=$abc$71324$new_n3793
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3725 A2=$abc$71324$new_n3727 A3=$abc$71324$new_n3792 B=$abc$71324$new_n3726 ZN=$abc$71324$new_n3794
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3446 A2=$abc$71324$new_n3794 B=$abc$71324$new_n3724 ZN=$abc$71324$new_n3795
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand2[19] A2=$abc$71324$new_n3089 B1=$abc$71324$new_n3446 B2=$abc$71324$new_n3794 C=$abc$71324$new_n3724 ZN=$abc$71324$new_n3796
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3440 A2=$abc$71324$new_n3723 A3=$abc$71324$new_n3796 Z=$abc$71324$new_n3797
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3722 A2=$abc$71324$new_n3797 ZN=$abc$71324$new_n3798
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3720 A2=$abc$71324$new_n3722 A3=$abc$71324$new_n3797 B=$abc$71324$new_n3721 ZN=$abc$71324$new_n3799
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3435 A2=$abc$71324$new_n3799 B=$abc$71324$new_n3719 ZN=$abc$71324$new_n3800
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand2[23] A2=$abc$71324$new_n3081 B1=$abc$71324$new_n3435 B2=$abc$71324$new_n3799 C=$abc$71324$new_n3719 ZN=$abc$71324$new_n3801
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3430 A2=$abc$71324$new_n3718 A3=$abc$71324$new_n3801 Z=$abc$71324$new_n3802
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3717 A2=$abc$71324$new_n3802 ZN=$abc$71324$new_n3803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3715 A2=$abc$71324$new_n3717 A3=$abc$71324$new_n3802 B=$abc$71324$new_n3716 ZN=$abc$71324$new_n3804
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3425 A2=$abc$71324$new_n3804 B=$abc$71324$new_n3714 ZN=$abc$71324$new_n3805
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3712 A2=$abc$71324$new_n3805 B=$abc$71324$new_n3713 ZN=$abc$71324$new_n3806
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3712 A2=$abc$71324$new_n3805 B=$abc$71324$new_n3713 C=$abc$71324$new_n3419 ZN=$abc$71324$new_n3807
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3711 A2=$abc$71324$new_n3807 ZN=$abc$71324$new_n3808
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3416 A2=$abc$71324$new_n3417 B1=$abc$71324$new_n3711 B2=$abc$71324$new_n3807 ZN=$abc$71324$new_n3809
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[29] A2=$abc$71324$new_n3069 ZN=$abc$71324$new_n3810
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3809 A2=$abc$71324$new_n3810 ZN=$abc$71324$new_n3811
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3809 A2=$abc$71324$new_n3810 B=$abc$71324$new_n3413 ZN=$abc$71324$new_n3812
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3066 A2=registers_m.operand1[30] ZN=$abc$71324$new_n3813
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3410 A2=$abc$71324$new_n3812 A3=$abc$71324$new_n3813 Z=$abc$71324$new_n3814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3812 A2=$abc$71324$new_n3813 B=$abc$71324$new_n3410 ZN=$abc$71324$new_n3815
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3814 A2=$abc$71324$new_n3815 Z=$abc$71324$new_n3816
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n3814 A3=$abc$71324$new_n3815 B=$abc$71324$new_n3709 ZN=$abc$71324$new_n3817
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3817 B=$abc$71324$new_n3557 ZN=$abc$71324$new_n3818
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3549 A3=$abc$71324$new_n3550 B=$abc$71324$new_n3818 ZN=$abc$71324$new_n3819
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[0] A2=registers_m.decoder_alu_reg[14] B1=registers_m.decoder_alu_reg[15] B2=alu_m.sr[4] C1=$abc$71324$new_n3390 C2=registers_m.decoder_alu_reg[12] ZN=$abc$71324$new_n3820
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3820 ZN=$abc$71324$new_n3821
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3356 A2=$abc$71324$new_n3370 ZN=$abc$71324$new_n3822
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3355 A2=$abc$71324$new_n3371 ZN=$abc$71324$new_n3823
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[31] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n3821 B2=$abc$71324$new_n3355 C=$abc$71324$new_n3822 ZN=$abc$71324$new_n3824
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3067 A2=$abc$71324$new_n3822 B1=$abc$71324$new_n3824 B2=$abc$71324$new_n3819 ZN=$abc$71324$new_n3825
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n3383 Z=$abc$71324$new_n3826
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n3383 ZN=$abc$71324$new_n3827
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n3827 ZN=$abc$71324$new_n3828
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n3826 ZN=$abc$71324$new_n3829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3049 A2=$abc$71324$new_n3400 ZN=$abc$71324$new_n3830
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3400 A2=$abc$71324$new_n3825 B=$abc$71324$new_n3829 C=$abc$71324$new_n3830 ZN=$abc$71324$new_n3831
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n3827 ZN=$abc$71324$new_n3832
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n3384 ZN=$abc$71324$new_n3833
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3413 A2=$abc$71324$new_n3811 ZN=$abc$71324$new_n3834
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3710 A2=$abc$71324$new_n3808 ZN=$abc$71324$new_n3835
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3419 A2=$abc$71324$new_n3806 ZN=$abc$71324$new_n3836
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3836 ZN=$abc$71324$new_n3837
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3420 A2=$abc$71324$new_n3422 ZN=$abc$71324$new_n3838
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3805 A2=$abc$71324$new_n3838 Z=$abc$71324$new_n3839
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3425 A2=$abc$71324$new_n3804 Z=$abc$71324$new_n3840
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3840 ZN=$abc$71324$new_n3841
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3426 A2=$abc$71324$new_n3427 ZN=$abc$71324$new_n3842
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3803 A2=$abc$71324$new_n3842 ZN=$abc$71324$new_n3843
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3718 A2=$abc$71324$new_n3801 B=$abc$71324$new_n3430 ZN=$abc$71324$new_n3844
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3802 A2=$abc$71324$new_n3844 ZN=$abc$71324$new_n3845
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[23] A2=registers_m.operand1[23] ZN=$abc$71324$new_n3846
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3800 A2=$abc$71324$new_n3846 ZN=$abc$71324$new_n3847
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3435 A2=$abc$71324$new_n3799 Z=$abc$71324$new_n3848
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3435 A2=$abc$71324$new_n3799 ZN=$abc$71324$new_n3849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3437 A2=$abc$71324$new_n3438 ZN=$abc$71324$new_n3850
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3798 A2=$abc$71324$new_n3850 Z=$abc$71324$new_n3851
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3723 A2=$abc$71324$new_n3796 B=$abc$71324$new_n3440 ZN=$abc$71324$new_n3852
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3797 A2=$abc$71324$new_n3852 ZN=$abc$71324$new_n3853
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3853 ZN=$abc$71324$new_n3854
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3442 A2=$abc$71324$new_n3443 ZN=$abc$71324$new_n3855
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3795 A2=$abc$71324$new_n3855 Z=$abc$71324$new_n3856
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3856 ZN=$abc$71324$new_n3857
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3446 A2=$abc$71324$new_n3794 ZN=$abc$71324$new_n3858
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3447 A2=$abc$71324$new_n3448 ZN=$abc$71324$new_n3859
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3793 A2=$abc$71324$new_n3859 Z=$abc$71324$new_n3860
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3793 A2=$abc$71324$new_n3859 ZN=$abc$71324$new_n3861
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3451 A2=$abc$71324$new_n3791 ZN=$abc$71324$new_n3862
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3768 A2=$abc$71324$new_n3771 B=$abc$71324$new_n3479 ZN=$abc$71324$new_n3863
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3780 A2=$abc$71324$new_n3863 B=$abc$71324$new_n3476 ZN=$abc$71324$new_n3864
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3768 A2=$abc$71324$new_n3771 B=$abc$71324$new_n3475 C=$abc$71324$new_n3479 ZN=$abc$71324$new_n3865
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3767 A2=$abc$71324$new_n3770 B=$abc$71324$new_n3736 ZN=$abc$71324$new_n3866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3782 A2=$abc$71324$new_n3866 ZN=$abc$71324$new_n3867
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3783 A2=$abc$71324$new_n3865 B=$abc$71324$new_n3733 ZN=$abc$71324$new_n3868
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3472 A2=$abc$71324$new_n3731 A3=$abc$71324$new_n3866 B=$abc$71324$new_n3784 ZN=$abc$71324$new_n3869
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3466 A2=$abc$71324$new_n3869 B=$abc$71324$new_n3774 ZN=$abc$71324$new_n3870
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3734 A2=$abc$71324$new_n3869 B=$abc$71324$new_n3786 ZN=$abc$71324$new_n3871
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3458 A2=$abc$71324$new_n3871 B=$abc$71324$new_n3787 ZN=$abc$71324$new_n3872
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3729 A2=$abc$71324$new_n3872 Z=$abc$71324$new_n3873
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3729 A2=$abc$71324$new_n3872 ZN=$abc$71324$new_n3874
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3459 A2=$abc$71324$new_n3871 ZN=$abc$71324$new_n3875
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3728 A2=$abc$71324$new_n3870 ZN=$abc$71324$new_n3876
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3466 A2=$abc$71324$new_n3869 ZN=$abc$71324$new_n3877
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3782 A2=$abc$71324$new_n3866 B=$abc$71324$new_n3472 ZN=$abc$71324$new_n3878
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3732 A2=$abc$71324$new_n3775 Z=$abc$71324$new_n3879
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3878 A2=$abc$71324$new_n3879 ZN=$abc$71324$new_n3880
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3733 A2=$abc$71324$new_n3867 B=$abc$71324$new_n3880 C=$abc$71324$new_n3777 ZN=$abc$71324$new_n3881
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3878 A2=$abc$71324$new_n3879 B=$abc$71324$new_n3776 C=$abc$71324$new_n3868 ZN=$abc$71324$new_n3882
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3473 A2=$abc$71324$new_n3867 ZN=$abc$71324$new_n3883
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3878 A2=$abc$71324$new_n3883 ZN=$abc$71324$new_n3884
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3473 A2=$abc$71324$new_n3867 ZN=$abc$71324$new_n3885
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3479 A2=$abc$71324$new_n3772 B=$abc$71324$new_n3779 C=$abc$71324$new_n3475 ZN=$abc$71324$new_n3886
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3864 A2=$abc$71324$new_n3886 Z=$abc$71324$new_n3887
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3739 A2=$abc$71324$new_n3763 B=$abc$71324$new_n3508 ZN=$abc$71324$new_n3888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3509 A2=$abc$71324$new_n3740 A3=$abc$71324$new_n3764 ZN=$abc$71324$new_n3889
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3888 A2=$abc$71324$new_n3889 ZN=$abc$71324$new_n3890
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3760 A3=$abc$71324$new_n3761 ZN=$abc$71324$new_n3891
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3764 A2=$abc$71324$new_n3891 Z=$abc$71324$new_n3892
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3505 A2=$abc$71324$new_n3757 ZN=$abc$71324$new_n3893
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3512 A2=$abc$71324$new_n3756 ZN=$abc$71324$new_n3894
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3483 A2=$abc$71324$new_n3753 ZN=$abc$71324$new_n3895
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3492 A2=$abc$71324$new_n3751 ZN=$abc$71324$new_n3896
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3036 A2=$abc$71324$new_n3050 ZN=$abc$71324$new_n3897
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3487 A2=$abc$71324$new_n3897 Z=$abc$71324$new_n3898
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3487 A2=$abc$71324$new_n3897 ZN=$abc$71324$new_n3899
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.sr[4] A2=$abc$71324$new_n3486 A3=$abc$71324$new_n3899 ZN=$abc$71324$new_n3900
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3479 A2=$abc$71324$new_n3772 Z=$abc$71324$new_n3901
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3479 A2=$abc$71324$new_n3772 ZN=$abc$71324$new_n3902
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3895 A2=$abc$71324$new_n3896 ZN=$abc$71324$new_n3903
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3893 A2=$abc$71324$new_n3903 Z=$abc$71324$new_n3904
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3764 A2=$abc$71324$new_n3891 B=$abc$71324$new_n3894 C=$abc$71324$new_n3900 ZN=$abc$71324$new_n3905
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3904 A2=$abc$71324$new_n3905 ZN=$abc$71324$new_n3906
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3888 A2=$abc$71324$new_n3889 A3=$abc$71324$new_n3904 A4=$abc$71324$new_n3905 ZN=$abc$71324$new_n3907
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3901 A2=$abc$71324$new_n3907 ZN=$abc$71324$new_n3908
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3864 A2=$abc$71324$new_n3886 B=$abc$71324$new_n3901 C=$abc$71324$new_n3907 ZN=$abc$71324$new_n3909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3885 A2=$abc$71324$new_n3909 ZN=$abc$71324$new_n3910
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3881 A2=$abc$71324$new_n3910 ZN=$abc$71324$new_n3911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3877 A2=$abc$71324$new_n3882 A3=$abc$71324$new_n3885 A4=$abc$71324$new_n3909 ZN=$abc$71324$new_n3912
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3875 A2=$abc$71324$new_n3876 A3=$abc$71324$new_n3912 ZN=$abc$71324$new_n3913
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n3875 A2=$abc$71324$new_n3876 A3=$abc$71324$new_n3912 Z=$abc$71324$new_n3914
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3873 A2=$abc$71324$new_n3914 ZN=$abc$71324$new_n3915
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3860 A2=$abc$71324$new_n3862 A3=$abc$71324$new_n3874 A4=$abc$71324$new_n3913 Z=$abc$71324$new_n3916
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3858 A2=$abc$71324$new_n3916 Z=$abc$71324$new_n3917
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3858 A2=$abc$71324$new_n3916 ZN=$abc$71324$new_n3918
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3854 A2=$abc$71324$new_n3857 A3=$abc$71324$new_n3917 ZN=$abc$71324$new_n3919
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3851 A2=$abc$71324$new_n3854 A3=$abc$71324$new_n3857 A4=$abc$71324$new_n3917 Z=$abc$71324$new_n3920
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3849 A2=$abc$71324$new_n3920 Z=$abc$71324$new_n3921
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3847 A2=$abc$71324$new_n3921 ZN=$abc$71324$new_n3922
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3845 A2=$abc$71324$new_n3922 ZN=$abc$71324$new_n3923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3843 A2=$abc$71324$new_n3923 ZN=$abc$71324$new_n3924
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3841 A2=$abc$71324$new_n3843 A3=$abc$71324$new_n3923 ZN=$abc$71324$new_n3925
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3839 A2=$abc$71324$new_n3925 Z=$abc$71324$new_n3926
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3836 A2=$abc$71324$new_n3926 ZN=$abc$71324$new_n3927
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3835 A2=$abc$71324$new_n3927 ZN=$abc$71324$new_n3928
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3834 A2=$abc$71324$new_n3928 ZN=$abc$71324$new_n3929
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3816 A2=$abc$71324$new_n3929 B=$abc$71324$new_n3828 ZN=$abc$71324$new_n3930
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3816 A2=$abc$71324$new_n3929 B=$abc$71324$new_n3930 ZN=$abc$71324$new_n3931
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n3931 ZN=$abc$71324$new_n3932
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3299 A2=$abc$71324$new_n3352 A3=$abc$71324$new_n3553 ZN=$abc$71324$new_n3933
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3298 A2=$abc$71324$new_n3351 A3=$abc$71324$new_n3552 ZN=$abc$71324$new_n3934
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n3934 ZN=$abc$71324$new_n3935
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n3933 ZN=$abc$71324$new_n3936
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3414 A2=$abc$71324$new_n3547 ZN=$abc$71324$new_n3937
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3425 A2=$abc$71324$new_n3541 ZN=$abc$71324$new_n3938
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3435 A2=$abc$71324$new_n3535 Z=$abc$71324$new_n3939
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3440 A2=$abc$71324$new_n3533 ZN=$abc$71324$new_n3940
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3446 A2=$abc$71324$new_n3529 Z=$abc$71324$new_n3941
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3941 ZN=$abc$71324$new_n3942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3459 A2=$abc$71324$new_n3461 A3=$abc$71324$new_n3523 ZN=$abc$71324$new_n3943
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3524 A2=$abc$71324$new_n3943 ZN=$abc$71324$new_n3944
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3467 A2=$abc$71324$new_n3521 ZN=$abc$71324$new_n3945
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3473 A2=$abc$71324$new_n3518 ZN=$abc$71324$new_n3946
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3472 A2=$abc$71324$new_n3518 ZN=$abc$71324$new_n3947
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3476 A2=$abc$71324$new_n3517 ZN=$abc$71324$new_n3948
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3496 A2=$abc$71324$new_n3512 B=$abc$71324$new_n3510 ZN=$abc$71324$new_n3949
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n3949 B=$abc$71324$new_n3501 ZN=$abc$71324$new_n3950
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3500 A2=$abc$71324$new_n3950 B=$abc$71324$new_n3497 ZN=$abc$71324$new_n3951
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3508 A2=$abc$71324$new_n3951 ZN=$abc$71324$new_n3952
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3950 ZN=$abc$71324$new_n3953
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n3949 ZN=$abc$71324$new_n3954
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3496 A2=$abc$71324$new_n3511 ZN=$abc$71324$new_n3955
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3488 A2=$abc$71324$new_n3493 ZN=$abc$71324$new_n3956
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[4] A2=$abc$71324$new_n3898 ZN=$abc$71324$new_n3957
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3488 A2=$abc$71324$new_n3492 B=$abc$71324$new_n3489 ZN=$abc$71324$new_n3958
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3483 A2=$abc$71324$new_n3958 ZN=$abc$71324$new_n3959
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.sr[4] A2=$abc$71324$new_n3898 A3=$abc$71324$new_n3955 A4=$abc$71324$new_n3956 ZN=$abc$71324$new_n3960
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3954 A2=$abc$71324$new_n3960 ZN=$abc$71324$new_n3961
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3485 A2=$abc$71324$new_n3953 A3=$abc$71324$new_n3959 A4=$abc$71324$new_n3961 ZN=$abc$71324$new_n3962
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3952 A2=$abc$71324$new_n3962 ZN=$abc$71324$new_n3963
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3479 A2=$abc$71324$new_n3516 Z=$abc$71324$new_n3964
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3964 ZN=$abc$71324$new_n3965
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3948 A2=$abc$71324$new_n3952 A3=$abc$71324$new_n3962 A4=$abc$71324$new_n3965 ZN=$abc$71324$new_n3966
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3946 A2=$abc$71324$new_n3966 Z=$abc$71324$new_n3967
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3519 A2=$abc$71324$new_n3731 ZN=$abc$71324$new_n3968
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3967 A2=$abc$71324$new_n3968 ZN=$abc$71324$new_n3969
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3945 A2=$abc$71324$new_n3969 ZN=$abc$71324$new_n3970
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3522 A2=$abc$71324$new_n3728 ZN=$abc$71324$new_n3971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3970 A2=$abc$71324$new_n3971 ZN=$abc$71324$new_n3972
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3944 A2=$abc$71324$new_n3972 Z=$abc$71324$new_n3973
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3525 A2=$abc$71324$new_n3729 Z=$abc$71324$new_n3974
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3973 A2=$abc$71324$new_n3974 Z=$abc$71324$new_n3975
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3452 A2=$abc$71324$new_n3527 ZN=$abc$71324$new_n3976
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3975 A2=$abc$71324$new_n3976 Z=$abc$71324$new_n3977
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3977 ZN=$abc$71324$new_n3978
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3528 A2=$abc$71324$new_n3859 Z=$abc$71324$new_n3979
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3979 ZN=$abc$71324$new_n3980
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3977 A2=$abc$71324$new_n3980 ZN=$abc$71324$new_n3981
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3942 A2=$abc$71324$new_n3981 ZN=$abc$71324$new_n3982
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3531 A2=$abc$71324$new_n3855 Z=$abc$71324$new_n3983
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3941 A2=$abc$71324$new_n3977 A3=$abc$71324$new_n3980 A4=$abc$71324$new_n3983 ZN=$abc$71324$new_n3984
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3940 A2=$abc$71324$new_n3984 ZN=$abc$71324$new_n3985
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3534 A2=$abc$71324$new_n3850 ZN=$abc$71324$new_n3986
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3986 ZN=$abc$71324$new_n3987
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3940 A2=$abc$71324$new_n3984 A3=$abc$71324$new_n3986 ZN=$abc$71324$new_n3988
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3939 A2=$abc$71324$new_n3988 Z=$abc$71324$new_n3989
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3537 A2=$abc$71324$new_n3846 ZN=$abc$71324$new_n3990
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n3990 ZN=$abc$71324$new_n3991
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3430 A2=$abc$71324$new_n3539 Z=$abc$71324$new_n3992
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3989 A2=$abc$71324$new_n3991 A3=$abc$71324$new_n3992 ZN=$abc$71324$new_n3993
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3540 A2=$abc$71324$new_n3842 Z=$abc$71324$new_n3994
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3993 A2=$abc$71324$new_n3994 ZN=$abc$71324$new_n3995
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3938 A2=$abc$71324$new_n3993 A3=$abc$71324$new_n3994 ZN=$abc$71324$new_n3996
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3543 A2=$abc$71324$new_n3838 Z=$abc$71324$new_n3997
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3996 A2=$abc$71324$new_n3997 ZN=$abc$71324$new_n3998
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3419 A2=$abc$71324$new_n3545 Z=$abc$71324$new_n3999
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3546 A2=$abc$71324$new_n3710 ZN=$abc$71324$new_n4000
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3998 A2=$abc$71324$new_n3999 A3=$abc$71324$new_n4000 Z=$abc$71324$new_n4001
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3937 A2=$abc$71324$new_n4001 Z=$abc$71324$new_n4002
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3551 A2=$abc$71324$new_n4002 Z=$abc$71324$new_n4003
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3551 A2=$abc$71324$new_n4002 ZN=$abc$71324$new_n4004
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4003 A3=$abc$71324$new_n4004 B=$abc$71324$new_n3936 ZN=$abc$71324$new_n4005
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3831 A2=$abc$71324$new_n3932 B=$abc$71324$new_n4005 ZN=$abc$71324$new_n4006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3741 ZN=$abc$71324$new_n4007
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3741 ZN=$abc$71324$new_n4008
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[4] A2=$abc$71324$new_n3057 ZN=$abc$71324$new_n4009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3511 A2=$abc$71324$new_n3746 ZN=$abc$71324$new_n4010
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3511 A2=$abc$71324$new_n3746 ZN=$abc$71324$new_n4011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n3053 ZN=$abc$71324$new_n4012
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3483 A2=$abc$71324$new_n4012 ZN=$abc$71324$new_n4013
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3482 A2=$abc$71324$new_n4012 ZN=$abc$71324$new_n4014
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[1] A2=$abc$71324$new_n3051 ZN=$abc$71324$new_n4015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3492 A2=$abc$71324$new_n4015 ZN=$abc$71324$new_n4016
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3492 A2=$abc$71324$new_n4015 ZN=$abc$71324$new_n4017
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3050 A2=alu_m.sr[4] B=registers_m.operand2[0] ZN=$abc$71324$new_n4018
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3096 B=$abc$71324$new_n4018 ZN=$abc$71324$new_n4019
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3486 A2=$abc$71324$new_n4019 Z=$abc$71324$new_n4020
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4017 A2=$abc$71324$new_n4020 B=$abc$71324$new_n4016 ZN=$abc$71324$new_n4021
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4014 A2=$abc$71324$new_n4021 ZN=$abc$71324$new_n4022
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4013 A2=$abc$71324$new_n4022 ZN=$abc$71324$new_n4023
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4023 ZN=$abc$71324$new_n4024
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4011 A2=$abc$71324$new_n4024 B=$abc$71324$new_n4010 ZN=$abc$71324$new_n4025
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4025 ZN=$abc$71324$new_n4026
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n4009 ZN=$abc$71324$new_n4027
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4026 A2=$abc$71324$new_n4027 ZN=$abc$71324$new_n4028
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n4009 B=$abc$71324$new_n4028 ZN=$abc$71324$new_n4029
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3041 A2=registers_m.operand1[6] ZN=$abc$71324$new_n4030
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n4008 A2=$abc$71324$new_n4029 B1=$abc$71324$new_n4030 B2=$abc$71324$new_n3509 C=$abc$71324$new_n4007 ZN=$abc$71324$new_n4031
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n3934 ZN=$abc$71324$new_n4032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n3933 ZN=$abc$71324$new_n4033
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3765 A2=$abc$71324$new_n4030 ZN=$abc$71324$new_n4034
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3738 A2=$abc$71324$new_n4031 A3=$abc$71324$new_n4033 A4=$abc$71324$new_n4034 Z=$abc$71324$new_n4035
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4035 ZN=$abc$71324$new_n4036
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.decoder_alu_reg[4] A2=registers_m.decoder_alu_reg[5] ZN=$abc$71324$new_n4037
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3378 A2=$abc$71324$new_n4037 ZN=$abc$71324$new_n4038
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.decoder_alu_reg[4] A2=registers_m.decoder_alu_reg[5] B=$abc$71324$new_n3377 ZN=$abc$71324$new_n4039
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3487 A2=$abc$71324$new_n3957 Z=$abc$71324$new_n4040
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3486 A2=$abc$71324$new_n4040 B=$abc$71324$new_n3484 ZN=$abc$71324$new_n4041
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3492 A2=$abc$71324$new_n4041 B=$abc$71324$new_n3489 ZN=$abc$71324$new_n4042
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3480 A2=$abc$71324$new_n4042 B=$abc$71324$new_n3481 ZN=$abc$71324$new_n4043
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4043 ZN=$abc$71324$new_n4044
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3513 A2=$abc$71324$new_n4044 ZN=$abc$71324$new_n4045
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3507 A2=$abc$71324$new_n3515 B=$abc$71324$new_n4032 C=$abc$71324$new_n3506 ZN=$abc$71324$new_n4046
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n4006 A2=$abc$71324$new_n4036 B1=$abc$71324$new_n4045 B2=$abc$71324$new_n4046 C=$abc$71324$new_n4039 ZN=$abc$71324$new_n4047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3816 A2=$abc$71324$new_n4038 ZN=$abc$71324$new_n4048
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4047 A2=$abc$71324$new_n4048 B=$abc$71324$new_n3398 ZN=$abc$71324$new_n4049
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3105 A2=$abc$71324$new_n3378 ZN=$abc$71324$new_n4050
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[2] A2=$abc$71324$new_n3377 ZN=$abc$71324$new_n4051
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3551 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4052
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.decoder_alu_reg[1] A2=$abc$71324$new_n3377 Z=$abc$71324$new_n4053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[1] A2=$abc$71324$new_n3377 ZN=$abc$71324$new_n4054
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3409 A2=$abc$71324$new_n4051 B1=$abc$71324$new_n4052 B2=$abc$71324$new_n4049 C=$abc$71324$new_n4054 ZN=$abc$71324$new_n4055
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.decoder_alu_reg[0] A2=$abc$71324$new_n3377 Z=$abc$71324$new_n4056
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[0] A2=$abc$71324$new_n3377 ZN=$abc$71324$new_n4057
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand1[31] A2=registers_m.operand2[31] A3=$abc$71324$new_n4053 ZN=$abc$71324$new_n4058
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n4057 A2=$abc$71324$new_n4058 Z=$abc$71324$new_n4059
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3408 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4059 B2=$abc$71324$new_n4055 ZN=$abc$71324$new_n4060
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3408 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4059 B2=$abc$71324$new_n4055 C=$abc$71324$new_n3392 ZN=$abc$71324$new_n4061
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3952 A2=$abc$71324$new_n3962 Z=$abc$71324$new_n4062
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3357 A2=$abc$71324$new_n3402 ZN=$abc$71324$new_n4063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[76] A2=$abc$71324$new_n3402 ZN=$abc$71324$new_n4064
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4063 ZN=$abc$71324$new_n4065
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3098 A2=$abc$71324$new_n3705 ZN=$abc$71324$new_n4066
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[7] A2=$abc$71324$new_n3704 ZN=$abc$71324$new_n4067
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[7] A2=$abc$71324$new_n4067 ZN=$abc$71324$new_n4068
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[7] A2=registers_m.ir[6] ZN=$abc$71324$new_n4069
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[7] A2=$abc$71324$new_n3099 ZN=$abc$71324$new_n4070
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3098 A2=registers_m.ir[6] ZN=$abc$71324$new_n4071
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3703 A2=$abc$71324$new_n4069 ZN=$abc$71324$new_n4072
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3098 A2=$abc$71324$new_n3706 ZN=$abc$71324$new_n4073
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3705 A2=$abc$71324$new_n4071 ZN=$abc$71324$new_n4074
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3704 A2=$abc$71324$new_n4070 ZN=$abc$71324$new_n4075
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n4067 B=$abc$71324$new_n4068 C=$abc$71324$new_n4073 ZN=$abc$71324$new_n4076
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3704 A2=$abc$71324$new_n4069 Z=$abc$71324$new_n4077
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3704 A2=$abc$71324$new_n4069 ZN=$abc$71324$new_n4078
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3081 A2=$abc$71324$new_n4074 B=$abc$71324$new_n4077 ZN=$abc$71324$new_n4079
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.ir[7] A2=registers_m.ir[6] A3=$abc$71324$new_n3703 ZN=$abc$71324$new_n4080
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4076 A2=$abc$71324$new_n4079 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n4081
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[1] A2=registers_m.operand1[2] B=registers_m.operand1[3] ZN=$abc$71324$new_n4082
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n4082 B=$abc$71324$new_n3056 ZN=$abc$71324$new_n4083
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n4083 ZN=$abc$71324$new_n4084
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3605 A2=$abc$71324$new_n4083 B=$abc$71324$new_n4084 ZN=$abc$71324$new_n4085
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3611 A2=$abc$71324$new_n4082 B=$abc$71324$new_n4083 ZN=$abc$71324$new_n4086
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n4082 ZN=$abc$71324$new_n4087
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[3] A2=registers_m.operand1[2] ZN=$abc$71324$new_n4088
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[0] A2=registers_m.operand1[1] ZN=$abc$71324$new_n4089
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3051 A2=$abc$71324$new_n4088 ZN=$abc$71324$new_n4090
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4088 A2=$abc$71324$new_n4089 ZN=$abc$71324$new_n4091
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.sr[4] A2=$abc$71324$new_n4091 ZN=$abc$71324$new_n4092
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3051 A3=registers_m.operand1[2] A4=alu_m.sr[4] ZN=$abc$71324$new_n4093
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n4093 B=$abc$71324$new_n4092 ZN=$abc$71324$new_n4094
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n4086 A2=$abc$71324$new_n4087 A3=$abc$71324$new_n4094 Z=$abc$71324$new_n4095
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n4083 ZN=$abc$71324$new_n4096
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n4095 ZN=$abc$71324$new_n4097
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.sr[4] A2=$abc$71324$new_n4087 A3=$abc$71324$new_n4091 ZN=$abc$71324$new_n4098
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n4085 A2=$abc$71324$new_n4086 A3=$abc$71324$new_n4096 A4=$abc$71324$new_n4098 ZN=$abc$71324$new_n4099
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n4085 A2=$abc$71324$new_n4097 Z=$abc$71324$new_n4100
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4077 A2=$abc$71324$new_n4099 A3=$abc$71324$new_n4100 ZN=$abc$71324$new_n4101
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3055 A2=registers_m.operand1[5] ZN=$abc$71324$new_n4102
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3609 A2=$abc$71324$new_n3625 B1=$abc$71324$new_n4102 B2=$abc$71324$new_n3559 ZN=$abc$71324$new_n4103
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3606 A2=$abc$71324$new_n4103 Z=$abc$71324$new_n4104
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n4081 A2=$abc$71324$new_n4101 B1=$abc$71324$new_n4104 B2=$abc$71324$new_n3698 ZN=$abc$71324$new_n4105
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n4064 ZN=$abc$71324$new_n4106
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n4065 ZN=$abc$71324$new_n4107
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3952 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4108
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n4065 A2=$abc$71324$new_n4105 B1=$abc$71324$new_n4107 B2=$abc$71324$new_n3890 C=$abc$71324$new_n4108 ZN=$abc$71324$new_n4109
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3355 A2=$abc$71324$new_n3400 ZN=$abc$71324$new_n4110
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3356 A2=$abc$71324$new_n3401 ZN=$abc$71324$new_n4111
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n3555 B=$abc$71324$new_n4109 C=$abc$71324$new_n4110 ZN=$abc$71324$new_n4112
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[0] A2=$abc$71324$new_n3820 ZN=$abc$71324$new_n4113
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[8] A2=registers_m.size[0] B=$abc$71324$new_n4113 ZN=$abc$71324$new_n4114
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3055 A2=$abc$71324$new_n3822 B1=$abc$71324$new_n4114 B2=$abc$71324$new_n3372 ZN=$abc$71324$new_n4115
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n3400 ZN=$abc$71324$new_n4116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4112 A3=$abc$71324$new_n4115 A4=$abc$71324$new_n4116 ZN=$abc$71324$new_n4117
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3890 A2=$abc$71324$new_n3906 Z=$abc$71324$new_n4118
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4118 B=$abc$71324$new_n4117 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n4119
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4062 B=$abc$71324$new_n4119 ZN=$abc$71324$new_n4120
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3301 A2=$abc$71324$new_n3376 ZN=$abc$71324$new_n4121
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3300 A2=$abc$71324$new_n3375 ZN=$abc$71324$new_n4122
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3299 A2=$abc$71324$new_n3376 ZN=$abc$71324$new_n4123
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3298 A2=$abc$71324$new_n3375 ZN=$abc$71324$new_n4124
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4120 A2=$abc$71324$new_n4122 ZN=$abc$71324$new_n4125
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.result[13] A2=alu_m.result[12] Z=$abc$71324$new_n4126
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[12] A2=alu_m.result[14] B=alu_m.result[13] ZN=$abc$71324$new_n4127
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[15] A2=alu_m.result[16] ZN=$abc$71324$new_n4128
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3106 A2=$abc$71324$new_n4127 ZN=$abc$71324$new_n4129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4127 A2=$abc$71324$new_n4128 ZN=$abc$71324$new_n4130
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[17] A2=$abc$71324$new_n4130 ZN=$abc$71324$new_n4131
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3109 A2=$abc$71324$new_n4130 ZN=$abc$71324$new_n4132
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.result[18] A2=alu_m.result[17] A3=$abc$71324$new_n4130 ZN=$abc$71324$new_n4133
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.result[19] A2=$abc$71324$new_n4133 ZN=$abc$71324$new_n4134
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.result[31] A2=$abc$71324$new_n4134 Z=$abc$71324$new_n4135
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.result[15] A2=alu_m.result[14] A3=$abc$71324$new_n4126 Z=$abc$71324$new_n4136
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.result[16] A2=$abc$71324$new_n4136 Z=$abc$71324$new_n4137
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[15] A2=alu_m.result[16] ZN=$abc$71324$new_n4138
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[13] A2=$abc$71324$new_n4138 ZN=$abc$71324$new_n4139
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[13] A2=$abc$71324$new_n4137 B=$abc$71324$new_n4139 ZN=$abc$71324$new_n4140
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3109 A2=$abc$71324$new_n4140 ZN=$abc$71324$new_n4141
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4132 A2=$abc$71324$new_n4135 ZN=$abc$71324$new_n4142
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4135 A2=$abc$71324$new_n4141 B=$abc$71324$new_n4142 C=$abc$71324$new_n3301 ZN=$abc$71324$new_n4143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n4143 ZN=$abc$71324$new_n4144
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4125 A2=$abc$71324$new_n4144 ZN=$abc$71324$new_n4145
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n4124 ZN=$abc$71324$new_n4146
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n4123 ZN=$abc$71324$new_n4147
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3034 A2=$abc$71324$new_n3299 ZN=$abc$71324$new_n4148
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n3298 ZN=$abc$71324$new_n4149
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.result[17] A2=$abc$71324$new_n4137 Z=$abc$71324$new_n4150
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[18] A2=$abc$71324$new_n4150 B=alu_m.result[13] ZN=$abc$71324$new_n4151
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4151 ZN=$abc$71324$new_n4152
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3109 A2=$abc$71324$new_n4138 ZN=$abc$71324$new_n4153
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[18] A2=$abc$71324$new_n4153 ZN=$abc$71324$new_n4154
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[13] A2=$abc$71324$new_n4154 ZN=$abc$71324$new_n4155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4152 A2=$abc$71324$new_n4155 ZN=$abc$71324$new_n4156
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.result[19] A2=$abc$71324$new_n4156 Z=$abc$71324$new_n4157
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.result[15] A2=$abc$71324$new_n4127 ZN=$abc$71324$new_n4158
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[16] A2=$abc$71324$new_n4136 ZN=$abc$71324$new_n4159
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=alu_m.result[13] A2=$abc$71324$new_n4137 A3=$abc$71324$new_n4159 B1=$abc$71324$new_n4139 B2=$abc$71324$new_n4128 ZN=$abc$71324$new_n4160
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.result[16] A2=$abc$71324$new_n4129 Z=$abc$71324$new_n4161
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4158 A2=$abc$71324$new_n4161 ZN=$abc$71324$new_n4162
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4158 A2=$abc$71324$new_n4161 Z=$abc$71324$new_n4163
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4132 A2=$abc$71324$new_n4162 ZN=$abc$71324$new_n4164
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[18] A2=$abc$71324$new_n4150 ZN=$abc$71324$new_n4165
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[18] A2=$abc$71324$new_n4153 ZN=$abc$71324$new_n4166
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n4152 A2=$abc$71324$new_n4165 B1=$abc$71324$new_n4166 B2=$abc$71324$new_n4155 ZN=$abc$71324$new_n4167
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4164 A2=$abc$71324$new_n4167 ZN=$abc$71324$new_n4168
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4164 A2=$abc$71324$new_n4167 Z=$abc$71324$new_n4169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4157 A2=$abc$71324$new_n4168 ZN=$abc$71324$new_n4170
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4132 A2=$abc$71324$new_n4170 ZN=$abc$71324$new_n4171
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4141 A2=$abc$71324$new_n4170 B=$abc$71324$new_n4171 C=$abc$71324$new_n4148 ZN=$abc$71324$new_n4172
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3376 A2=$abc$71324$new_n4172 ZN=$abc$71324$new_n4173
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4145 A2=$abc$71324$new_n4147 B=$abc$71324$new_n4173 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n4174
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3890 A2=$abc$71324$new_n4038 B=$abc$71324$new_n4174 ZN=$abc$71324$new_n4175
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3952 ZN=$abc$71324$new_n4176
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n4175 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4177
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3508 A2=$abc$71324$new_n4051 B1=$abc$71324$new_n4176 B2=$abc$71324$new_n4177 C=$abc$71324$new_n4054 ZN=$abc$71324$new_n4178
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3506 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 C=$abc$71324$new_n4178 ZN=$abc$71324$new_n4179
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3507 A2=$abc$71324$new_n4056 ZN=$abc$71324$new_n4180
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4179 A2=$abc$71324$new_n4180 ZN=$abc$71324$new_n4181
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3874 A2=$abc$71324$new_n3913 ZN=$abc$71324$new_n4182
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3915 A2=$abc$71324$new_n4182 B=$abc$71324$new_n3828 ZN=$abc$71324$new_n4183
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3873 B=$abc$71324$new_n4064 ZN=$abc$71324$new_n4184
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n3645 B=$abc$71324$new_n3648 ZN=$abc$71324$new_n4185
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3652 A2=$abc$71324$new_n4185 ZN=$abc$71324$new_n4186
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[6] A2=$abc$71324$new_n4066 ZN=$abc$71324$new_n4187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3002 A2=registers_m.ir[7] A3=$abc$71324$new_n3706 ZN=$abc$71324$new_n4188
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4188 Z=$abc$71324$new_n4189
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4188 ZN=$abc$71324$new_n4190
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[7] A2=$abc$71324$new_n3099 ZN=$abc$71324$new_n4191
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4191 ZN=$abc$71324$new_n4192
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n3705 A3=$abc$71324$new_n4191 ZN=$abc$71324$new_n4193
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4193 ZN=$abc$71324$new_n4194
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[15] A2=$abc$71324$new_n4066 B=$abc$71324$new_n4075 C=$abc$71324$new_n4194 ZN=$abc$71324$new_n4195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[31] A2=$abc$71324$new_n4074 ZN=$abc$71324$new_n4196
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4195 A2=$abc$71324$new_n4196 B=$abc$71324$new_n4190 ZN=$abc$71324$new_n4197
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3698 A2=$abc$71324$new_n4186 B=$abc$71324$new_n4197 C=$abc$71324$new_n4065 ZN=$abc$71324$new_n4198
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3974 B1=$abc$71324$new_n4184 B2=$abc$71324$new_n4198 ZN=$abc$71324$new_n4199
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.size[1] A2=registers_m.operand1[16] ZN=$abc$71324$new_n4200
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.size[1] A2=$abc$71324$new_n3820 B=$abc$71324$new_n4200 C=$abc$71324$new_n3356 ZN=$abc$71324$new_n4201
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n3556 B2=$abc$71324$new_n4199 C=$abc$71324$new_n4201 ZN=$abc$71324$new_n4202
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n3822 ZN=$abc$71324$new_n4203
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3822 A2=$abc$71324$new_n4202 B=$abc$71324$new_n4203 C=$abc$71324$new_n3401 ZN=$abc$71324$new_n4204
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4204 ZN=$abc$71324$new_n4205
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4183 A2=$abc$71324$new_n4205 B=$abc$71324$new_n3832 ZN=$abc$71324$new_n4206
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n3975 ZN=$abc$71324$new_n4207
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3973 A2=$abc$71324$new_n3974 B=$abc$71324$new_n4207 ZN=$abc$71324$new_n4208
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n4135 A2=$abc$71324$new_n4158 Z=$abc$71324$new_n4209
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4121 A2=$abc$71324$new_n4209 ZN=$abc$71324$new_n4210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n4121 A2=$abc$71324$new_n4206 A3=$abc$71324$new_n4208 B=$abc$71324$new_n4210 ZN=$abc$71324$new_n4211
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4147 A2=$abc$71324$new_n4211 ZN=$abc$71324$new_n4212
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4158 A2=$abc$71324$new_n4170 ZN=$abc$71324$new_n4213
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4146 A2=$abc$71324$new_n4213 ZN=$abc$71324$new_n4214
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4212 A3=$abc$71324$new_n4214 ZN=$abc$71324$new_n4215
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3933 A2=$abc$71324$new_n4027 ZN=$abc$71324$new_n4216
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4215 A2=$abc$71324$new_n4216 B=$abc$71324$new_n4032 ZN=$abc$71324$new_n4217
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3505 A2=$abc$71324$new_n3510 ZN=$abc$71324$new_n4218
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4033 A2=$abc$71324$new_n4218 B=$abc$71324$new_n4039 ZN=$abc$71324$new_n4219
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3873 A2=$abc$71324$new_n4039 B1=$abc$71324$new_n4217 B2=$abc$71324$new_n4219 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4220
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3974 B=$abc$71324$new_n4051 C=$abc$71324$new_n4220 ZN=$abc$71324$new_n4221
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3729 A2=$abc$71324$new_n4050 ZN=$abc$71324$new_n4222
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4221 A2=$abc$71324$new_n4222 B=$abc$71324$new_n4053 ZN=$abc$71324$new_n4223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3455 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4224
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4057 A2=$abc$71324$new_n4224 ZN=$abc$71324$new_n4225
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3453 A2=$abc$71324$new_n4057 B1=$abc$71324$new_n4223 B2=$abc$71324$new_n4225 ZN=$abc$71324$new_n4226
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3393 A2=$abc$71324$new_n4226 ZN=$abc$71324$new_n4227
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3065 A2=$abc$71324$new_n4181 B=$abc$71324$new_n4227 ZN=$abc$71324$new_n4228
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4061 A2=$abc$71324$new_n4228 ZN=$abc$71324$new_n4229
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3390 A2=$abc$71324$new_n3395 ZN=$abc$71324$new_n4230
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3396 A2=$abc$71324$new_n4061 A3=$abc$71324$new_n4228 B=$abc$71324$new_n4230 ZN=$abc$71324$new_n4231
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3389 A2=$abc$71324$new_n3395 Z=$abc$71324$new_n4232
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3389 A2=$abc$71324$new_n3395 ZN=$abc$71324$new_n4233
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4233 ZN=$abc$71324$new_n4234
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n4061 A2=$abc$71324$new_n4228 A3=$abc$71324$new_n4232 B=$abc$71324$new_n4234 ZN=$abc$71324$new_n4235
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3384 A2=$abc$71324$new_n4235 ZN=$abc$71324$new_n4236
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3384 A2=$abc$71324$new_n4231 B=$abc$71324$new_n4236 C=$abc$71324$new_n3299 ZN=$abc$71324$new_n4237
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4164 A2=$abc$71324$new_n4167 ZN=$abc$71324$new_n4238
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4169 A2=$abc$71324$new_n4238 B=$abc$71324$new_n4149 ZN=$abc$71324$new_n4239
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4157 A2=$abc$71324$new_n4238 ZN=$abc$71324$new_n4240
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.result[18] A2=$abc$71324$new_n4131 ZN=$abc$71324$new_n4241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.result[31] A2=$abc$71324$new_n4132 A3=$abc$71324$new_n4163 A4=$abc$71324$new_n4241 ZN=$abc$71324$new_n4242
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n4134 A2=$abc$71324$new_n4242 Z=$abc$71324$new_n4243
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3301 A2=$abc$71324$new_n4243 ZN=$abc$71324$new_n4244
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4239 A2=$abc$71324$new_n4240 B=$abc$71324$new_n4244 C=$abc$71324$new_n3376 ZN=$abc$71324$new_n4245
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3372 B1=$abc$71324$new_n3390 B2=$abc$71324$new_n3822 C1=$abc$71324$new_n4237 C2=$abc$71324$new_n4245 ZN=$abc$71324$new_n4246
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3102 A2=$abc$71324$new_n3701 ZN=$abc$71324$new_n4247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3389 A2=$abc$71324$new_n4229 ZN=$abc$71324$new_n4248
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3101 A2=$abc$71324$new_n4248 B=$abc$71324$new_n3701 C=$abc$71324$new_n3102 ZN=$abc$71324$new_n4249
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.sr[4] A2=$abc$71324$new_n4080 ZN=$abc$71324$new_n4250
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4249 A2=$abc$71324$new_n4250 ZN=$abc$71324$new_n4251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4099 A2=$abc$71324$new_n4247 ZN=$abc$71324$new_n4252
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ir[10] A2=$abc$71324$new_n4247 A3=$abc$71324$new_n4248 B=$abc$71324$new_n3359 ZN=$abc$71324$new_n4253
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4249 A2=$abc$71324$new_n4252 B=$abc$71324$new_n4253 ZN=$abc$71324$new_n4254
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3104 A2=$abc$71324$new_n4235 ZN=$abc$71324$new_n4255
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3104 A2=$abc$71324$new_n4231 Z=$abc$71324$new_n4256
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3369 A2=$abc$71324$new_n3375 A3=$abc$71324$new_n4255 A4=$abc$71324$new_n4256 ZN=$abc$71324$new_n4257
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n3367 B=$abc$71324$new_n3382 ZN=$abc$71324$new_n4258
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4258 ZN=$abc$71324$new_n4259
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4251 A2=$abc$71324$new_n4254 B=$abc$71324$new_n4257 C=$abc$71324$new_n4259 ZN=$abc$71324$new_n4260
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3096 A2=$abc$71324$new_n3382 B1=$abc$71324$new_n4246 B2=$abc$71324$new_n4260 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68651
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[78] A2=memory_registers_m.micro_data[77] A3=memory_registers_m.micro_data[79] ZN=$abc$71324$new_n4262
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3361 A2=$abc$71324$new_n4262 ZN=$abc$71324$new_n4263
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[16] A2=$abc$71324$new_n3367 ZN=$abc$71324$new_n4264
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4263 A2=$abc$71324$new_n4264 ZN=$abc$71324$new_n4265
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.was_interrupt A2=$abc$71324$new_n4263 B=$abc$71324$new_n4265 ZN=$abc$71324$new_n4266
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[8] I1=alu_m.interrupt_mask_copy[0] S=$abc$71324$new_n3368 Z=$abc$71324$new_n4267
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n4267 I1=alu_m.sr[8] S=$abc$71324$new_n4266 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[9] I1=alu_m.interrupt_mask_copy[1] S=$abc$71324$new_n3368 Z=$abc$71324$new_n4269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n4269 I1=alu_m.sr[9] S=$abc$71324$new_n4266 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[10] I1=alu_m.interrupt_mask_copy[2] S=$abc$71324$new_n3368 Z=$abc$71324$new_n4271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n4271 I1=alu_m.sr[10] S=$abc$71324$new_n4266 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68657
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n3368 B=$abc$71324$new_n4265 ZN=$abc$71324$new_n4273
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3126 A2=$abc$71324$new_n4265 B=$abc$71324$new_n4273 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68659
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n3368 ZN=$abc$71324$new_n4275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.sr[15] I1=$abc$71324$new_n4275 S=$abc$71324$new_n4265 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68661
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[15] A2=$abc$71324$new_n3298 B=$abc$71324$new_n3310 ZN=$abc$71324$new_n4277
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4277 ZN=$abc$71324$new_n4278
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[1] A2=registers_m.operand2[0] ZN=$abc$71324$new_n4279
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3035 A2=$abc$71324$new_n3036 ZN=$abc$71324$new_n4280
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n4280 ZN=$abc$71324$new_n4281
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=$abc$71324$new_n4280 ZN=$abc$71324$new_n4282
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3039 A2=$abc$71324$new_n4282 ZN=$abc$71324$new_n4283
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[5] A2=$abc$71324$new_n4283 ZN=$abc$71324$new_n4284
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[5] A2=registers_m.operand2[6] A3=$abc$71324$new_n4283 ZN=$abc$71324$new_n4285
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3040 A2=$abc$71324$new_n4285 ZN=$abc$71324$new_n4286
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[8] A2=$abc$71324$new_n4286 ZN=$abc$71324$new_n4287
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[9] A2=registers_m.operand2[8] A3=$abc$71324$new_n4286 ZN=$abc$71324$new_n4288
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3045 A2=$abc$71324$new_n4288 ZN=$abc$71324$new_n4289
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[11] A2=$abc$71324$new_n4289 ZN=$abc$71324$new_n4290
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[11] A2=registers_m.operand2[12] A3=$abc$71324$new_n4289 ZN=$abc$71324$new_n4291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3046 A2=$abc$71324$new_n4291 ZN=$abc$71324$new_n4292
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3046 A2=$abc$71324$new_n3048 A3=$abc$71324$new_n4291 ZN=$abc$71324$new_n4293
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.operand2[15] A2=$abc$71324$new_n4293 Z=$abc$71324$new_n4294
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n4294 ZN=$abc$71324$new_n4295
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.ir[12] A2=registers_m.ir[13] A3=registers_m.ir[15] A4=$abc$71324$new_n3034 ZN=$abc$71324$new_n4296
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3404 A2=$abc$71324$new_n4296 ZN=$abc$71324$new_n4297
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4295 A2=$abc$71324$new_n4297 ZN=$abc$71324$new_n4298
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4277 A2=$abc$71324$new_n4298 ZN=$abc$71324$new_n4299
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3003 A2=registers_m.ir[9] ZN=$abc$71324$new_n4300
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[11] A2=$abc$71324$new_n4300 ZN=$abc$71324$new_n4301
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4072 A2=$abc$71324$new_n4301 ZN=$abc$71324$new_n4302
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3359 A2=$abc$71324$new_n4302 ZN=$abc$71324$new_n4303
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3359 A2=$abc$71324$new_n4247 A3=$abc$71324$new_n4302 ZN=$abc$71324$new_n4304
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4080 A2=$abc$71324$new_n4304 ZN=$abc$71324$new_n4305
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3377 A2=$abc$71324$new_n3400 A3=$abc$71324$new_n3404 A4=$abc$71324$new_n3557 ZN=$abc$71324$new_n4306
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3307 A2=$abc$71324$new_n3368 A3=$abc$71324$new_n3376 A4=$abc$71324$new_n4306 ZN=$abc$71324$new_n4307
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4080 A2=$abc$71324$new_n4304 B=$abc$71324$new_n4307 C=$abc$71324$new_n4299 ZN=$abc$71324$new_n4308
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n3554 B=$abc$71324$new_n3355 ZN=$abc$71324$new_n4309
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3695 A2=$abc$71324$new_n3698 ZN=$abc$71324$new_n4310
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3692 A2=$abc$71324$new_n3693 B=$abc$71324$new_n4310 ZN=$abc$71324$new_n4311
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[30] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[14] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4312
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4312 ZN=$abc$71324$new_n4313
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4311 A2=$abc$71324$new_n4313 ZN=$abc$71324$new_n4314
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.decoder_alu_reg[6] A2=$abc$71324$new_n3405 ZN=$abc$71324$new_n4315
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.decoder_alu_reg[6] A2=$abc$71324$new_n3405 A3=$abc$71324$new_n3834 B=$abc$71324$new_n3555 ZN=$abc$71324$new_n4316
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4314 A2=$abc$71324$new_n4316 ZN=$abc$71324$new_n4317
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3937 B=$abc$71324$new_n4317 ZN=$abc$71324$new_n4318
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3049 A2=$abc$71324$new_n3355 B1=$abc$71324$new_n4309 B2=$abc$71324$new_n4318 C=$abc$71324$new_n3822 ZN=$abc$71324$new_n4319
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n3822 B=$abc$71324$new_n4319 C=$abc$71324$new_n3400 ZN=$abc$71324$new_n4320
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3067 A2=$abc$71324$new_n3400 B=$abc$71324$new_n3828 C=$abc$71324$new_n4320 ZN=$abc$71324$new_n4321
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3834 A2=$abc$71324$new_n3928 ZN=$abc$71324$new_n4322
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n4322 B=$abc$71324$new_n4321 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n4323
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3937 A2=$abc$71324$new_n4001 ZN=$abc$71324$new_n4324
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4324 B=$abc$71324$new_n4323 C=$abc$71324$new_n3933 ZN=$abc$71324$new_n4325
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4038 ZN=$abc$71324$new_n4326
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4038 A2=$abc$71324$new_n4062 ZN=$abc$71324$new_n4327
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4118 B1=$abc$71324$new_n4326 B2=$abc$71324$new_n4327 ZN=$abc$71324$new_n4328
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3834 A2=$abc$71324$new_n4039 B1=$abc$71324$new_n4325 B2=$abc$71324$new_n4328 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4329
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3937 B=$abc$71324$new_n4050 ZN=$abc$71324$new_n4330
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3413 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4329 B2=$abc$71324$new_n4330 ZN=$abc$71324$new_n4331
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4053 A2=$abc$71324$new_n4331 Z=$abc$71324$new_n4332
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3411 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4333
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3412 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4332 B2=$abc$71324$new_n4333 ZN=$abc$71324$new_n4334
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3564 A2=$abc$71324$new_n3689 ZN=$abc$71324$new_n4335
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3563 A2=$abc$71324$new_n4335 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n4336
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3563 A2=$abc$71324$new_n4335 B=$abc$71324$new_n4336 ZN=$abc$71324$new_n4337
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[29] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[13] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4338
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4338 ZN=$abc$71324$new_n4339
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4337 A2=$abc$71324$new_n4339 Z=$abc$71324$new_n4340
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3835 A2=$abc$71324$new_n4315 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4341
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n4000 B=$abc$71324$new_n4340 C=$abc$71324$new_n4341 ZN=$abc$71324$new_n4342
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3069 A2=$abc$71324$new_n3555 B=$abc$71324$new_n4342 C=$abc$71324$new_n3356 ZN=$abc$71324$new_n4343
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n3356 B=$abc$71324$new_n3823 C=$abc$71324$new_n4343 ZN=$abc$71324$new_n4344
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3071 A2=$abc$71324$new_n3823 B=$abc$71324$new_n4344 C=$abc$71324$new_n3401 ZN=$abc$71324$new_n4345
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4345 ZN=$abc$71324$new_n4346
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3835 A2=$abc$71324$new_n3927 Z=$abc$71324$new_n4347
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3998 A2=$abc$71324$new_n3999 B=$abc$71324$new_n4000 ZN=$abc$71324$new_n4348
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4347 B=$abc$71324$new_n4346 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n4349
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4001 A2=$abc$71324$new_n4348 B=$abc$71324$new_n3832 ZN=$abc$71324$new_n4350
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4349 A3=$abc$71324$new_n4350 ZN=$abc$71324$new_n4351
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3512 A2=$abc$71324$new_n4044 B=$abc$71324$new_n3510 ZN=$abc$71324$new_n4352
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n4352 B=$abc$71324$new_n3501 ZN=$abc$71324$new_n4353
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n4353 ZN=$abc$71324$new_n4354
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n3741 A3=$abc$71324$new_n4029 ZN=$abc$71324$new_n4355
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4354 B1=$abc$71324$new_n4355 B2=$abc$71324$new_n3935 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n4356
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3835 A2=$abc$71324$new_n4038 B1=$abc$71324$new_n4351 B2=$abc$71324$new_n4356 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4357
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n4000 B=$abc$71324$new_n4050 C=$abc$71324$new_n4357 ZN=$abc$71324$new_n4358
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3416 A2=$abc$71324$new_n3417 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4359
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4358 A2=$abc$71324$new_n4359 B=$abc$71324$new_n4054 ZN=$abc$71324$new_n4360
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3416 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4361
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3417 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4360 B2=$abc$71324$new_n4361 ZN=$abc$71324$new_n4362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[28] A2=registers_m.operand1[28] B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4363
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3505 A2=$abc$71324$new_n4352 ZN=$abc$71324$new_n4364
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4364 ZN=$abc$71324$new_n4365
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3566 A2=$abc$71324$new_n3687 A3=$abc$71324$new_n3688 ZN=$abc$71324$new_n4366
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3689 A2=$abc$71324$new_n3699 ZN=$abc$71324$new_n4367
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4366 A2=$abc$71324$new_n4367 ZN=$abc$71324$new_n4368
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[28] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[12] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4369
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4368 A3=$abc$71324$new_n4369 ZN=$abc$71324$new_n4370
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3837 A2=$abc$71324$new_n4315 B=$abc$71324$new_n3557 ZN=$abc$71324$new_n4371
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3999 B=$abc$71324$new_n4370 C=$abc$71324$new_n4371 ZN=$abc$71324$new_n4372
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n3355 B1=$abc$71324$new_n3554 B2=registers_m.operand1[28] C=$abc$71324$new_n3822 ZN=$abc$71324$new_n4373
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3073 A2=$abc$71324$new_n3822 B1=$abc$71324$new_n4372 B2=$abc$71324$new_n4373 ZN=$abc$71324$new_n4374
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3071 A2=$abc$71324$new_n3400 B=$abc$71324$new_n3828 ZN=$abc$71324$new_n4375
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3400 A2=$abc$71324$new_n4374 B=$abc$71324$new_n4375 ZN=$abc$71324$new_n4376
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3837 A2=$abc$71324$new_n3926 ZN=$abc$71324$new_n4377
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4377 B=$abc$71324$new_n4376 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n4378
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3998 A2=$abc$71324$new_n3999 ZN=$abc$71324$new_n4379
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4379 B=$abc$71324$new_n3935 ZN=$abc$71324$new_n4380
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4025 A2=$abc$71324$new_n4027 ZN=$abc$71324$new_n4381
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n4378 A2=$abc$71324$new_n4380 B1=$abc$71324$new_n4381 B2=$abc$71324$new_n3933 ZN=$abc$71324$new_n4382
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4382 B=$abc$71324$new_n4365 C=$abc$71324$new_n4039 ZN=$abc$71324$new_n4383
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3836 A2=$abc$71324$new_n4039 B=$abc$71324$new_n4383 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4384
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3999 B=$abc$71324$new_n4050 ZN=$abc$71324$new_n4385
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3419 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4384 B2=$abc$71324$new_n4385 ZN=$abc$71324$new_n4386
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3418 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4387
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4053 A2=$abc$71324$new_n4386 B=$abc$71324$new_n4387 C=$abc$71324$new_n4057 ZN=$abc$71324$new_n4388
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4363 A2=$abc$71324$new_n4388 ZN=$abc$71324$new_n4389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3997 ZN=$abc$71324$new_n4390
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3570 A2=$abc$71324$new_n3686 ZN=$abc$71324$new_n4391
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3568 A2=$abc$71324$new_n4391 ZN=$abc$71324$new_n4392
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[27] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[11] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4393
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4392 B=$abc$71324$new_n4393 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4394
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n3839 B=$abc$71324$new_n4394 ZN=$abc$71324$new_n4395
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n4395 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4396
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4390 B2=$abc$71324$new_n4396 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4397
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n3370 B=$abc$71324$new_n3356 ZN=$abc$71324$new_n4398
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3075 A2=$abc$71324$new_n3823 B1=$abc$71324$new_n4397 B2=$abc$71324$new_n4398 C=$abc$71324$new_n3401 ZN=$abc$71324$new_n4399
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4399 ZN=$abc$71324$new_n4400
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3839 A2=$abc$71324$new_n3925 ZN=$abc$71324$new_n4401
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3926 A2=$abc$71324$new_n4401 ZN=$abc$71324$new_n4402
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3996 A2=$abc$71324$new_n3997 Z=$abc$71324$new_n4403
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3998 A2=$abc$71324$new_n4403 B=$abc$71324$new_n3832 ZN=$abc$71324$new_n4404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.ir[14] A2=$abc$71324$new_n4402 B=$abc$71324$new_n3826 ZN=$abc$71324$new_n4405
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4400 A2=$abc$71324$new_n4405 B=$abc$71324$new_n3935 ZN=$abc$71324$new_n4406
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3512 A2=$abc$71324$new_n3746 A3=$abc$71324$new_n4023 ZN=$abc$71324$new_n4407
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[14] A2=$abc$71324$new_n4407 ZN=$abc$71324$new_n4408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4408 B=$abc$71324$new_n4039 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4409
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4404 A2=$abc$71324$new_n4406 B=$abc$71324$new_n4409 ZN=$abc$71324$new_n4410
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3512 A2=$abc$71324$new_n4043 ZN=$abc$71324$new_n4411
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3839 A2=$abc$71324$new_n4039 B1=$abc$71324$new_n4411 B2=$abc$71324$new_n4033 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4412
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3997 B=$abc$71324$new_n4412 ZN=$abc$71324$new_n4413
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4051 A2=$abc$71324$new_n4413 ZN=$abc$71324$new_n4414
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4410 A2=$abc$71324$new_n4414 ZN=$abc$71324$new_n4415
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3838 A2=$abc$71324$new_n4051 B=$abc$71324$new_n4054 ZN=$abc$71324$new_n4416
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3420 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4417
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4415 A2=$abc$71324$new_n4416 B=$abc$71324$new_n4417 C=$abc$71324$new_n4057 ZN=$abc$71324$new_n4418
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3421 A2=$abc$71324$new_n4057 B=$abc$71324$new_n4418 ZN=$abc$71324$new_n4419
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3841 A2=$abc$71324$new_n3924 ZN=$abc$71324$new_n4420
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3938 Z=$abc$71324$new_n4421
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3573 A2=$abc$71324$new_n3683 A3=$abc$71324$new_n3684 ZN=$abc$71324$new_n4422
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[26] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4075 B2=registers_m.operand1[10] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4423
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3686 A2=$abc$71324$new_n3699 A3=$abc$71324$new_n4422 B=$abc$71324$new_n4423 ZN=$abc$71324$new_n4424
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3841 A2=$abc$71324$new_n4315 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4425
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3404 A2=$abc$71324$new_n4424 B=$abc$71324$new_n4425 C=$abc$71324$new_n4421 ZN=$abc$71324$new_n4426
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n3554 B=$abc$71324$new_n3355 ZN=$abc$71324$new_n4427
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3073 A2=$abc$71324$new_n3355 B1=$abc$71324$new_n4426 B2=$abc$71324$new_n4427 C=$abc$71324$new_n3822 ZN=$abc$71324$new_n4428
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3077 A2=$abc$71324$new_n3823 B=$abc$71324$new_n3401 ZN=$abc$71324$new_n4429
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n3401 B1=$abc$71324$new_n4428 B2=$abc$71324$new_n4429 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n4430
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3827 A2=$abc$71324$new_n4420 B=$abc$71324$new_n4430 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n4431
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3938 A2=$abc$71324$new_n3995 ZN=$abc$71324$new_n4432
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4432 B=$abc$71324$new_n4431 C=$abc$71324$new_n3936 ZN=$abc$71324$new_n4433
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n4014 A2=$abc$71324$new_n4021 Z=$abc$71324$new_n4434
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3933 A2=$abc$71324$new_n4434 ZN=$abc$71324$new_n4435
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4326 A2=$abc$71324$new_n4433 A3=$abc$71324$new_n4435 ZN=$abc$71324$new_n4436
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3482 A2=$abc$71324$new_n4042 ZN=$abc$71324$new_n4437
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3841 A2=$abc$71324$new_n4038 B1=$abc$71324$new_n4437 B2=$abc$71324$new_n4032 ZN=$abc$71324$new_n4438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4436 A2=$abc$71324$new_n4438 ZN=$abc$71324$new_n4439
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4439 ZN=$abc$71324$new_n4440
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3938 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4441
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4441 ZN=$abc$71324$new_n4442
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3425 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4440 B2=$abc$71324$new_n4442 C=$abc$71324$new_n4053 ZN=$abc$71324$new_n4443
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3423 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4444
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4057 A2=$abc$71324$new_n4444 ZN=$abc$71324$new_n4445
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3424 A2=$abc$71324$new_n4057 B1=$abc$71324$new_n4443 B2=$abc$71324$new_n4445 ZN=$abc$71324$new_n4446
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3576 A2=$abc$71324$new_n3682 ZN=$abc$71324$new_n4447
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3575 A2=$abc$71324$new_n4447 ZN=$abc$71324$new_n4448
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[25] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[9] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4449
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4448 B=$abc$71324$new_n4449 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4450
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.decoder_alu_reg[6] A2=$abc$71324$new_n3843 B=$abc$71324$new_n3404 ZN=$abc$71324$new_n4451
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3994 B1=$abc$71324$new_n4450 B2=$abc$71324$new_n4451 ZN=$abc$71324$new_n4452
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n3554 ZN=$abc$71324$new_n4453
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3554 A2=$abc$71324$new_n4452 B=$abc$71324$new_n4453 C=$abc$71324$new_n3356 ZN=$abc$71324$new_n4454
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n3356 B=$abc$71324$new_n3823 C=$abc$71324$new_n4454 ZN=$abc$71324$new_n4455
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n3822 B=$abc$71324$new_n3400 ZN=$abc$71324$new_n4456
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3077 A2=$abc$71324$new_n3400 B1=$abc$71324$new_n4455 B2=$abc$71324$new_n4456 ZN=$abc$71324$new_n4457
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3843 A2=$abc$71324$new_n3923 ZN=$abc$71324$new_n4458
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4457 B1=$abc$71324$new_n4458 B2=$abc$71324$new_n3826 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n4459
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3993 A2=$abc$71324$new_n3994 Z=$abc$71324$new_n4460
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4460 B=$abc$71324$new_n3936 ZN=$abc$71324$new_n4461
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3493 A2=$abc$71324$new_n4015 A3=$abc$71324$new_n4020 ZN=$abc$71324$new_n4462
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n4459 A2=$abc$71324$new_n4461 B1=$abc$71324$new_n4462 B2=$abc$71324$new_n3934 C=$abc$71324$new_n4326 ZN=$abc$71324$new_n4463
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3843 A2=$abc$71324$new_n4038 ZN=$abc$71324$new_n4464
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3493 A2=$abc$71324$new_n4041 ZN=$abc$71324$new_n4465
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4033 A2=$abc$71324$new_n4465 B=$abc$71324$new_n4464 C=$abc$71324$new_n4463 ZN=$abc$71324$new_n4466
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3994 ZN=$abc$71324$new_n4467
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4466 B=$abc$71324$new_n4467 C=$abc$71324$new_n4050 ZN=$abc$71324$new_n4468
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3842 A2=$abc$71324$new_n4050 B=$abc$71324$new_n4053 C=$abc$71324$new_n4468 ZN=$abc$71324$new_n4469
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3426 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n4470
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3427 A2=$abc$71324$new_n4057 B1=$abc$71324$new_n4469 B2=$abc$71324$new_n4470 ZN=$abc$71324$new_n4471
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3989 A2=$abc$71324$new_n3991 B=$abc$71324$new_n3992 ZN=$abc$71324$new_n4472
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3578 A2=$abc$71324$new_n3680 A3=$abc$71324$new_n3681 ZN=$abc$71324$new_n4473
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3682 A2=$abc$71324$new_n3699 ZN=$abc$71324$new_n4474
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4473 A2=$abc$71324$new_n4474 ZN=$abc$71324$new_n4475
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[24] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[8] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4476
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4475 A3=$abc$71324$new_n4476 ZN=$abc$71324$new_n4477
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n3845 B=$abc$71324$new_n4477 C=$abc$71324$new_n3407 ZN=$abc$71324$new_n4478
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3992 B=$abc$71324$new_n4478 C=$abc$71324$new_n3555 ZN=$abc$71324$new_n4479
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n3554 B=$abc$71324$new_n3355 ZN=$abc$71324$new_n4480
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n3355 B1=$abc$71324$new_n4479 B2=$abc$71324$new_n4480 C=$abc$71324$new_n3822 ZN=$abc$71324$new_n4481
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n3823 B=$abc$71324$new_n3401 ZN=$abc$71324$new_n4482
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n3401 B1=$abc$71324$new_n4481 B2=$abc$71324$new_n4482 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n4483
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3845 A2=$abc$71324$new_n3922 ZN=$abc$71324$new_n4484
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n3923 ZN=$abc$71324$new_n4485
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n3993 ZN=$abc$71324$new_n4486
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4484 A2=$abc$71324$new_n4485 B=$abc$71324$new_n3832 ZN=$abc$71324$new_n4487
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n4472 A2=$abc$71324$new_n4486 B1=$abc$71324$new_n4487 B2=$abc$71324$new_n4483 ZN=$abc$71324$new_n4488
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4488 ZN=$abc$71324$new_n4489
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3486 A2=$abc$71324$new_n4019 ZN=$abc$71324$new_n4490
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4020 A2=$abc$71324$new_n4490 ZN=$abc$71324$new_n4491
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3486 A2=$abc$71324$new_n4040 ZN=$abc$71324$new_n4492
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4492 ZN=$abc$71324$new_n4493
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3935 A2=$abc$71324$new_n4491 B1=$abc$71324$new_n4492 B2=$abc$71324$new_n4032 ZN=$abc$71324$new_n4494
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4489 A2=$abc$71324$new_n4494 ZN=$abc$71324$new_n4495
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3845 A2=$abc$71324$new_n4039 ZN=$abc$71324$new_n4496
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4039 A2=$abc$71324$new_n4495 B=$abc$71324$new_n4496 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4497
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3992 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4498
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3430 A2=$abc$71324$new_n4050 ZN=$abc$71324$new_n4499
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4497 A2=$abc$71324$new_n4498 B=$abc$71324$new_n4499 C=$abc$71324$new_n4054 ZN=$abc$71324$new_n4500
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3429 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 C=$abc$71324$new_n4500 ZN=$abc$71324$new_n4501
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand2[24] A2=registers_m.operand1[24] A3=$abc$71324$new_n4057 B=$abc$71324$new_n4501 ZN=$abc$71324$new_n4502
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n3674 B=$abc$71324$new_n3677 ZN=$abc$71324$new_n4503
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3679 A2=$abc$71324$new_n4503 B=$abc$71324$new_n3699 ZN=$abc$71324$new_n4504
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3679 A2=$abc$71324$new_n4503 B=$abc$71324$new_n4504 ZN=$abc$71324$new_n4505
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n3705 A3=$abc$71324$new_n4071 B1=$abc$71324$new_n3706 B2=alu_m.result[23] ZN=$abc$71324$new_n4506
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4190 A2=$abc$71324$new_n4506 B=$abc$71324$new_n4505 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4507
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3847 A2=$abc$71324$new_n4315 B=$abc$71324$new_n3557 ZN=$abc$71324$new_n4508
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3990 B=$abc$71324$new_n4507 C=$abc$71324$new_n4508 ZN=$abc$71324$new_n4509
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n3355 B1=$abc$71324$new_n3554 B2=registers_m.operand1[23] C=$abc$71324$new_n3822 ZN=$abc$71324$new_n4510
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4509 A2=$abc$71324$new_n4510 ZN=$abc$71324$new_n4511
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3083 A2=$abc$71324$new_n3822 B=$abc$71324$new_n3400 ZN=$abc$71324$new_n4512
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n3400 B1=$abc$71324$new_n4511 B2=$abc$71324$new_n4512 ZN=$abc$71324$new_n4513
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3989 A2=$abc$71324$new_n3991 ZN=$abc$71324$new_n4514
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4514 ZN=$abc$71324$new_n4515
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3847 A2=$abc$71324$new_n3921 Z=$abc$71324$new_n4516
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3827 A2=$abc$71324$new_n4513 B1=$abc$71324$new_n4516 B2=$abc$71324$new_n3828 ZN=$abc$71324$new_n4517
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4515 A2=$abc$71324$new_n4517 B=$abc$71324$new_n3933 ZN=$abc$71324$new_n4518
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3096 A2=$abc$71324$new_n3898 ZN=$abc$71324$new_n4519
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4519 B=$abc$71324$new_n4039 ZN=$abc$71324$new_n4520
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3847 A2=$abc$71324$new_n4039 B1=$abc$71324$new_n4518 B2=$abc$71324$new_n4520 ZN=$abc$71324$new_n4521
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3990 ZN=$abc$71324$new_n4522
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4521 B=$abc$71324$new_n4050 ZN=$abc$71324$new_n4523
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3846 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4522 B2=$abc$71324$new_n4523 ZN=$abc$71324$new_n4524
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3432 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4525
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4053 A2=$abc$71324$new_n4524 B=$abc$71324$new_n4525 C=$abc$71324$new_n4057 ZN=$abc$71324$new_n4526
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3431 A2=$abc$71324$new_n4057 B=$abc$71324$new_n4526 ZN=$abc$71324$new_n4527
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3856 A2=$abc$71324$new_n3918 B=$abc$71324$new_n3828 ZN=$abc$71324$new_n4528
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3856 A2=$abc$71324$new_n3918 B=$abc$71324$new_n4528 ZN=$abc$71324$new_n4529
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3089 A2=$abc$71324$new_n3554 B=$abc$71324$new_n3355 ZN=$abc$71324$new_n4530
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n3580 B=$abc$71324$new_n3658 ZN=$abc$71324$new_n4531
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3581 A2=$abc$71324$new_n4531 ZN=$abc$71324$new_n4532
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[19] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4075 B2=registers_m.operand1[3] C=$abc$71324$new_n4188 ZN=$abc$71324$new_n4533
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4533 ZN=$abc$71324$new_n4534
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4532 B=$abc$71324$new_n4534 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4535
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3856 A2=$abc$71324$new_n4315 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4536
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3983 B=$abc$71324$new_n4535 C=$abc$71324$new_n4536 ZN=$abc$71324$new_n4537
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n3355 B1=$abc$71324$new_n4530 B2=$abc$71324$new_n4537 C=$abc$71324$new_n3822 ZN=$abc$71324$new_n4538
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3091 A2=$abc$71324$new_n3822 B=$abc$71324$new_n4538 C=$abc$71324$new_n3400 ZN=$abc$71324$new_n4539
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n3400 B=$abc$71324$new_n3828 C=$abc$71324$new_n4539 ZN=$abc$71324$new_n4540
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4529 A2=$abc$71324$new_n4540 B=$abc$71324$new_n3833 ZN=$abc$71324$new_n4541
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3982 A2=$abc$71324$new_n3983 Z=$abc$71324$new_n4542
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4542 B=$abc$71324$new_n4541 C=$abc$71324$new_n4122 ZN=$abc$71324$new_n4543
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4122 A2=$abc$71324$new_n4243 B=$abc$71324$new_n4543 C=$abc$71324$new_n4147 ZN=$abc$71324$new_n4544
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4146 A2=$abc$71324$new_n4240 ZN=$abc$71324$new_n4545
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4544 A3=$abc$71324$new_n4545 ZN=$abc$71324$new_n4546
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3742 A2=$abc$71324$new_n4009 B=$abc$71324$new_n3741 ZN=$abc$71324$new_n4547
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n4547 Z=$abc$71324$new_n4548
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3740 A2=$abc$71324$new_n4548 Z=$abc$71324$new_n4549
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3765 A2=$abc$71324$new_n4549 ZN=$abc$71324$new_n4550
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3738 A2=$abc$71324$new_n3935 A3=$abc$71324$new_n4550 ZN=$abc$71324$new_n4551
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4546 A2=$abc$71324$new_n4551 ZN=$abc$71324$new_n4552
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3856 A2=$abc$71324$new_n4038 B1=$abc$71324$new_n4326 B2=$abc$71324$new_n4552 ZN=$abc$71324$new_n4553
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n4553 ZN=$abc$71324$new_n4554
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3983 ZN=$abc$71324$new_n4555
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3855 A2=$abc$71324$new_n4050 ZN=$abc$71324$new_n4556
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n4050 A2=$abc$71324$new_n4554 A3=$abc$71324$new_n4555 B=$abc$71324$new_n4556 ZN=$abc$71324$new_n4557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4054 A2=$abc$71324$new_n4557 ZN=$abc$71324$new_n4558
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3443 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4559
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3442 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4558 B2=$abc$71324$new_n4559 ZN=$abc$71324$new_n4560
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3590 A2=$abc$71324$new_n3655 B=$abc$71324$new_n3588 ZN=$abc$71324$new_n4561
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3587 A2=$abc$71324$new_n4561 Z=$abc$71324$new_n4562
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[17] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4075 B2=registers_m.operand1[1] C=$abc$71324$new_n4188 ZN=$abc$71324$new_n4563
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4563 ZN=$abc$71324$new_n4564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4562 B=$abc$71324$new_n4564 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3404 A2=$abc$71324$new_n3861 ZN=$abc$71324$new_n4566
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4565 A2=$abc$71324$new_n4566 B=$abc$71324$new_n3406 ZN=$abc$71324$new_n4567
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3979 B=$abc$71324$new_n4567 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n4568
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3093 A2=$abc$71324$new_n3554 B=$abc$71324$new_n4568 ZN=$abc$71324$new_n4569
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3091 A2=$abc$71324$new_n3373 B1=$abc$71324$new_n3823 B2=$abc$71324$new_n3095 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n4570
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n3400 B1=$abc$71324$new_n4110 B2=$abc$71324$new_n4569 C=$abc$71324$new_n4570 ZN=$abc$71324$new_n4571
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3862 A2=$abc$71324$new_n3915 B=$abc$71324$new_n3860 ZN=$abc$71324$new_n4572
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3978 A2=$abc$71324$new_n3979 ZN=$abc$71324$new_n4573
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n3916 A3=$abc$71324$new_n4572 B=$abc$71324$new_n3833 ZN=$abc$71324$new_n4574
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n3981 A3=$abc$71324$new_n4573 B1=$abc$71324$new_n4574 B2=$abc$71324$new_n4571 ZN=$abc$71324$new_n4575
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4121 A2=$abc$71324$new_n4575 B=$abc$71324$new_n4144 ZN=$abc$71324$new_n4576
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4147 A2=$abc$71324$new_n4576 B=$abc$71324$new_n4173 C=$abc$71324$new_n3933 ZN=$abc$71324$new_n4577
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3509 A2=$abc$71324$new_n4549 ZN=$abc$71324$new_n4578
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3508 A2=$abc$71324$new_n3515 ZN=$abc$71324$new_n4579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4579 ZN=$abc$71324$new_n4580
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3935 A2=$abc$71324$new_n4578 B=$abc$71324$new_n4577 ZN=$abc$71324$new_n4581
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4580 A2=$abc$71324$new_n4581 B=$abc$71324$new_n4038 ZN=$abc$71324$new_n4582
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3861 A2=$abc$71324$new_n4038 B=$abc$71324$new_n4582 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4583
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3979 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4584
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n3447 A2=$abc$71324$new_n3448 A3=$abc$71324$new_n4051 B1=$abc$71324$new_n4583 B2=$abc$71324$new_n4584 ZN=$abc$71324$new_n4585
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n4054 A2=$abc$71324$new_n4585 Z=$abc$71324$new_n4586
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3092 A2=$abc$71324$new_n3093 A3=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n4587
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3449 A2=$abc$71324$new_n4057 B1=$abc$71324$new_n4586 B2=$abc$71324$new_n4587 ZN=$abc$71324$new_n4588
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[20] A2=registers_m.operand1[20] A3=$abc$71324$new_n4057 ZN=$abc$71324$new_n4589
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3662 A2=$abc$71324$new_n3666 ZN=$abc$71324$new_n4590
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3667 A2=$abc$71324$new_n3698 ZN=$abc$71324$new_n4591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[20] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[4] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4592
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4590 A2=$abc$71324$new_n4591 B=$abc$71324$new_n4592 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4593
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3940 ZN=$abc$71324$new_n4594
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n3853 B=$abc$71324$new_n4593 C=$abc$71324$new_n3407 ZN=$abc$71324$new_n4595
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3556 A2=$abc$71324$new_n4594 A3=$abc$71324$new_n4595 ZN=$abc$71324$new_n4596
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n3356 B1=$abc$71324$new_n3555 B2=registers_m.operand1[20] C=$abc$71324$new_n4596 ZN=$abc$71324$new_n4597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3823 A2=$abc$71324$new_n4597 ZN=$abc$71324$new_n4598
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3089 A2=$abc$71324$new_n3822 B=$abc$71324$new_n3400 ZN=$abc$71324$new_n4599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n3400 B1=$abc$71324$new_n4598 B2=$abc$71324$new_n4599 C=$abc$71324$new_n3828 ZN=$abc$71324$new_n4600
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3857 A2=$abc$71324$new_n3917 B=$abc$71324$new_n3854 ZN=$abc$71324$new_n4601
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n3919 ZN=$abc$71324$new_n4602
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4601 A2=$abc$71324$new_n4602 B=$abc$71324$new_n3833 ZN=$abc$71324$new_n4603
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3940 A2=$abc$71324$new_n3984 ZN=$abc$71324$new_n4604
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n3985 ZN=$abc$71324$new_n4605
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n4600 A2=$abc$71324$new_n4603 B1=$abc$71324$new_n4604 B2=$abc$71324$new_n4605 C=$abc$71324$new_n4039 ZN=$abc$71324$new_n4606
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3853 A2=$abc$71324$new_n4039 B=$abc$71324$new_n4606 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3940 B=$abc$71324$new_n4050 ZN=$abc$71324$new_n4608
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3440 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4607 B2=$abc$71324$new_n4608 C=$abc$71324$new_n4053 ZN=$abc$71324$new_n4609
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3439 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n4610
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4609 A2=$abc$71324$new_n4610 ZN=$abc$71324$new_n4611
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4589 A2=$abc$71324$new_n4611 ZN=$abc$71324$new_n4612
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4612 ZN=$abc$71324$new_n4613
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3590 A2=$abc$71324$new_n3655 ZN=$abc$71324$new_n4614
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[16] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4075 B2=registers_m.operand1[0] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4615
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4614 B=$abc$71324$new_n4615 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4616
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3404 A2=$abc$71324$new_n3862 ZN=$abc$71324$new_n4617
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n4616 A3=$abc$71324$new_n4617 ZN=$abc$71324$new_n4618
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3976 B=$abc$71324$new_n4618 C=$abc$71324$new_n3556 ZN=$abc$71324$new_n4619
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n3356 B1=$abc$71324$new_n3555 B2=registers_m.operand1[16] C=$abc$71324$new_n3823 ZN=$abc$71324$new_n4620
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4620 ZN=$abc$71324$new_n4621
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3862 A2=$abc$71324$new_n3915 B=$abc$71324$new_n3829 ZN=$abc$71324$new_n4622
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3862 A2=$abc$71324$new_n3915 B=$abc$71324$new_n4622 ZN=$abc$71324$new_n4623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3822 B1=$abc$71324$new_n4619 B2=$abc$71324$new_n4621 ZN=$abc$71324$new_n4624
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n3400 ZN=$abc$71324$new_n4625
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3400 A2=$abc$71324$new_n4624 B=$abc$71324$new_n4625 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n4626
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4623 A3=$abc$71324$new_n4626 ZN=$abc$71324$new_n4627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3975 A2=$abc$71324$new_n3976 ZN=$abc$71324$new_n4628
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n3977 A3=$abc$71324$new_n4628 ZN=$abc$71324$new_n4629
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4122 A2=$abc$71324$new_n4627 A3=$abc$71324$new_n4629 ZN=$abc$71324$new_n4630
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4135 A2=$abc$71324$new_n4160 ZN=$abc$71324$new_n4631
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4135 A2=$abc$71324$new_n4161 B=$abc$71324$new_n4631 C=$abc$71324$new_n3300 ZN=$abc$71324$new_n4632
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3376 A2=$abc$71324$new_n4632 ZN=$abc$71324$new_n4633
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4633 ZN=$abc$71324$new_n4634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4630 A2=$abc$71324$new_n4634 B=$abc$71324$new_n4146 ZN=$abc$71324$new_n4635
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4161 A2=$abc$71324$new_n4170 ZN=$abc$71324$new_n4636
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4160 A2=$abc$71324$new_n4170 B=$abc$71324$new_n4636 ZN=$abc$71324$new_n4637
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n4148 A3=$abc$71324$new_n4637 ZN=$abc$71324$new_n4638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4638 ZN=$abc$71324$new_n4639
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3499 A2=$abc$71324$new_n4547 ZN=$abc$71324$new_n4640
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4548 A2=$abc$71324$new_n4640 ZN=$abc$71324$new_n4641
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n4635 A2=$abc$71324$new_n4639 B1=$abc$71324$new_n4641 B2=$abc$71324$new_n3934 ZN=$abc$71324$new_n4642
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4033 A2=$abc$71324$new_n4642 ZN=$abc$71324$new_n4643
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3500 A2=$abc$71324$new_n3514 ZN=$abc$71324$new_n4644
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4644 B=$abc$71324$new_n4038 ZN=$abc$71324$new_n4645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3862 A2=$abc$71324$new_n4038 B1=$abc$71324$new_n4643 B2=$abc$71324$new_n4645 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4646
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3976 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4647
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4646 A2=$abc$71324$new_n4647 ZN=$abc$71324$new_n4648
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3451 A2=$abc$71324$new_n4050 B=$abc$71324$new_n4053 C=$abc$71324$new_n4648 ZN=$abc$71324$new_n4649
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3450 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n4650
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=registers_m.operand2[16] A2=registers_m.operand1[16] A3=$abc$71324$new_n4057 B1=$abc$71324$new_n4649 B2=$abc$71324$new_n4650 ZN=$abc$71324$new_n4651
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4588 A2=$abc$71324$new_n4613 A3=$abc$71324$new_n4651 ZN=$abc$71324$new_n4652
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3858 A2=$abc$71324$new_n3916 ZN=$abc$71324$new_n4653
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3404 A2=$abc$71324$new_n3858 ZN=$abc$71324$new_n4654
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3585 A2=$abc$71324$new_n3656 A3=$abc$71324$new_n3657 ZN=$abc$71324$new_n4655
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3658 A2=$abc$71324$new_n3698 ZN=$abc$71324$new_n4656
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[18] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[2] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4657
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4655 A2=$abc$71324$new_n4656 B=$abc$71324$new_n4657 C=$abc$71324$new_n3405 ZN=$abc$71324$new_n4658
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n4654 A3=$abc$71324$new_n4658 ZN=$abc$71324$new_n4659
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3941 B=$abc$71324$new_n4659 C=$abc$71324$new_n3556 ZN=$abc$71324$new_n4660
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n3356 B1=$abc$71324$new_n3555 B2=registers_m.operand1[18] C=$abc$71324$new_n3823 ZN=$abc$71324$new_n4661
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4661 ZN=$abc$71324$new_n4662
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4653 ZN=$abc$71324$new_n4663
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n3822 B1=$abc$71324$new_n4660 B2=$abc$71324$new_n4662 ZN=$abc$71324$new_n4664
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3400 A2=$abc$71324$new_n4664 ZN=$abc$71324$new_n4665
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n3400 B=$abc$71324$new_n3828 C=$abc$71324$new_n4665 ZN=$abc$71324$new_n4666
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3918 A2=$abc$71324$new_n4663 B=$abc$71324$new_n4666 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n4667
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3977 A2=$abc$71324$new_n3980 B=$abc$71324$new_n3941 ZN=$abc$71324$new_n4668
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n3982 A3=$abc$71324$new_n4668 Z=$abc$71324$new_n4669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.result[31] A2=$abc$71324$new_n4132 A3=$abc$71324$new_n4134 A4=$abc$71324$new_n4163 ZN=$abc$71324$new_n4670
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n4241 A2=$abc$71324$new_n4670 Z=$abc$71324$new_n4671
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3301 A2=$abc$71324$new_n4671 ZN=$abc$71324$new_n4672
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n4672 ZN=$abc$71324$new_n4673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n4121 A2=$abc$71324$new_n4667 A3=$abc$71324$new_n4669 B=$abc$71324$new_n4673 ZN=$abc$71324$new_n4674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n4239 B1=$abc$71324$new_n4674 B2=$abc$71324$new_n4147 ZN=$abc$71324$new_n4675
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3933 A2=$abc$71324$new_n4675 B=$abc$71324$new_n4551 C=$abc$71324$new_n4046 ZN=$abc$71324$new_n4676
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4039 A2=$abc$71324$new_n4676 ZN=$abc$71324$new_n4677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3858 A2=$abc$71324$new_n4038 ZN=$abc$71324$new_n4678
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4677 A3=$abc$71324$new_n4678 ZN=$abc$71324$new_n4679
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3941 B=$abc$71324$new_n4051 C=$abc$71324$new_n4679 ZN=$abc$71324$new_n4680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3446 A2=$abc$71324$new_n4051 B=$abc$71324$new_n4054 C=$abc$71324$new_n4680 ZN=$abc$71324$new_n4681
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3444 A2=$abc$71324$new_n4054 ZN=$abc$71324$new_n4682
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4056 A2=$abc$71324$new_n4682 ZN=$abc$71324$new_n4683
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3445 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4681 B2=$abc$71324$new_n4683 ZN=$abc$71324$new_n4684
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3673 A2=$abc$71324$new_n3675 ZN=$abc$71324$new_n4685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3677 A2=$abc$71324$new_n3698 A3=$abc$71324$new_n4685 ZN=$abc$71324$new_n4686
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[22] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[6] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4686 A3=$abc$71324$new_n4687 ZN=$abc$71324$new_n4688
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n3848 B=$abc$71324$new_n4688 ZN=$abc$71324$new_n4689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3939 ZN=$abc$71324$new_n4690
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n4689 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4691
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4690 B2=$abc$71324$new_n4691 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4692
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n3370 B=$abc$71324$new_n3356 ZN=$abc$71324$new_n4693
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3085 A2=$abc$71324$new_n3823 B1=$abc$71324$new_n4692 B2=$abc$71324$new_n4693 C=$abc$71324$new_n3401 ZN=$abc$71324$new_n4694
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4694 ZN=$abc$71324$new_n4695
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3849 A2=$abc$71324$new_n3920 ZN=$abc$71324$new_n4696
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ir[14] A2=$abc$71324$new_n3921 A3=$abc$71324$new_n4696 B=$abc$71324$new_n3826 ZN=$abc$71324$new_n4697
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3939 A2=$abc$71324$new_n3988 ZN=$abc$71324$new_n4698
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3989 A2=$abc$71324$new_n4698 ZN=$abc$71324$new_n4699
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n4695 A2=$abc$71324$new_n4697 B1=$abc$71324$new_n4699 B2=$abc$71324$new_n3832 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n4700
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3848 A2=$abc$71324$new_n4038 B=$abc$71324$new_n4700 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4701
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3939 B=$abc$71324$new_n4050 C=$abc$71324$new_n4701 ZN=$abc$71324$new_n4702
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3435 A2=$abc$71324$new_n4050 B=$abc$71324$new_n4053 C=$abc$71324$new_n4702 ZN=$abc$71324$new_n4703
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3433 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 C=$abc$71324$new_n4703 ZN=$abc$71324$new_n4704
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3434 A2=$abc$71324$new_n4056 B=$abc$71324$new_n4704 ZN=$abc$71324$new_n4705
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[21] A2=$abc$71324$new_n3706 B1=$abc$71324$new_n4073 B2=registers_m.operand1[5] C=$abc$71324$new_n4189 ZN=$abc$71324$new_n4706
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n3664 B=$abc$71324$new_n3667 ZN=$abc$71324$new_n4707
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3670 A2=$abc$71324$new_n4707 ZN=$abc$71324$new_n4708
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3698 A2=$abc$71324$new_n4708 ZN=$abc$71324$new_n4709
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4706 A3=$abc$71324$new_n4709 ZN=$abc$71324$new_n4710
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3987 B1=$abc$71324$new_n4315 B2=$abc$71324$new_n3851 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n4711
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4710 B2=$abc$71324$new_n4711 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4712
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n3370 B=$abc$71324$new_n3356 ZN=$abc$71324$new_n4713
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3087 A2=$abc$71324$new_n3823 B1=$abc$71324$new_n4712 B2=$abc$71324$new_n4713 C=$abc$71324$new_n3401 ZN=$abc$71324$new_n4714
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4714 ZN=$abc$71324$new_n4715
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3851 A2=$abc$71324$new_n3919 ZN=$abc$71324$new_n4716
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4716 B=$abc$71324$new_n4715 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n4717
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3985 A2=$abc$71324$new_n3986 ZN=$abc$71324$new_n4718
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4718 B=$abc$71324$new_n4717 C=$abc$71324$new_n4039 ZN=$abc$71324$new_n4719
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3851 A2=$abc$71324$new_n4039 B=$abc$71324$new_n4719 ZN=$abc$71324$new_n4720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4720 ZN=$abc$71324$new_n4721
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3986 B=$abc$71324$new_n4050 ZN=$abc$71324$new_n4722
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3850 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4721 B2=$abc$71324$new_n4722 ZN=$abc$71324$new_n4723
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3437 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4724
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4053 A2=$abc$71324$new_n4723 B=$abc$71324$new_n4724 C=$abc$71324$new_n4057 ZN=$abc$71324$new_n4725
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3438 A2=$abc$71324$new_n4056 ZN=$abc$71324$new_n4726
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4725 A2=$abc$71324$new_n4726 ZN=$abc$71324$new_n4727
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4684 A2=$abc$71324$new_n4727 ZN=$abc$71324$new_n4728
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n4502 A2=$abc$71324$new_n4560 A3=$abc$71324$new_n4705 A4=$abc$71324$new_n4728 ZN=$abc$71324$new_n4729
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$71324$new_n4471 A2=$abc$71324$new_n4527 A3=$abc$71324$new_n4652 A4=$abc$71324$new_n4729 Z=$abc$71324$new_n4730
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n4389 A2=$abc$71324$new_n4419 A3=$abc$71324$new_n4446 A4=$abc$71324$new_n4730 ZN=$abc$71324$new_n4731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4334 A2=$abc$71324$new_n4362 A3=$abc$71324$new_n4731 ZN=$abc$71324$new_n4732
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3875 A2=$abc$71324$new_n4039 ZN=$abc$71324$new_n4733
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3876 A2=$abc$71324$new_n3912 B=$abc$71324$new_n3875 ZN=$abc$71324$new_n4734
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3875 A2=$abc$71324$new_n4106 ZN=$abc$71324$new_n4735
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3643 A2=$abc$71324$new_n3646 ZN=$abc$71324$new_n4736
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3648 A2=$abc$71324$new_n4736 B=$abc$71324$new_n3699 ZN=$abc$71324$new_n4737
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4074 A2=$abc$71324$new_n4193 ZN=$abc$71324$new_n4738
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[14] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[14] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4739
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n4074 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n4740
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4739 A2=$abc$71324$new_n4740 B=$abc$71324$new_n4065 C=$abc$71324$new_n4737 ZN=$abc$71324$new_n4741
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3944 B=$abc$71324$new_n4735 C=$abc$71324$new_n3555 ZN=$abc$71324$new_n4742
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n3555 B1=$abc$71324$new_n4741 B2=$abc$71324$new_n4742 C=$abc$71324$new_n3356 ZN=$abc$71324$new_n4743
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3355 B=$abc$71324$new_n3822 ZN=$abc$71324$new_n4744
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3058 A2=$abc$71324$new_n3822 B1=$abc$71324$new_n4743 B2=$abc$71324$new_n4744 C=$abc$71324$new_n3400 ZN=$abc$71324$new_n4745
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n3400 B=$abc$71324$new_n3828 C=$abc$71324$new_n4745 ZN=$abc$71324$new_n4746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n3914 A3=$abc$71324$new_n4734 ZN=$abc$71324$new_n4747
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4747 ZN=$abc$71324$new_n4748
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4746 A2=$abc$71324$new_n4748 ZN=$abc$71324$new_n4749
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3944 A2=$abc$71324$new_n3972 B=$abc$71324$new_n3833 ZN=$abc$71324$new_n4750
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3973 A2=$abc$71324$new_n4750 B=$abc$71324$new_n4749 ZN=$abc$71324$new_n4751
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3107 A2=$abc$71324$new_n3108 ZN=$abc$71324$new_n4752
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[14] A2=$abc$71324$new_n4126 B1=$abc$71324$new_n4127 B2=$abc$71324$new_n4752 ZN=$abc$71324$new_n4753
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4124 A2=$abc$71324$new_n4753 Z=$abc$71324$new_n4754
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4121 A2=$abc$71324$new_n4751 B=$abc$71324$new_n4754 C=$abc$71324$new_n4147 ZN=$abc$71324$new_n4755
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4146 A2=$abc$71324$new_n4753 B=$abc$71324$new_n3933 ZN=$abc$71324$new_n4756
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3511 A2=$abc$71324$new_n3933 B1=$abc$71324$new_n4755 B2=$abc$71324$new_n4756 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n4757
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4733 A2=$abc$71324$new_n4757 B=$abc$71324$new_n3399 ZN=$abc$71324$new_n4758
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3944 B=$abc$71324$new_n4050 ZN=$abc$71324$new_n4759
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3458 A2=$abc$71324$new_n4050 B1=$abc$71324$new_n4758 B2=$abc$71324$new_n4759 C=$abc$71324$new_n4053 ZN=$abc$71324$new_n4760
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3456 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4057 A2=$abc$71324$new_n4761 ZN=$abc$71324$new_n4762
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3457 A2=$abc$71324$new_n4057 B1=$abc$71324$new_n4760 B2=$abc$71324$new_n4762 ZN=$abc$71324$new_n4763
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3746 A2=$abc$71324$new_n4023 ZN=$abc$71324$new_n4764
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3935 A2=$abc$71324$new_n4764 ZN=$abc$71324$new_n4765
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3970 A2=$abc$71324$new_n3971 ZN=$abc$71324$new_n4766
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4766 ZN=$abc$71324$new_n4767
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n3634 ZN=$abc$71324$new_n4768
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3636 A2=$abc$71324$new_n4768 ZN=$abc$71324$new_n4769
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3639 A2=$abc$71324$new_n4769 ZN=$abc$71324$new_n4770
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[13] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[13] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4771
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3069 A2=$abc$71324$new_n4073 B=$abc$71324$new_n4771 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n4772
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4770 B=$abc$71324$new_n4772 C=$abc$71324$new_n4064 ZN=$abc$71324$new_n4773
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3876 B=$abc$71324$new_n4065 ZN=$abc$71324$new_n4774
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3971 ZN=$abc$71324$new_n4775
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4773 A2=$abc$71324$new_n4774 B=$abc$71324$new_n4775 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n4776
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n3554 B=$abc$71324$new_n4111 C=$abc$71324$new_n4776 ZN=$abc$71324$new_n4777
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n3370 ZN=$abc$71324$new_n4778
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3059 A2=$abc$71324$new_n3370 B=$abc$71324$new_n4778 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4779
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4779 ZN=$abc$71324$new_n4780
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3876 A2=$abc$71324$new_n3912 Z=$abc$71324$new_n4781
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n4777 A2=$abc$71324$new_n4780 B1=$abc$71324$new_n4781 B2=$abc$71324$new_n3829 ZN=$abc$71324$new_n4782
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4782 B=$abc$71324$new_n4767 ZN=$abc$71324$new_n4783
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4783 ZN=$abc$71324$new_n4784
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4765 A2=$abc$71324$new_n4784 B=$abc$71324$new_n4032 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n4785
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4465 A2=$abc$71324$new_n4493 ZN=$abc$71324$new_n4786
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4437 A2=$abc$71324$new_n4786 Z=$abc$71324$new_n4787
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4044 A2=$abc$71324$new_n4787 ZN=$abc$71324$new_n4788
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4033 A2=$abc$71324$new_n4788 ZN=$abc$71324$new_n4789
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3876 A2=$abc$71324$new_n4039 ZN=$abc$71324$new_n4790
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n4785 A2=$abc$71324$new_n4789 A3=$abc$71324$new_n4790 B=$abc$71324$new_n3399 ZN=$abc$71324$new_n4791
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3971 B=$abc$71324$new_n4051 C=$abc$71324$new_n4791 ZN=$abc$71324$new_n4792
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3728 A2=$abc$71324$new_n4051 B=$abc$71324$new_n4792 ZN=$abc$71324$new_n4793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4054 A2=$abc$71324$new_n4793 ZN=$abc$71324$new_n4794
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3460 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4795
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3462 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4794 B2=$abc$71324$new_n4795 ZN=$abc$71324$new_n4796
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3885 A2=$abc$71324$new_n3909 Z=$abc$71324$new_n4797
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3599 A2=$abc$71324$new_n3629 A3=$abc$71324$new_n3630 ZN=$abc$71324$new_n4798
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3631 A2=$abc$71324$new_n3698 ZN=$abc$71324$new_n4799
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[10] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[10] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4800
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3075 A2=$abc$71324$new_n4075 B=$abc$71324$new_n4800 ZN=$abc$71324$new_n4801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4801 ZN=$abc$71324$new_n4802
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4798 A2=$abc$71324$new_n4799 B=$abc$71324$new_n4802 C=$abc$71324$new_n4064 ZN=$abc$71324$new_n4803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3884 A2=$abc$71324$new_n4064 B=$abc$71324$new_n4803 C=$abc$71324$new_n3407 ZN=$abc$71324$new_n4804
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3946 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n4805
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4804 B2=$abc$71324$new_n4805 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4806
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n3355 B=$abc$71324$new_n3822 C=$abc$71324$new_n4806 ZN=$abc$71324$new_n4807
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n3823 B=$abc$71324$new_n3401 ZN=$abc$71324$new_n4808
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n3401 B1=$abc$71324$new_n4807 B2=$abc$71324$new_n4808 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n4809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n3910 A3=$abc$71324$new_n4797 ZN=$abc$71324$new_n4810
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4809 A3=$abc$71324$new_n4810 ZN=$abc$71324$new_n4811
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n3967 ZN=$abc$71324$new_n4812
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3946 A2=$abc$71324$new_n3966 B=$abc$71324$new_n4812 ZN=$abc$71324$new_n4813
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4811 A3=$abc$71324$new_n4813 ZN=$abc$71324$new_n4814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3746 A2=$abc$71324$new_n4023 B=$abc$71324$new_n4491 ZN=$abc$71324$new_n4815
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4462 A2=$abc$71324$new_n4815 ZN=$abc$71324$new_n4816
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4816 B=$abc$71324$new_n4814 ZN=$abc$71324$new_n4817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4044 A2=$abc$71324$new_n4787 ZN=$abc$71324$new_n4818
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4492 A2=$abc$71324$new_n4818 ZN=$abc$71324$new_n4819
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n4043 A2=$abc$71324$new_n4786 B1=$abc$71324$new_n4819 B2=$abc$71324$new_n4465 C=$abc$71324$new_n4033 ZN=$abc$71324$new_n4820
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4033 A2=$abc$71324$new_n4817 B=$abc$71324$new_n4820 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n4821
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3884 A2=$abc$71324$new_n4038 B=$abc$71324$new_n4821 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4822
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3947 B=$abc$71324$new_n4050 C=$abc$71324$new_n4822 ZN=$abc$71324$new_n4823
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3472 A2=$abc$71324$new_n4050 B=$abc$71324$new_n4823 ZN=$abc$71324$new_n4824
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3470 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4825
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4053 A2=$abc$71324$new_n4824 B=$abc$71324$new_n4825 ZN=$abc$71324$new_n4826
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3471 A2=$abc$71324$new_n4056 ZN=$abc$71324$new_n4827
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4826 A2=$abc$71324$new_n4827 ZN=$abc$71324$new_n4828
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3731 A2=$abc$71324$new_n4050 ZN=$abc$71324$new_n4829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3596 A2=$abc$71324$new_n3631 ZN=$abc$71324$new_n4830
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3594 A2=$abc$71324$new_n4830 ZN=$abc$71324$new_n4831
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[11] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[11] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4832
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3073 A2=$abc$71324$new_n4073 B=$abc$71324$new_n4832 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n4833
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4831 B=$abc$71324$new_n4833 C=$abc$71324$new_n4064 ZN=$abc$71324$new_n4834
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3968 B1=$abc$71324$new_n4106 B2=$abc$71324$new_n3881 C=$abc$71324$new_n3557 ZN=$abc$71324$new_n4835
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4834 B2=$abc$71324$new_n4835 ZN=$abc$71324$new_n4836
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n3356 B=$abc$71324$new_n3823 C=$abc$71324$new_n4836 ZN=$abc$71324$new_n4837
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n3823 B=$abc$71324$new_n4837 C=$abc$71324$new_n3401 ZN=$abc$71324$new_n4838
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n3401 B=$abc$71324$new_n4838 ZN=$abc$71324$new_n4839
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3881 A2=$abc$71324$new_n3910 ZN=$abc$71324$new_n4840
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n3911 ZN=$abc$71324$new_n4841
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4839 B1=$abc$71324$new_n4840 B2=$abc$71324$new_n4841 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n4842
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n4842 ZN=$abc$71324$new_n4843
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3967 A2=$abc$71324$new_n3968 ZN=$abc$71324$new_n4844
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n3969 ZN=$abc$71324$new_n4845
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4844 A2=$abc$71324$new_n4845 B=$abc$71324$new_n3936 C=$abc$71324$new_n4843 ZN=$abc$71324$new_n4846
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4462 A2=$abc$71324$new_n4491 ZN=$abc$71324$new_n4847
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3746 A2=$abc$71324$new_n4023 B=$abc$71324$new_n4847 ZN=$abc$71324$new_n4848
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n4434 A2=$abc$71324$new_n4848 Z=$abc$71324$new_n4849
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3936 A2=$abc$71324$new_n4849 B=$abc$71324$new_n4846 C=$abc$71324$new_n4326 ZN=$abc$71324$new_n4850
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3881 A2=$abc$71324$new_n4038 ZN=$abc$71324$new_n4851
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4044 A2=$abc$71324$new_n4786 B=$abc$71324$new_n4437 ZN=$abc$71324$new_n4852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4032 A2=$abc$71324$new_n4787 A3=$abc$71324$new_n4852 ZN=$abc$71324$new_n4853
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4850 A3=$abc$71324$new_n4851 A4=$abc$71324$new_n4853 ZN=$abc$71324$new_n4854
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3968 B=$abc$71324$new_n4051 C=$abc$71324$new_n4854 ZN=$abc$71324$new_n4855
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4829 A2=$abc$71324$new_n4855 B=$abc$71324$new_n4053 ZN=$abc$71324$new_n4856
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3044 A2=$abc$71324$new_n3060 A3=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n4857
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=registers_m.operand2[11] A2=registers_m.operand1[11] A3=$abc$71324$new_n4057 B1=$abc$71324$new_n4856 B2=$abc$71324$new_n4857 ZN=$abc$71324$new_n4858
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3466 A2=$abc$71324$new_n4050 ZN=$abc$71324$new_n4859
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3877 A2=$abc$71324$new_n4038 B=$abc$71324$new_n3398 ZN=$abc$71324$new_n4860
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3632 A2=$abc$71324$new_n3633 A3=$abc$71324$new_n3635 Z=$abc$71324$new_n4861
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[12] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[12] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4862
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3636 A2=$abc$71324$new_n4861 ZN=$abc$71324$new_n4863
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3071 A2=$abc$71324$new_n4075 B=$abc$71324$new_n4862 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n4864
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4863 B=$abc$71324$new_n4864 ZN=$abc$71324$new_n4865
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3945 ZN=$abc$71324$new_n4866
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3877 A2=$abc$71324$new_n4106 B1=$abc$71324$new_n4865 B2=$abc$71324$new_n4064 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n4867
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4866 B2=$abc$71324$new_n4867 C=$abc$71324$new_n4111 ZN=$abc$71324$new_n4868
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n3370 ZN=$abc$71324$new_n4869
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n3370 B=$abc$71324$new_n4869 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4870
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4870 ZN=$abc$71324$new_n4871
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4868 A2=$abc$71324$new_n4871 ZN=$abc$71324$new_n4872
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3877 A2=$abc$71324$new_n3911 ZN=$abc$71324$new_n4873
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n4873 B=$abc$71324$new_n4872 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n4874
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3945 A2=$abc$71324$new_n3969 ZN=$abc$71324$new_n4875
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4875 B=$abc$71324$new_n4874 C=$abc$71324$new_n3933 ZN=$abc$71324$new_n4876
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4789 A2=$abc$71324$new_n4818 ZN=$abc$71324$new_n4877
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4434 A2=$abc$71324$new_n4847 ZN=$abc$71324$new_n4878
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4765 A2=$abc$71324$new_n4878 B=$abc$71324$new_n4877 C=$abc$71324$new_n4039 ZN=$abc$71324$new_n4879
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4876 A2=$abc$71324$new_n4879 B=$abc$71324$new_n4860 ZN=$abc$71324$new_n4880
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3945 B=$abc$71324$new_n4051 C=$abc$71324$new_n4880 ZN=$abc$71324$new_n4881
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4859 A2=$abc$71324$new_n4881 B=$abc$71324$new_n4053 ZN=$abc$71324$new_n4882
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3464 A2=$abc$71324$new_n4053 ZN=$abc$71324$new_n4883
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4057 A2=$abc$71324$new_n4883 ZN=$abc$71324$new_n4884
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3465 A2=$abc$71324$new_n4057 B1=$abc$71324$new_n4882 B2=$abc$71324$new_n4884 ZN=$abc$71324$new_n4885
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3963 A2=$abc$71324$new_n3965 ZN=$abc$71324$new_n4886
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3603 A2=$abc$71324$new_n3628 Z=$abc$71324$new_n4887
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[8] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[8] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n4074 ZN=$abc$71324$new_n4889
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4888 A2=$abc$71324$new_n4889 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n4890
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3698 A2=$abc$71324$new_n4887 B=$abc$71324$new_n4890 C=$abc$71324$new_n4065 ZN=$abc$71324$new_n4891
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3902 A2=$abc$71324$new_n4065 B=$abc$71324$new_n4891 C=$abc$71324$new_n3406 ZN=$abc$71324$new_n4892
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3965 B=$abc$71324$new_n3555 ZN=$abc$71324$new_n4893
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n3555 B1=$abc$71324$new_n4892 B2=$abc$71324$new_n4893 C=$abc$71324$new_n3356 ZN=$abc$71324$new_n4894
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n3355 B=$abc$71324$new_n3822 ZN=$abc$71324$new_n4895
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n3822 B1=$abc$71324$new_n4894 B2=$abc$71324$new_n4895 C=$abc$71324$new_n3400 ZN=$abc$71324$new_n4896
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n3400 B=$abc$71324$new_n3828 C=$abc$71324$new_n4896 ZN=$abc$71324$new_n4897
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3902 A2=$abc$71324$new_n3907 ZN=$abc$71324$new_n4898
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n4898 B=$abc$71324$new_n4897 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n4899
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4886 B=$abc$71324$new_n4899 C=$abc$71324$new_n3933 ZN=$abc$71324$new_n4900
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3902 A2=$abc$71324$new_n4039 B1=$abc$71324$new_n4520 B2=$abc$71324$new_n4900 C=$abc$71324$new_n3399 ZN=$abc$71324$new_n4901
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3964 B=$abc$71324$new_n4051 C=$abc$71324$new_n4901 ZN=$abc$71324$new_n4902
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3479 A2=$abc$71324$new_n4050 ZN=$abc$71324$new_n4903
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4902 A2=$abc$71324$new_n4903 B=$abc$71324$new_n4053 ZN=$abc$71324$new_n4904
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3477 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 C=$abc$71324$new_n4904 ZN=$abc$71324$new_n4905
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3478 A2=$abc$71324$new_n4056 B=$abc$71324$new_n4905 ZN=$abc$71324$new_n4906
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3887 A2=$abc$71324$new_n3908 ZN=$abc$71324$new_n4907
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.result[9] A2=$abc$71324$new_n4066 B1=$abc$71324$new_n4187 B2=registers_m.operand1[9] C=$abc$71324$new_n4738 ZN=$abc$71324$new_n4908
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n4074 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n4909
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n3600 B1=$abc$71324$new_n3603 B2=$abc$71324$new_n3628 ZN=$abc$71324$new_n4910
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3601 A2=$abc$71324$new_n4910 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n4911
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3601 A2=$abc$71324$new_n4910 B=$abc$71324$new_n4911 ZN=$abc$71324$new_n4912
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4908 A2=$abc$71324$new_n4909 B=$abc$71324$new_n4912 ZN=$abc$71324$new_n4913
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3887 A2=$abc$71324$new_n4107 B1=$abc$71324$new_n4913 B2=$abc$71324$new_n4065 C=$abc$71324$new_n3555 ZN=$abc$71324$new_n4914
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3948 B=$abc$71324$new_n4914 ZN=$abc$71324$new_n4915
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n3554 B=$abc$71324$new_n4111 C=$abc$71324$new_n4915 ZN=$abc$71324$new_n4916
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[10] I1=registers_m.operand1[8] S=$abc$71324$new_n3371 Z=$abc$71324$new_n4917
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n3401 B1=$abc$71324$new_n4917 B2=$abc$71324$new_n3356 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n4918
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3829 A2=$abc$71324$new_n4907 B1=$abc$71324$new_n4916 B2=$abc$71324$new_n4918 ZN=$abc$71324$new_n4919
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4919 ZN=$abc$71324$new_n4920
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3952 A2=$abc$71324$new_n3962 A3=$abc$71324$new_n3965 B=$abc$71324$new_n3948 ZN=$abc$71324$new_n4921
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4921 ZN=$abc$71324$new_n4922
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3966 A2=$abc$71324$new_n4922 B=$abc$71324$new_n4920 C=$abc$71324$new_n3936 ZN=$abc$71324$new_n4923
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4491 A2=$abc$71324$new_n4764 ZN=$abc$71324$new_n4924
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4493 A2=$abc$71324$new_n4818 ZN=$abc$71324$new_n4925
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3934 A2=$abc$71324$new_n4924 B=$abc$71324$new_n4923 C=$abc$71324$new_n4033 ZN=$abc$71324$new_n4926
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4033 A2=$abc$71324$new_n4925 B=$abc$71324$new_n4926 ZN=$abc$71324$new_n4927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n3887 I1=$abc$71324$new_n4927 S=$abc$71324$new_n4039 Z=$abc$71324$new_n4928
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n4928 ZN=$abc$71324$new_n4929
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3948 B=$abc$71324$new_n4051 C=$abc$71324$new_n4929 ZN=$abc$71324$new_n4930
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3475 A2=$abc$71324$new_n4051 B=$abc$71324$new_n4054 C=$abc$71324$new_n4930 ZN=$abc$71324$new_n4931
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3474 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 C=$abc$71324$new_n4931 ZN=$abc$71324$new_n4932
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand2[9] A2=registers_m.operand1[9] A3=$abc$71324$new_n4057 B=$abc$71324$new_n4932 ZN=$abc$71324$new_n4933
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4885 A2=$abc$71324$new_n4906 ZN=$abc$71324$new_n4934
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4858 A2=$abc$71324$new_n4933 ZN=$abc$71324$new_n4935
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n4226 A2=$abc$71324$new_n4763 A3=$abc$71324$new_n4796 A4=$abc$71324$new_n4935 ZN=$abc$71324$new_n4936
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4828 A2=$abc$71324$new_n4934 A3=$abc$71324$new_n4936 ZN=$abc$71324$new_n4937
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=$abc$71324$new_n4937 ZN=$abc$71324$new_n4938
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3892 A2=$abc$71324$new_n4038 ZN=$abc$71324$new_n4939
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4095 A2=$abc$71324$new_n4096 ZN=$abc$71324$new_n4940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n4066 ZN=$abc$71324$new_n4941
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3122 A2=$abc$71324$new_n4066 B=$abc$71324$new_n4075 C=$abc$71324$new_n4941 ZN=$abc$71324$new_n4942
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n4075 B=$abc$71324$new_n4078 C=$abc$71324$new_n4942 ZN=$abc$71324$new_n4943
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4078 A2=$abc$71324$new_n4940 B=$abc$71324$new_n4943 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n4944
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3609 A2=$abc$71324$new_n3625 Z=$abc$71324$new_n4945
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4945 B=$abc$71324$new_n4944 ZN=$abc$71324$new_n4946
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3953 B1=$abc$71324$new_n4107 B2=$abc$71324$new_n3892 C=$abc$71324$new_n3555 ZN=$abc$71324$new_n4947
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4064 A2=$abc$71324$new_n4946 B=$abc$71324$new_n4947 ZN=$abc$71324$new_n4948
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n3554 B=$abc$71324$new_n4111 C=$abc$71324$new_n4948 ZN=$abc$71324$new_n4949
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n3371 ZN=$abc$71324$new_n4950
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n3371 B=$abc$71324$new_n4950 C=$abc$71324$new_n3355 ZN=$abc$71324$new_n4951
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3828 A2=$abc$71324$new_n4355 ZN=$abc$71324$new_n4952
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n4951 ZN=$abc$71324$new_n4953
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4949 A2=$abc$71324$new_n4953 B=$abc$71324$new_n4952 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n4954
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4354 B=$abc$71324$new_n4954 ZN=$abc$71324$new_n4955
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4122 A2=$abc$71324$new_n4955 B=$abc$71324$new_n4633 ZN=$abc$71324$new_n4956
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4146 A2=$abc$71324$new_n4956 B=$abc$71324$new_n4638 C=$abc$71324$new_n4039 ZN=$abc$71324$new_n4957
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4939 A2=$abc$71324$new_n4957 B=$abc$71324$new_n3398 ZN=$abc$71324$new_n4958
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3953 B=$abc$71324$new_n4050 C=$abc$71324$new_n4958 ZN=$abc$71324$new_n4959
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3500 A2=$abc$71324$new_n4050 B=$abc$71324$new_n4053 C=$abc$71324$new_n4959 ZN=$abc$71324$new_n4960
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3497 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n4961
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=registers_m.operand2[6] A2=registers_m.operand1[6] A3=$abc$71324$new_n4057 B1=$abc$71324$new_n4960 B2=$abc$71324$new_n4961 ZN=$abc$71324$new_n4962
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4122 A2=$abc$71324$new_n4209 Z=$abc$71324$new_n4963
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3613 A2=$abc$71324$new_n3622 Z=$abc$71324$new_n4964
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n4066 ZN=$abc$71324$new_n4965
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3121 A2=$abc$71324$new_n4066 B=$abc$71324$new_n4075 C=$abc$71324$new_n4965 ZN=$abc$71324$new_n4966
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n4075 B=$abc$71324$new_n4078 C=$abc$71324$new_n4966 ZN=$abc$71324$new_n4967
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4087 A2=$abc$71324$new_n4094 B=$abc$71324$new_n4086 ZN=$abc$71324$new_n4968
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n4077 A2=$abc$71324$new_n4095 A3=$abc$71324$new_n4099 A4=$abc$71324$new_n4968 ZN=$abc$71324$new_n4969
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4967 A3=$abc$71324$new_n4969 ZN=$abc$71324$new_n4970
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4964 B=$abc$71324$new_n4970 ZN=$abc$71324$new_n4971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4064 A2=$abc$71324$new_n4971 ZN=$abc$71324$new_n4972
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3954 B1=$abc$71324$new_n4106 B2=$abc$71324$new_n3893 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n4973
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n3554 B1=$abc$71324$new_n4972 B2=$abc$71324$new_n4973 C=$abc$71324$new_n4111 ZN=$abc$71324$new_n4974
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n3373 B1=$abc$71324$new_n3823 B2=registers_m.operand1[4] ZN=$abc$71324$new_n4975
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n3401 ZN=$abc$71324$new_n4976
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3826 A2=$abc$71324$new_n4974 A3=$abc$71324$new_n4975 A4=$abc$71324$new_n4976 ZN=$abc$71324$new_n4977
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4364 B1=$abc$71324$new_n4381 B2=$abc$71324$new_n3828 C=$abc$71324$new_n4977 ZN=$abc$71324$new_n4978
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4121 A2=$abc$71324$new_n4978 Z=$abc$71324$new_n4979
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4147 A2=$abc$71324$new_n4963 A3=$abc$71324$new_n4979 ZN=$abc$71324$new_n4980
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4214 A2=$abc$71324$new_n4980 B=$abc$71324$new_n4038 ZN=$abc$71324$new_n4981
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3893 A2=$abc$71324$new_n4038 B=$abc$71324$new_n4981 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n4982
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3954 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n4983
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n4051 B1=$abc$71324$new_n4982 B2=$abc$71324$new_n4983 C=$abc$71324$new_n4054 ZN=$abc$71324$new_n4984
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3501 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n4985
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3503 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n4984 B2=$abc$71324$new_n4985 ZN=$abc$71324$new_n4986
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[4] A2=registers_m.operand1[4] A3=$abc$71324$new_n4057 ZN=$abc$71324$new_n4987
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[4] A2=$abc$71324$new_n4067 ZN=$abc$71324$new_n4988
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n4087 A2=$abc$71324$new_n4094 ZN=$abc$71324$new_n4989
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n4067 B=$abc$71324$new_n4075 C=$abc$71324$new_n4988 ZN=$abc$71324$new_n4990
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n4075 B=$abc$71324$new_n4078 C=$abc$71324$new_n4990 ZN=$abc$71324$new_n4991
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4078 A2=$abc$71324$new_n4989 B=$abc$71324$new_n4991 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n4992
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n3614 A2=$abc$71324$new_n3621 Z=$abc$71324$new_n4993
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n4993 B=$abc$71324$new_n4992 C=$abc$71324$new_n4064 ZN=$abc$71324$new_n4994
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3894 B=$abc$71324$new_n4065 ZN=$abc$71324$new_n4995
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3955 ZN=$abc$71324$new_n4996
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4994 A2=$abc$71324$new_n4995 B=$abc$71324$new_n4996 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n4997
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n3554 B=$abc$71324$new_n4111 C=$abc$71324$new_n4997 ZN=$abc$71324$new_n4998
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n3356 ZN=$abc$71324$new_n4999
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n3356 B=$abc$71324$new_n3370 ZN=$abc$71324$new_n5000
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3370 A2=$abc$71324$new_n4999 B=$abc$71324$new_n5000 ZN=$abc$71324$new_n5001
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n5001 ZN=$abc$71324$new_n5002
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3827 A2=$abc$71324$new_n4408 B1=$abc$71324$new_n4998 B2=$abc$71324$new_n5002 ZN=$abc$71324$new_n5003
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4411 B=$abc$71324$new_n5003 C=$abc$71324$new_n4124 ZN=$abc$71324$new_n5004
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4754 A2=$abc$71324$new_n5004 B=$abc$71324$new_n4038 ZN=$abc$71324$new_n5005
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3894 A2=$abc$71324$new_n4038 B=$abc$71324$new_n5005 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n5006
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3955 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n5007
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3512 A2=$abc$71324$new_n4051 B1=$abc$71324$new_n5006 B2=$abc$71324$new_n5007 ZN=$abc$71324$new_n5008
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3510 A2=$abc$71324$new_n4054 ZN=$abc$71324$new_n5009
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4054 A2=$abc$71324$new_n5008 B=$abc$71324$new_n5009 C=$abc$71324$new_n4056 ZN=$abc$71324$new_n5010
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4987 A2=$abc$71324$new_n5010 ZN=$abc$71324$new_n5011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[10] A2=$abc$71324$new_n4123 ZN=$abc$71324$new_n5012
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[2] A2=$abc$71324$new_n4067 ZN=$abc$71324$new_n5013
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3053 A2=$abc$71324$new_n4067 B=$abc$71324$new_n4073 C=$abc$71324$new_n5013 ZN=$abc$71324$new_n5014
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[0] A2=alu_m.sr[4] B=registers_m.operand1[1] ZN=$abc$71324$new_n5015
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3053 A2=$abc$71324$new_n5015 ZN=$abc$71324$new_n5016
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n4075 B=$abc$71324$new_n4078 C=$abc$71324$new_n5014 ZN=$abc$71324$new_n5017
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4078 A2=$abc$71324$new_n5016 B=$abc$71324$new_n5017 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n5018
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3053 A2=$abc$71324$new_n3558 A3=$abc$71324$new_n3619 ZN=$abc$71324$new_n5019
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3620 A2=$abc$71324$new_n5019 ZN=$abc$71324$new_n5020
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n5020 B=$abc$71324$new_n5018 C=$abc$71324$new_n4064 ZN=$abc$71324$new_n5021
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3406 A2=$abc$71324$new_n3956 B1=$abc$71324$new_n4106 B2=$abc$71324$new_n3896 C=$abc$71324$new_n3554 ZN=$abc$71324$new_n5022
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3053 A2=$abc$71324$new_n3554 B1=$abc$71324$new_n5021 B2=$abc$71324$new_n5022 ZN=$abc$71324$new_n5023
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n3356 ZN=$abc$71324$new_n5024
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n4999 I1=$abc$71324$new_n5024 S=$abc$71324$new_n3371 Z=$abc$71324$new_n5025
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n3401 B1=$abc$71324$new_n4111 B2=$abc$71324$new_n5023 C=$abc$71324$new_n3829 ZN=$abc$71324$new_n5026
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3827 A2=$abc$71324$new_n4462 B1=$abc$71324$new_n5025 B2=$abc$71324$new_n5026 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n5027
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3833 A2=$abc$71324$new_n4465 B=$abc$71324$new_n5027 C=$abc$71324$new_n4124 ZN=$abc$71324$new_n5028
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5012 A2=$abc$71324$new_n5028 B=$abc$71324$new_n4038 ZN=$abc$71324$new_n5029
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3896 A2=$abc$71324$new_n4038 B=$abc$71324$new_n5029 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n5030
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3399 A2=$abc$71324$new_n3956 B=$abc$71324$new_n4051 ZN=$abc$71324$new_n5031
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3493 A2=$abc$71324$new_n4051 B1=$abc$71324$new_n5030 B2=$abc$71324$new_n5031 ZN=$abc$71324$new_n5032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4054 A2=$abc$71324$new_n5032 ZN=$abc$71324$new_n5033
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3489 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n5034
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3491 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n5033 B2=$abc$71324$new_n5034 ZN=$abc$71324$new_n5035
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3359 A2=$abc$71324$new_n4072 B=alu_m.result[0] ZN=$abc$71324$new_n5036
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n4067 B1=$abc$71324$new_n4075 B2=registers_m.operand1[16] ZN=$abc$71324$new_n5037
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5036 A2=$abc$71324$new_n5037 B=$abc$71324$new_n4078 ZN=$abc$71324$new_n5038
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand1[0] A2=alu_m.sr[4] Z=$abc$71324$new_n5039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3616 ZN=$abc$71324$new_n5040
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3559 A2=$abc$71324$new_n3618 A3=$abc$71324$new_n3698 A4=$abc$71324$new_n5040 ZN=$abc$71324$new_n5041
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4078 A2=$abc$71324$new_n5039 B=$abc$71324$new_n5038 C=$abc$71324$new_n3699 ZN=$abc$71324$new_n5042
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5041 A2=$abc$71324$new_n5042 B=$abc$71324$new_n4065 ZN=$abc$71324$new_n5043
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3899 A2=$abc$71324$new_n4064 ZN=$abc$71324$new_n5044
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3050 A2=$abc$71324$new_n3554 B=$abc$71324$new_n5024 ZN=$abc$71324$new_n5045
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3557 A2=$abc$71324$new_n5043 A3=$abc$71324$new_n5044 B=$abc$71324$new_n5045 ZN=$abc$71324$new_n5046
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=alu_m.sr[4] A2=registers_m.decoder_alu_reg[11] B1=$abc$71324$new_n3390 B2=registers_m.decoder_alu_reg[10] C=$abc$71324$new_n3823 ZN=$abc$71324$new_n5047
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3823 A2=$abc$71324$new_n5046 B=$abc$71324$new_n5047 ZN=$abc$71324$new_n5048
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3050 A2=$abc$71324$new_n3400 B=$abc$71324$new_n3826 ZN=$abc$71324$new_n5049
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3400 A2=$abc$71324$new_n5048 B=$abc$71324$new_n5049 ZN=$abc$71324$new_n5050
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3826 A2=$abc$71324$new_n4519 ZN=$abc$71324$new_n5051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4124 A2=$abc$71324$new_n5050 A3=$abc$71324$new_n5051 ZN=$abc$71324$new_n5052
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n4038 A3=$abc$71324$new_n4050 ZN=$abc$71324$new_n5053
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[8] A2=$abc$71324$new_n4124 B=$abc$71324$new_n5052 C=$abc$71324$new_n5053 ZN=$abc$71324$new_n5054
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3899 A2=$abc$71324$new_n5053 B=$abc$71324$new_n5054 C=$abc$71324$new_n4054 ZN=$abc$71324$new_n5055
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3487 A2=$abc$71324$new_n4053 B=$abc$71324$new_n4056 ZN=$abc$71324$new_n5056
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3897 A2=$abc$71324$new_n4056 B1=$abc$71324$new_n5055 B2=$abc$71324$new_n5056 ZN=$abc$71324$new_n5057
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3036 A2=registers_m.operand1[0] A3=$abc$71324$new_n3486 ZN=$abc$71324$new_n5058
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3750 A2=$abc$71324$new_n5058 Z=$abc$71324$new_n5059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[1] A2=$abc$71324$new_n4067 ZN=$abc$71324$new_n5060
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3051 A2=$abc$71324$new_n4067 B=$abc$71324$new_n4073 C=$abc$71324$new_n5060 ZN=$abc$71324$new_n5061
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n4075 B=$abc$71324$new_n4078 C=$abc$71324$new_n5061 ZN=$abc$71324$new_n5062
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[0] A2=registers_m.operand1[1] ZN=$abc$71324$new_n5063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[1] I1=$abc$71324$new_n5063 S=$abc$71324$new_n3096 Z=$abc$71324$new_n5064
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4077 A2=$abc$71324$new_n4094 A3=$abc$71324$new_n5064 ZN=$abc$71324$new_n5065
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5062 A2=$abc$71324$new_n5065 ZN=$abc$71324$new_n5066
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n5066 ZN=$abc$71324$new_n5067
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3051 A2=$abc$71324$new_n3558 A3=$abc$71324$new_n3617 B=$abc$71324$new_n3698 ZN=$abc$71324$new_n5068
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3619 A2=$abc$71324$new_n5068 B=$abc$71324$new_n5067 C=$abc$71324$new_n4064 ZN=$abc$71324$new_n5069
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3485 A2=$abc$71324$new_n3487 ZN=$abc$71324$new_n5070
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4106 A2=$abc$71324$new_n5059 B=$abc$71324$new_n3554 ZN=$abc$71324$new_n5071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n5070 B=$abc$71324$new_n5071 C=$abc$71324$new_n5069 ZN=$abc$71324$new_n5072
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3051 A2=$abc$71324$new_n3555 B=$abc$71324$new_n4110 C=$abc$71324$new_n5072 ZN=$abc$71324$new_n5073
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3053 A2=$abc$71324$new_n3371 ZN=$abc$71324$new_n5074
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3371 B=$abc$71324$new_n5074 C=$abc$71324$new_n3356 ZN=$abc$71324$new_n5075
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n3401 B=$abc$71324$new_n3829 C=$abc$71324$new_n5073 ZN=$abc$71324$new_n5076
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3827 A2=$abc$71324$new_n4491 B1=$abc$71324$new_n5075 B2=$abc$71324$new_n5076 C=$abc$71324$new_n3833 ZN=$abc$71324$new_n5077
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4492 B=$abc$71324$new_n4123 ZN=$abc$71324$new_n5078
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=alu_m.result[9] A2=$abc$71324$new_n4123 B1=$abc$71324$new_n5077 B2=$abc$71324$new_n5078 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n5079
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4038 A2=$abc$71324$new_n5059 B=$abc$71324$new_n5079 C=$abc$71324$new_n3398 ZN=$abc$71324$new_n5080
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n5070 B=$abc$71324$new_n5080 C=$abc$71324$new_n4050 ZN=$abc$71324$new_n5081
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3486 A2=$abc$71324$new_n4050 B=$abc$71324$new_n4053 C=$abc$71324$new_n5081 ZN=$abc$71324$new_n5082
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3484 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 ZN=$abc$71324$new_n5083
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=registers_m.operand2[1] A2=registers_m.operand1[1] A3=$abc$71324$new_n4057 B1=$abc$71324$new_n5082 B2=$abc$71324$new_n5083 ZN=$abc$71324$new_n5084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3480 A2=$abc$71324$new_n4056 ZN=$abc$71324$new_n5085
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3895 A2=$abc$71324$new_n4039 B=$abc$71324$new_n3399 ZN=$abc$71324$new_n5086
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3615 A2=$abc$71324$new_n3620 ZN=$abc$71324$new_n5087
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[3] A2=$abc$71324$new_n4067 ZN=$abc$71324$new_n5088
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3052 A2=$abc$71324$new_n4067 B=$abc$71324$new_n4075 C=$abc$71324$new_n5088 ZN=$abc$71324$new_n5089
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n4075 B=$abc$71324$new_n4078 C=$abc$71324$new_n5089 ZN=$abc$71324$new_n5090
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4082 A2=$abc$71324$new_n4090 ZN=$abc$71324$new_n5091
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4093 A2=$abc$71324$new_n5091 B=$abc$71324$new_n4094 C=$abc$71324$new_n4077 ZN=$abc$71324$new_n5092
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5090 A2=$abc$71324$new_n5092 ZN=$abc$71324$new_n5093
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3621 A2=$abc$71324$new_n3699 A3=$abc$71324$new_n5087 B=$abc$71324$new_n4064 ZN=$abc$71324$new_n5094
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3699 A2=$abc$71324$new_n5093 B=$abc$71324$new_n5094 ZN=$abc$71324$new_n5095
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3407 A2=$abc$71324$new_n3959 B1=$abc$71324$new_n4107 B2=$abc$71324$new_n3895 C=$abc$71324$new_n3555 ZN=$abc$71324$new_n5096
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5095 A2=$abc$71324$new_n5096 ZN=$abc$71324$new_n5097
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n3554 B=$abc$71324$new_n4111 C=$abc$71324$new_n5097 ZN=$abc$71324$new_n5098
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n3373 B1=$abc$71324$new_n3823 B2=registers_m.operand1[2] C=$abc$71324$new_n3829 ZN=$abc$71324$new_n5099
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3052 A2=$abc$71324$new_n3400 B=$abc$71324$new_n5098 C=$abc$71324$new_n5099 ZN=$abc$71324$new_n5100
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3826 A2=$abc$71324$new_n4434 B=$abc$71324$new_n5100 C=$abc$71324$new_n3832 ZN=$abc$71324$new_n5101
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3832 A2=$abc$71324$new_n4437 B=$abc$71324$new_n5101 C=$abc$71324$new_n4123 ZN=$abc$71324$new_n5102
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=alu_m.result[11] A2=$abc$71324$new_n4123 B=$abc$71324$new_n5102 C=$abc$71324$new_n4038 ZN=$abc$71324$new_n5103
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3398 A2=$abc$71324$new_n3959 ZN=$abc$71324$new_n5104
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n5086 A2=$abc$71324$new_n5103 B=$abc$71324$new_n5104 C=$abc$71324$new_n4051 ZN=$abc$71324$new_n5105
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3483 A2=$abc$71324$new_n4051 B=$abc$71324$new_n4054 C=$abc$71324$new_n5105 ZN=$abc$71324$new_n5106
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3481 A2=$abc$71324$new_n4054 B=$abc$71324$new_n4057 C=$abc$71324$new_n5106 ZN=$abc$71324$new_n5107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5085 A2=$abc$71324$new_n5107 ZN=$abc$71324$new_n5108
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3123 A2=$abc$71324$new_n3306 A3=$abc$71324$new_n3367 B=$abc$71324$new_n3360 ZN=$abc$71324$new_n5109
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3101 A2=registers_m.ir[11] A3=$abc$71324$new_n3702 B=$abc$71324$new_n4302 ZN=$abc$71324$new_n5110
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.sr[2] A2=$abc$71324$new_n5110 B=$abc$71324$new_n5109 ZN=$abc$71324$new_n5111
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4306 A2=$abc$71324$new_n5111 ZN=$abc$71324$new_n5112
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n5057 A2=$abc$71324$new_n5084 A3=$abc$71324$new_n5108 A4=$abc$71324$new_n5112 ZN=$abc$71324$new_n5113
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n4986 A2=$abc$71324$new_n5011 A3=$abc$71324$new_n5035 A4=$abc$71324$new_n5113 ZN=$abc$71324$new_n5114
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n4181 A2=$abc$71324$new_n4938 A3=$abc$71324$new_n4962 A4=$abc$71324$new_n5114 ZN=$abc$71324$new_n5115
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3391 A2=$abc$71324$new_n4732 B=$abc$71324$new_n5115 C=$abc$71324$new_n4061 ZN=$abc$71324$new_n5116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5117
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[0] A2=alu_m.muls.b[1] A3=alu_m.muls.a[16] Z=$abc$71324$new_n5118
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5119
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.muls.b[0] A2=alu_m.muls.b[1] B=alu_m.muls.a[16] ZN=$abc$71324$new_n5120
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5118 A2=$abc$71324$new_n5120 ZN=$abc$71324$new_n5121
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.b[2] A2=$abc$71324$new_n5118 Z=$abc$71324$new_n5122
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=$abc$71324$new_n5118 ZN=$abc$71324$new_n5123
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5124
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5124 ZN=$abc$71324$new_n5125
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5126
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[3] A2=alu_m.muls.b[4] A3=alu_m.muls.a[16] Z=$abc$71324$new_n5127
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.muls.b[3] A2=alu_m.muls.b[4] B=alu_m.muls.a[16] ZN=$abc$71324$new_n5128
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5127 A2=$abc$71324$new_n5128 ZN=$abc$71324$new_n5129
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5124 A2=$abc$71324$new_n5129 ZN=$abc$71324$new_n5130
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5125 A2=$abc$71324$new_n5129 ZN=$abc$71324$new_n5131
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5123 A2=$abc$71324$new_n5131 ZN=$abc$71324$new_n5132
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5122 A2=$abc$71324$new_n5130 ZN=$abc$71324$new_n5133
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5119 A2=$abc$71324$new_n5120 B=$abc$71324$new_n5122 ZN=$abc$71324$new_n5134
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5122 A2=$abc$71324$new_n5130 A3=$abc$71324$new_n5134 ZN=$abc$71324$new_n5135
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5132 A2=$abc$71324$new_n5135 ZN=$abc$71324$new_n5136
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5125 A2=$abc$71324$new_n5129 B=$abc$71324$new_n5127 ZN=$abc$71324$new_n5137
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5137 ZN=$abc$71324$new_n5138
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5139
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5140
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[6] A2=alu_m.muls.b[7] A3=alu_m.muls.a[16] ZN=$abc$71324$new_n5141
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5141 ZN=$abc$71324$new_n5142
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5139 A2=$abc$71324$new_n5140 B=$abc$71324$new_n5142 ZN=$abc$71324$new_n5143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5144
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[16] A3=$abc$71324$new_n5143 ZN=$abc$71324$new_n5145
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5143 A2=$abc$71324$new_n5144 Z=$abc$71324$new_n5146
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5137 A2=$abc$71324$new_n5146 ZN=$abc$71324$new_n5147
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5138 A2=$abc$71324$new_n5146 ZN=$abc$71324$new_n5148
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5141 A2=$abc$71324$new_n5145 Z=$abc$71324$new_n5149
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5149 ZN=$abc$71324$new_n5150
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5148 A2=$abc$71324$new_n5149 ZN=$abc$71324$new_n5151
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5151 Z=$abc$71324$new_n5152
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5132 A2=$abc$71324$new_n5151 Z=$abc$71324$new_n5153
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5132 A2=$abc$71324$new_n5136 A3=$abc$71324$new_n5151 ZN=$abc$71324$new_n5154
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5153 A2=$abc$71324$new_n5154 ZN=$abc$71324$new_n5155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[9] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5156
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[9] A2=alu_m.muls.b[10] A3=alu_m.muls.a[16] Z=$abc$71324$new_n5157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[9] A2=alu_m.muls.b[10] A3=alu_m.muls.a[16] ZN=$abc$71324$new_n5158
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[10] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5159
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[15] A2=$abc$71324$new_n5157 ZN=$abc$71324$new_n5160
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[11] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5161
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5156 A2=$abc$71324$new_n5159 ZN=$abc$71324$new_n5162
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5160 A2=$abc$71324$new_n5162 ZN=$abc$71324$new_n5163
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5161 A2=$abc$71324$new_n5163 B=$abc$71324$new_n5160 ZN=$abc$71324$new_n5164
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[11] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5165
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.muls.b[9] A2=alu_m.muls.b[10] B=alu_m.muls.a[16] ZN=$abc$71324$new_n5166
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5157 A2=$abc$71324$new_n5166 ZN=$abc$71324$new_n5167
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5157 A2=$abc$71324$new_n5165 A3=$abc$71324$new_n5166 ZN=$abc$71324$new_n5168
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5165 A2=$abc$71324$new_n5167 ZN=$abc$71324$new_n5169
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[12] A2=alu_m.muls.b[14] Z=$abc$71324$new_n5170
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[13] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[12] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5172
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5171 A2=$abc$71324$new_n5172 ZN=$abc$71324$new_n5173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[12] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[13] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5175
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5171 A2=$abc$71324$new_n5172 ZN=$abc$71324$new_n5176
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5170 A2=$abc$71324$new_n5171 A3=$abc$71324$new_n5172 Z=$abc$71324$new_n5177
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5164 A2=$abc$71324$new_n5169 Z=$abc$71324$new_n5178
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5177 A2=$abc$71324$new_n5178 Z=$abc$71324$new_n5179
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5164 A2=$abc$71324$new_n5169 B=$abc$71324$new_n5179 ZN=$abc$71324$new_n5180
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5180 ZN=$abc$71324$new_n5181
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5148 A2=$abc$71324$new_n5150 B=$abc$71324$new_n5147 ZN=$abc$71324$new_n5182
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[13] A2=alu_m.muls.b[14] Z=$abc$71324$new_n5183
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[12] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5184
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5175 A2=$abc$71324$new_n5184 ZN=$abc$71324$new_n5185
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[13] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5186
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5172 A2=$abc$71324$new_n5186 ZN=$abc$71324$new_n5187
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5172 A2=$abc$71324$new_n5186 B=$abc$71324$new_n5185 ZN=$abc$71324$new_n5188
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5183 A2=$abc$71324$new_n5188 ZN=$abc$71324$new_n5189
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5157 A2=$abc$71324$new_n5168 ZN=$abc$71324$new_n5190
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5190 ZN=$abc$71324$new_n5191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[11] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5192
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[11] A2=alu_m.muls.a[16] A3=$abc$71324$new_n5167 ZN=$abc$71324$new_n5193
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5167 A2=$abc$71324$new_n5192 Z=$abc$71324$new_n5194
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5190 A2=$abc$71324$new_n5194 Z=$abc$71324$new_n5195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5190 A2=$abc$71324$new_n5194 ZN=$abc$71324$new_n5196
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5195 A2=$abc$71324$new_n5196 ZN=$abc$71324$new_n5197
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n5189 A2=$abc$71324$new_n5195 A3=$abc$71324$new_n5196 ZN=$abc$71324$new_n5198
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5189 A2=$abc$71324$new_n5197 Z=$abc$71324$new_n5199
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5199 Z=$abc$71324$new_n5200
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5181 A2=$abc$71324$new_n5200 ZN=$abc$71324$new_n5201
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5180 A2=$abc$71324$new_n5200 ZN=$abc$71324$new_n5202
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5202 B=$abc$71324$new_n5153 ZN=$abc$71324$new_n5203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5195 A2=$abc$71324$new_n5198 ZN=$abc$71324$new_n5204
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[14] A2=alu_m.muls.b[14] Z=$abc$71324$new_n5205
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[12] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5206
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5186 A2=$abc$71324$new_n5206 ZN=$abc$71324$new_n5207
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[12] A2=alu_m.muls.b[13] A3=alu_m.muls.a[16] Z=$abc$71324$new_n5208
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[12] A2=alu_m.muls.b[13] A3=alu_m.muls.a[16] ZN=$abc$71324$new_n5209
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5186 A2=$abc$71324$new_n5205 A3=$abc$71324$new_n5206 Z=$abc$71324$new_n5210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.muls.b[11] A2=$abc$71324$new_n5158 B1=$abc$71324$new_n5191 B2=$abc$71324$new_n5194 C=$abc$71324$new_n5193 ZN=$abc$71324$new_n5211
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5211 ZN=$abc$71324$new_n5212
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5210 A2=$abc$71324$new_n5211 ZN=$abc$71324$new_n5213
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5210 A2=$abc$71324$new_n5211 ZN=$abc$71324$new_n5214
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5214 Z=$abc$71324$new_n5215
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5204 A2=$abc$71324$new_n5215 ZN=$abc$71324$new_n5216
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5204 A2=$abc$71324$new_n5215 ZN=$abc$71324$new_n5217
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5153 A2=$abc$71324$new_n5154 A3=$abc$71324$new_n5217 ZN=$abc$71324$new_n5218
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5217 Z=$abc$71324$new_n5219
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5203 A2=$abc$71324$new_n5219 ZN=$abc$71324$new_n5220
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[11] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5221
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[12] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5222
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5221 A2=$abc$71324$new_n5222 Z=$abc$71324$new_n5223
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5221 A2=$abc$71324$new_n5222 Z=$abc$71324$new_n5224
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5170 A2=$abc$71324$new_n5173 B=$abc$71324$new_n5176 ZN=$abc$71324$new_n5225
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5225 ZN=$abc$71324$new_n5226
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[10] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5227
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[11] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5228
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5227 A2=$abc$71324$new_n5228 Z=$abc$71324$new_n5229
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5224 A2=$abc$71324$new_n5225 Z=$abc$71324$new_n5230
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5229 A2=$abc$71324$new_n5230 ZN=$abc$71324$new_n5231
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5224 A2=$abc$71324$new_n5226 B=$abc$71324$new_n5231 ZN=$abc$71324$new_n5232
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[12] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[13] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5234
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5233 A2=$abc$71324$new_n5234 Z=$abc$71324$new_n5235
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5233 A2=$abc$71324$new_n5234 Z=$abc$71324$new_n5236
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5183 A2=$abc$71324$new_n5185 B=$abc$71324$new_n5187 ZN=$abc$71324$new_n5237
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5237 ZN=$abc$71324$new_n5238
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5236 A2=$abc$71324$new_n5237 Z=$abc$71324$new_n5239
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5223 A2=$abc$71324$new_n5239 ZN=$abc$71324$new_n5240
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5223 A2=$abc$71324$new_n5239 ZN=$abc$71324$new_n5241
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5241 ZN=$abc$71324$new_n5242
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5199 B=$abc$71324$new_n5201 ZN=$abc$71324$new_n5243
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5242 A2=$abc$71324$new_n5243 ZN=$abc$71324$new_n5244
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5242 A2=$abc$71324$new_n5243 ZN=$abc$71324$new_n5245
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5232 A2=$abc$71324$new_n5245 Z=$abc$71324$new_n5246
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5203 A2=$abc$71324$new_n5219 Z=$abc$71324$new_n5247
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5246 A2=$abc$71324$new_n5247 B=$abc$71324$new_n5220 ZN=$abc$71324$new_n5248
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5236 A2=$abc$71324$new_n5238 B=$abc$71324$new_n5240 ZN=$abc$71324$new_n5249
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[13] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5250
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[14] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5251
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5250 A2=$abc$71324$new_n5251 Z=$abc$71324$new_n5252
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5250 A2=$abc$71324$new_n5251 Z=$abc$71324$new_n5253
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n5205 A2=$abc$71324$new_n5207 B1=$abc$71324$new_n5208 B2=alu_m.muls.a[15] ZN=$abc$71324$new_n5254
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5254 ZN=$abc$71324$new_n5255
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5253 A2=$abc$71324$new_n5254 Z=$abc$71324$new_n5256
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5235 A2=$abc$71324$new_n5256 ZN=$abc$71324$new_n5257
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5235 A2=$abc$71324$new_n5256 ZN=$abc$71324$new_n5258
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5258 ZN=$abc$71324$new_n5259
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5214 B=$abc$71324$new_n5216 ZN=$abc$71324$new_n5260
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5259 A2=$abc$71324$new_n5260 ZN=$abc$71324$new_n5261
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5259 A2=$abc$71324$new_n5260 ZN=$abc$71324$new_n5262
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5249 A2=$abc$71324$new_n5262 ZN=$abc$71324$new_n5263
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5153 A2=$abc$71324$new_n5218 ZN=$abc$71324$new_n5264
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5195 A2=$abc$71324$new_n5213 ZN=$abc$71324$new_n5265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[14] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5266
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.muls.b[12] A2=alu_m.muls.b[13] B=alu_m.muls.a[16] ZN=$abc$71324$new_n5267
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5208 A2=$abc$71324$new_n5267 ZN=$abc$71324$new_n5268
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5266 A2=$abc$71324$new_n5268 ZN=$abc$71324$new_n5269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5211 A2=$abc$71324$new_n5269 ZN=$abc$71324$new_n5270
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5211 A2=$abc$71324$new_n5269 ZN=$abc$71324$new_n5271
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5271 ZN=$abc$71324$new_n5272
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5272 ZN=$abc$71324$new_n5273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5265 A2=$abc$71324$new_n5273 ZN=$abc$71324$new_n5274
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5265 A2=$abc$71324$new_n5272 ZN=$abc$71324$new_n5275
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5275 ZN=$abc$71324$new_n5276
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5264 A2=$abc$71324$new_n5276 ZN=$abc$71324$new_n5277
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5263 A2=$abc$71324$new_n5277 Z=$abc$71324$new_n5278
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5263 A2=$abc$71324$new_n5277 ZN=$abc$71324$new_n5279
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5278 A2=$abc$71324$new_n5279 ZN=$abc$71324$new_n5280
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5248 A2=$abc$71324$new_n5280 ZN=$abc$71324$new_n5281
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5232 A2=$abc$71324$new_n5245 B=$abc$71324$new_n5244 ZN=$abc$71324$new_n5282
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5248 A2=$abc$71324$new_n5280 ZN=$abc$71324$new_n5283
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5282 A2=$abc$71324$new_n5283 B=$abc$71324$new_n5281 ZN=$abc$71324$new_n5284
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5249 A2=$abc$71324$new_n5262 B=$abc$71324$new_n5261 ZN=$abc$71324$new_n5285
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5285 ZN=$abc$71324$new_n5286
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5264 A2=$abc$71324$new_n5276 B=$abc$71324$new_n5278 ZN=$abc$71324$new_n5287
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5253 A2=$abc$71324$new_n5255 B=$abc$71324$new_n5257 ZN=$abc$71324$new_n5288
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[14] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5289
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[15] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5290
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5289 A2=$abc$71324$new_n5290 Z=$abc$71324$new_n5291
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5289 A2=$abc$71324$new_n5290 Z=$abc$71324$new_n5292
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5266 A2=$abc$71324$new_n5267 B=$abc$71324$new_n5209 ZN=$abc$71324$new_n5293
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5292 A2=$abc$71324$new_n5293 ZN=$abc$71324$new_n5294
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5292 A2=$abc$71324$new_n5293 ZN=$abc$71324$new_n5295
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5252 A2=$abc$71324$new_n5292 A3=$abc$71324$new_n5293 Z=$abc$71324$new_n5296
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5296 ZN=$abc$71324$new_n5297
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5271 B=$abc$71324$new_n5274 ZN=$abc$71324$new_n5298
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5297 A2=$abc$71324$new_n5298 ZN=$abc$71324$new_n5299
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5297 A2=$abc$71324$new_n5298 ZN=$abc$71324$new_n5300
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5288 A2=$abc$71324$new_n5300 ZN=$abc$71324$new_n5301
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5275 B=$abc$71324$new_n5153 ZN=$abc$71324$new_n5302
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5195 A2=$abc$71324$new_n5270 ZN=$abc$71324$new_n5303
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[14] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n5304
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5268 A2=$abc$71324$new_n5304 Z=$abc$71324$new_n5305
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5211 A2=$abc$71324$new_n5305 Z=$abc$71324$new_n5306
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5306 ZN=$abc$71324$new_n5307
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5307 ZN=$abc$71324$new_n5308
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5303 A2=$abc$71324$new_n5308 ZN=$abc$71324$new_n5309
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5303 A2=$abc$71324$new_n5307 ZN=$abc$71324$new_n5310
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5310 ZN=$abc$71324$new_n5311
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5302 A2=$abc$71324$new_n5311 ZN=$abc$71324$new_n5312
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5302 A2=$abc$71324$new_n5311 ZN=$abc$71324$new_n5313
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5301 A2=$abc$71324$new_n5313 ZN=$abc$71324$new_n5314
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5301 A2=$abc$71324$new_n5313 Z=$abc$71324$new_n5315
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5287 A2=$abc$71324$new_n5315 ZN=$abc$71324$new_n5316
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5287 A2=$abc$71324$new_n5315 ZN=$abc$71324$new_n5317
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5286 A2=$abc$71324$new_n5317 ZN=$abc$71324$new_n5318
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5284 A2=$abc$71324$new_n5318 Z=$abc$71324$new_n5319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[9] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5320
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5159 A2=$abc$71324$new_n5320 ZN=$abc$71324$new_n5321
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[11] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5322
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[10] A2=alu_m.muls.a[14] B1=alu_m.muls.a[15] B2=alu_m.muls.b[9] ZN=$abc$71324$new_n5323
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5321 A2=$abc$71324$new_n5323 Z=$abc$71324$new_n5324
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5322 A2=$abc$71324$new_n5324 ZN=$abc$71324$new_n5325
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5161 A2=$abc$71324$new_n5163 Z=$abc$71324$new_n5326
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5321 A2=$abc$71324$new_n5325 B=$abc$71324$new_n5326 ZN=$abc$71324$new_n5327
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[11] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5328
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[12] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5329
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[12] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5330
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5174 A2=$abc$71324$new_n5329 Z=$abc$71324$new_n5331
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5174 A2=$abc$71324$new_n5329 Z=$abc$71324$new_n5332
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[11] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5332 ZN=$abc$71324$new_n5333
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5328 A2=$abc$71324$new_n5332 Z=$abc$71324$new_n5334
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5321 A2=$abc$71324$new_n5325 A3=$abc$71324$new_n5326 Z=$abc$71324$new_n5335
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5327 A2=$abc$71324$new_n5335 ZN=$abc$71324$new_n5336
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5334 A2=$abc$71324$new_n5336 B=$abc$71324$new_n5327 ZN=$abc$71324$new_n5337
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5177 A2=$abc$71324$new_n5178 ZN=$abc$71324$new_n5338
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5179 A2=$abc$71324$new_n5338 ZN=$abc$71324$new_n5339
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5339 ZN=$abc$71324$new_n5340
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5337 A2=$abc$71324$new_n5340 ZN=$abc$71324$new_n5341
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5337 A2=$abc$71324$new_n5340 ZN=$abc$71324$new_n5342
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5342 ZN=$abc$71324$new_n5343
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5343 B=$abc$71324$new_n5153 ZN=$abc$71324$new_n5344
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5202 ZN=$abc$71324$new_n5345
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5344 A2=$abc$71324$new_n5345 ZN=$abc$71324$new_n5346
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5227 A2=$abc$71324$new_n5228 Z=$abc$71324$new_n5347
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5331 A2=$abc$71324$new_n5333 Z=$abc$71324$new_n5348
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5348 ZN=$abc$71324$new_n5349
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[9] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5350
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5351
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5350 A2=$abc$71324$new_n5351 Z=$abc$71324$new_n5352
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5347 A2=$abc$71324$new_n5348 Z=$abc$71324$new_n5353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5352 A2=$abc$71324$new_n5353 ZN=$abc$71324$new_n5354
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5347 A2=$abc$71324$new_n5349 B=$abc$71324$new_n5354 ZN=$abc$71324$new_n5355
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5229 A2=$abc$71324$new_n5230 Z=$abc$71324$new_n5356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n5179 A2=$abc$71324$new_n5182 A3=$abc$71324$new_n5338 B=$abc$71324$new_n5341 ZN=$abc$71324$new_n5357
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5356 A2=$abc$71324$new_n5357 ZN=$abc$71324$new_n5358
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5356 A2=$abc$71324$new_n5357 ZN=$abc$71324$new_n5359
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5355 A2=$abc$71324$new_n5356 A3=$abc$71324$new_n5357 ZN=$abc$71324$new_n5360
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5344 A2=$abc$71324$new_n5345 Z=$abc$71324$new_n5361
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5360 A2=$abc$71324$new_n5361 B=$abc$71324$new_n5346 ZN=$abc$71324$new_n5362
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5362 ZN=$abc$71324$new_n5363
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5246 A2=$abc$71324$new_n5247 Z=$abc$71324$new_n5364
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5363 A2=$abc$71324$new_n5364 ZN=$abc$71324$new_n5365
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5355 A2=$abc$71324$new_n5359 B=$abc$71324$new_n5358 ZN=$abc$71324$new_n5366
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5366 ZN=$abc$71324$new_n5367
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5362 A2=$abc$71324$new_n5364 Z=$abc$71324$new_n5368
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5367 A2=$abc$71324$new_n5368 B=$abc$71324$new_n5365 ZN=$abc$71324$new_n5369
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5369 ZN=$abc$71324$new_n5370
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5248 A2=$abc$71324$new_n5280 A3=$abc$71324$new_n5282 ZN=$abc$71324$new_n5371
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5370 A2=$abc$71324$new_n5371 ZN=$abc$71324$new_n5372
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5373
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[15] A3=$abc$71324$new_n5143 ZN=$abc$71324$new_n5374
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5141 A2=$abc$71324$new_n5374 Z=$abc$71324$new_n5375
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5375 ZN=$abc$71324$new_n5376
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5148 A2=$abc$71324$new_n5375 ZN=$abc$71324$new_n5377
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5377 ZN=$abc$71324$new_n5378
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5133 A2=$abc$71324$new_n5378 ZN=$abc$71324$new_n5379
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[10] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5380
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[9] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5381
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5320 A2=$abc$71324$new_n5380 ZN=$abc$71324$new_n5382
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[11] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5383
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5320 A2=$abc$71324$new_n5380 ZN=$abc$71324$new_n5384
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5383 A2=$abc$71324$new_n5384 ZN=$abc$71324$new_n5385
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5322 A2=$abc$71324$new_n5324 Z=$abc$71324$new_n5386
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5382 A2=$abc$71324$new_n5385 B=$abc$71324$new_n5386 ZN=$abc$71324$new_n5387
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5388
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[11] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[11] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5390
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5330 A2=$abc$71324$new_n5389 Z=$abc$71324$new_n5391
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5330 A2=$abc$71324$new_n5389 Z=$abc$71324$new_n5392
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5392 ZN=$abc$71324$new_n5393
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5388 A2=$abc$71324$new_n5392 Z=$abc$71324$new_n5394
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5382 A2=$abc$71324$new_n5385 A3=$abc$71324$new_n5386 Z=$abc$71324$new_n5395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5387 A2=$abc$71324$new_n5395 ZN=$abc$71324$new_n5396
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5394 A2=$abc$71324$new_n5396 B=$abc$71324$new_n5387 ZN=$abc$71324$new_n5397
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5334 A2=$abc$71324$new_n5336 ZN=$abc$71324$new_n5398
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5148 A2=$abc$71324$new_n5376 B=$abc$71324$new_n5147 ZN=$abc$71324$new_n5399
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5398 A2=$abc$71324$new_n5399 ZN=$abc$71324$new_n5400
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5398 A2=$abc$71324$new_n5399 ZN=$abc$71324$new_n5401
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5397 A2=$abc$71324$new_n5398 A3=$abc$71324$new_n5399 Z=$abc$71324$new_n5402
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5152 A2=$abc$71324$new_n5379 Z=$abc$71324$new_n5403
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5402 A2=$abc$71324$new_n5403 Z=$abc$71324$new_n5404
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5152 A2=$abc$71324$new_n5379 B=$abc$71324$new_n5404 ZN=$abc$71324$new_n5405
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5342 Z=$abc$71324$new_n5406
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5405 A2=$abc$71324$new_n5406 ZN=$abc$71324$new_n5407
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5350 A2=$abc$71324$new_n5351 Z=$abc$71324$new_n5408
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5391 A2=$abc$71324$new_n5393 Z=$abc$71324$new_n5409
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5409 ZN=$abc$71324$new_n5410
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[8] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5411
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5412
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5411 A2=$abc$71324$new_n5412 Z=$abc$71324$new_n5413
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5408 A2=$abc$71324$new_n5409 Z=$abc$71324$new_n5414
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5413 A2=$abc$71324$new_n5414 ZN=$abc$71324$new_n5415
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5408 A2=$abc$71324$new_n5410 B=$abc$71324$new_n5415 ZN=$abc$71324$new_n5416
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5352 A2=$abc$71324$new_n5353 Z=$abc$71324$new_n5417
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5397 A2=$abc$71324$new_n5401 B=$abc$71324$new_n5400 ZN=$abc$71324$new_n5418
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5418 ZN=$abc$71324$new_n5419
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5417 A2=$abc$71324$new_n5419 ZN=$abc$71324$new_n5420
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5417 A2=$abc$71324$new_n5419 ZN=$abc$71324$new_n5421
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5416 A2=$abc$71324$new_n5417 A3=$abc$71324$new_n5418 ZN=$abc$71324$new_n5422
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5422 ZN=$abc$71324$new_n5423
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5405 A2=$abc$71324$new_n5406 Z=$abc$71324$new_n5424
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5423 A2=$abc$71324$new_n5424 B=$abc$71324$new_n5407 ZN=$abc$71324$new_n5425
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5425 ZN=$abc$71324$new_n5426
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5360 A2=$abc$71324$new_n5361 Z=$abc$71324$new_n5427
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5416 A2=$abc$71324$new_n5421 B=$abc$71324$new_n5420 ZN=$abc$71324$new_n5428
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5425 A2=$abc$71324$new_n5427 ZN=$abc$71324$new_n5429
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5428 A2=$abc$71324$new_n5429 Z=$abc$71324$new_n5430
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5426 A2=$abc$71324$new_n5427 B=$abc$71324$new_n5430 ZN=$abc$71324$new_n5431
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5367 A2=$abc$71324$new_n5368 ZN=$abc$71324$new_n5432
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5431 A2=$abc$71324$new_n5432 Z=$abc$71324$new_n5433
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5431 A2=$abc$71324$new_n5432 Z=$abc$71324$new_n5434
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5434 ZN=$abc$71324$new_n5435
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5437
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5140 A2=$abc$71324$new_n5437 Z=$abc$71324$new_n5438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5439
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5139 A2=$abc$71324$new_n5436 ZN=$abc$71324$new_n5440
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5438 A2=$abc$71324$new_n5440 ZN=$abc$71324$new_n5441
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5439 A2=$abc$71324$new_n5441 Z=$abc$71324$new_n5442
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5438 A2=$abc$71324$new_n5442 Z=$abc$71324$new_n5443
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5443 ZN=$abc$71324$new_n5444
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5143 A2=$abc$71324$new_n5373 Z=$abc$71324$new_n5445
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5137 A2=$abc$71324$new_n5445 ZN=$abc$71324$new_n5446
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5138 A2=$abc$71324$new_n5445 ZN=$abc$71324$new_n5447
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5443 A2=$abc$71324$new_n5447 ZN=$abc$71324$new_n5448
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5448 ZN=$abc$71324$new_n5449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5133 A2=$abc$71324$new_n5449 ZN=$abc$71324$new_n5450
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5377 Z=$abc$71324$new_n5451
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5450 A2=$abc$71324$new_n5451 Z=$abc$71324$new_n5452
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[10] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[9] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5454
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5381 A2=$abc$71324$new_n5453 ZN=$abc$71324$new_n5455
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[11] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n5456
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5381 A2=$abc$71324$new_n5453 ZN=$abc$71324$new_n5457
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5456 A2=$abc$71324$new_n5457 ZN=$abc$71324$new_n5458
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5383 A2=$abc$71324$new_n5384 Z=$abc$71324$new_n5459
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5455 A2=$abc$71324$new_n5458 B=$abc$71324$new_n5459 ZN=$abc$71324$new_n5460
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5462
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5463
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5390 A2=$abc$71324$new_n5462 Z=$abc$71324$new_n5464
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5390 A2=$abc$71324$new_n5462 Z=$abc$71324$new_n5465
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5465 ZN=$abc$71324$new_n5466
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5461 A2=$abc$71324$new_n5465 Z=$abc$71324$new_n5467
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5455 A2=$abc$71324$new_n5458 A3=$abc$71324$new_n5459 Z=$abc$71324$new_n5468
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5460 A2=$abc$71324$new_n5468 ZN=$abc$71324$new_n5469
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5467 A2=$abc$71324$new_n5469 B=$abc$71324$new_n5460 ZN=$abc$71324$new_n5470
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5394 A2=$abc$71324$new_n5396 ZN=$abc$71324$new_n5471
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5444 A2=$abc$71324$new_n5447 B=$abc$71324$new_n5446 ZN=$abc$71324$new_n5472
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5471 A2=$abc$71324$new_n5472 ZN=$abc$71324$new_n5473
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5471 A2=$abc$71324$new_n5472 ZN=$abc$71324$new_n5474
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5470 A2=$abc$71324$new_n5471 A3=$abc$71324$new_n5472 Z=$abc$71324$new_n5475
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5450 A2=$abc$71324$new_n5451 Z=$abc$71324$new_n5476
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5475 A2=$abc$71324$new_n5476 B=$abc$71324$new_n5452 ZN=$abc$71324$new_n5477
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5477 ZN=$abc$71324$new_n5478
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5402 A2=$abc$71324$new_n5403 ZN=$abc$71324$new_n5479
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5404 A2=$abc$71324$new_n5479 ZN=$abc$71324$new_n5480
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5411 A2=$abc$71324$new_n5412 Z=$abc$71324$new_n5481
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5464 A2=$abc$71324$new_n5466 Z=$abc$71324$new_n5482
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5482 ZN=$abc$71324$new_n5483
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5481 A2=$abc$71324$new_n5483 ZN=$abc$71324$new_n5484
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[7] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5485
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5486
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5485 A2=$abc$71324$new_n5486 Z=$abc$71324$new_n5487
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5481 A2=$abc$71324$new_n5483 ZN=$abc$71324$new_n5488
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5487 A2=$abc$71324$new_n5488 B=$abc$71324$new_n5484 ZN=$abc$71324$new_n5489
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5413 A2=$abc$71324$new_n5414 Z=$abc$71324$new_n5490
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5490 ZN=$abc$71324$new_n5491
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5470 A2=$abc$71324$new_n5474 B=$abc$71324$new_n5473 ZN=$abc$71324$new_n5492
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5490 A2=$abc$71324$new_n5492 ZN=$abc$71324$new_n5493
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5489 A2=$abc$71324$new_n5493 ZN=$abc$71324$new_n5494
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5489 A2=$abc$71324$new_n5493 ZN=$abc$71324$new_n5495
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5477 A2=$abc$71324$new_n5480 ZN=$abc$71324$new_n5496
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5496 ZN=$abc$71324$new_n5497
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5495 A2=$abc$71324$new_n5497 ZN=$abc$71324$new_n5498
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5478 A2=$abc$71324$new_n5480 B=$abc$71324$new_n5498 ZN=$abc$71324$new_n5499
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5499 ZN=$abc$71324$new_n5500
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5422 A2=$abc$71324$new_n5424 ZN=$abc$71324$new_n5501
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5500 A2=$abc$71324$new_n5501 ZN=$abc$71324$new_n5502
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5491 A2=$abc$71324$new_n5492 B=$abc$71324$new_n5494 ZN=$abc$71324$new_n5503
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5499 A2=$abc$71324$new_n5501 ZN=$abc$71324$new_n5504
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5503 A2=$abc$71324$new_n5504 ZN=$abc$71324$new_n5505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5502 A2=$abc$71324$new_n5505 ZN=$abc$71324$new_n5506
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5428 A2=$abc$71324$new_n5429 ZN=$abc$71324$new_n5507
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5502 A2=$abc$71324$new_n5505 B=$abc$71324$new_n5507 ZN=$abc$71324$new_n5508
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5506 A2=$abc$71324$new_n5507 ZN=$abc$71324$new_n5509
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5510
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5511
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5437 A2=$abc$71324$new_n5510 Z=$abc$71324$new_n5512
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5513
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5437 A2=$abc$71324$new_n5510 ZN=$abc$71324$new_n5514
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5512 A2=$abc$71324$new_n5514 ZN=$abc$71324$new_n5515
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5513 A2=$abc$71324$new_n5515 Z=$abc$71324$new_n5516
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5512 A2=$abc$71324$new_n5516 Z=$abc$71324$new_n5517
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5439 A2=$abc$71324$new_n5441 Z=$abc$71324$new_n5518
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5138 A2=$abc$71324$new_n5518 ZN=$abc$71324$new_n5519
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5138 A2=$abc$71324$new_n5518 ZN=$abc$71324$new_n5520
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5517 A2=$abc$71324$new_n5520 Z=$abc$71324$new_n5521
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5521 ZN=$abc$71324$new_n5522
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5133 A2=$abc$71324$new_n5522 ZN=$abc$71324$new_n5523
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5448 Z=$abc$71324$new_n5524
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[10] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n5525
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[9] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n5526
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5454 A2=$abc$71324$new_n5525 ZN=$abc$71324$new_n5527
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n5528
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5454 A2=$abc$71324$new_n5525 ZN=$abc$71324$new_n5529
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5528 A2=$abc$71324$new_n5529 ZN=$abc$71324$new_n5530
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5456 A2=$abc$71324$new_n5457 Z=$abc$71324$new_n5531
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5527 A2=$abc$71324$new_n5530 B=$abc$71324$new_n5531 ZN=$abc$71324$new_n5532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5533
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5534
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5535
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5463 A2=$abc$71324$new_n5534 Z=$abc$71324$new_n5536
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5463 A2=$abc$71324$new_n5534 Z=$abc$71324$new_n5537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5537 ZN=$abc$71324$new_n5538
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5533 A2=$abc$71324$new_n5537 Z=$abc$71324$new_n5539
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5527 A2=$abc$71324$new_n5530 A3=$abc$71324$new_n5531 Z=$abc$71324$new_n5540
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5532 A2=$abc$71324$new_n5540 ZN=$abc$71324$new_n5541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5539 A2=$abc$71324$new_n5541 B=$abc$71324$new_n5532 ZN=$abc$71324$new_n5542
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5467 A2=$abc$71324$new_n5469 ZN=$abc$71324$new_n5543
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5517 A2=$abc$71324$new_n5520 B=$abc$71324$new_n5519 ZN=$abc$71324$new_n5544
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5544 ZN=$abc$71324$new_n5545
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5543 A2=$abc$71324$new_n5544 Z=$abc$71324$new_n5546
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5546 ZN=$abc$71324$new_n5547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5542 A2=$abc$71324$new_n5547 ZN=$abc$71324$new_n5548
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5542 A2=$abc$71324$new_n5546 ZN=$abc$71324$new_n5549
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5523 A2=$abc$71324$new_n5524 Z=$abc$71324$new_n5550
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5549 A2=$abc$71324$new_n5550 Z=$abc$71324$new_n5551
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5523 A2=$abc$71324$new_n5524 B=$abc$71324$new_n5551 ZN=$abc$71324$new_n5552
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5450 A2=$abc$71324$new_n5451 A3=$abc$71324$new_n5475 ZN=$abc$71324$new_n5553
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5552 A2=$abc$71324$new_n5553 ZN=$abc$71324$new_n5554
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5485 A2=$abc$71324$new_n5486 Z=$abc$71324$new_n5555
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5536 A2=$abc$71324$new_n5538 Z=$abc$71324$new_n5556
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5556 ZN=$abc$71324$new_n5557
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[6] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5558
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5559
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5558 A2=$abc$71324$new_n5559 Z=$abc$71324$new_n5560
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5555 A2=$abc$71324$new_n5556 Z=$abc$71324$new_n5561
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5560 A2=$abc$71324$new_n5561 ZN=$abc$71324$new_n5562
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5555 A2=$abc$71324$new_n5557 B=$abc$71324$new_n5562 ZN=$abc$71324$new_n5563
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5481 A2=$abc$71324$new_n5482 A3=$abc$71324$new_n5487 Z=$abc$71324$new_n5564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5543 A2=$abc$71324$new_n5545 B=$abc$71324$new_n5548 ZN=$abc$71324$new_n5565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5564 A2=$abc$71324$new_n5565 ZN=$abc$71324$new_n5566
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5564 A2=$abc$71324$new_n5565 ZN=$abc$71324$new_n5567
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5563 A2=$abc$71324$new_n5564 A3=$abc$71324$new_n5565 Z=$abc$71324$new_n5568
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5568 ZN=$abc$71324$new_n5569
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5552 A2=$abc$71324$new_n5553 Z=$abc$71324$new_n5570
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5569 A2=$abc$71324$new_n5570 B=$abc$71324$new_n5554 ZN=$abc$71324$new_n5571
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5571 ZN=$abc$71324$new_n5572
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5495 A2=$abc$71324$new_n5496 ZN=$abc$71324$new_n5573
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5563 A2=$abc$71324$new_n5567 B=$abc$71324$new_n5566 ZN=$abc$71324$new_n5574
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5571 A2=$abc$71324$new_n5573 ZN=$abc$71324$new_n5575
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5574 A2=$abc$71324$new_n5575 Z=$abc$71324$new_n5576
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5572 A2=$abc$71324$new_n5573 B=$abc$71324$new_n5576 ZN=$abc$71324$new_n5577
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5503 A2=$abc$71324$new_n5504 ZN=$abc$71324$new_n5578
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5577 A2=$abc$71324$new_n5578 Z=$abc$71324$new_n5579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5577 A2=$abc$71324$new_n5578 ZN=$abc$71324$new_n5580
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5579 A2=$abc$71324$new_n5580 ZN=$abc$71324$new_n5581
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5131 A2=$abc$71324$new_n5134 ZN=$abc$71324$new_n5582
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5583
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5127 A2=$abc$71324$new_n5128 A3=$abc$71324$new_n5583 ZN=$abc$71324$new_n5584
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5129 A2=$abc$71324$new_n5583 ZN=$abc$71324$new_n5585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5134 A2=$abc$71324$new_n5585 ZN=$abc$71324$new_n5586
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5123 A2=$abc$71324$new_n5586 ZN=$abc$71324$new_n5587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5588
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5589
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5511 A2=$abc$71324$new_n5588 Z=$abc$71324$new_n5590
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5591
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5511 A2=$abc$71324$new_n5588 ZN=$abc$71324$new_n5592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5590 A2=$abc$71324$new_n5592 ZN=$abc$71324$new_n5593
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5591 A2=$abc$71324$new_n5593 B=$abc$71324$new_n5590 ZN=$abc$71324$new_n5594
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5594 ZN=$abc$71324$new_n5595
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5513 A2=$abc$71324$new_n5515 Z=$abc$71324$new_n5596
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5127 A2=$abc$71324$new_n5584 B=$abc$71324$new_n5596 ZN=$abc$71324$new_n5597
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5127 A2=$abc$71324$new_n5584 A3=$abc$71324$new_n5596 Z=$abc$71324$new_n5598
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5597 A2=$abc$71324$new_n5598 ZN=$abc$71324$new_n5599
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5594 A2=$abc$71324$new_n5599 ZN=$abc$71324$new_n5600
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5582 A2=$abc$71324$new_n5587 Z=$abc$71324$new_n5601
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5600 A2=$abc$71324$new_n5601 Z=$abc$71324$new_n5602
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5582 A2=$abc$71324$new_n5587 B=$abc$71324$new_n5602 ZN=$abc$71324$new_n5603
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5136 A2=$abc$71324$new_n5521 ZN=$abc$71324$new_n5604
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5603 A2=$abc$71324$new_n5604 ZN=$abc$71324$new_n5605
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[10] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n5606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[9] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n5607
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5526 A2=$abc$71324$new_n5606 ZN=$abc$71324$new_n5608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n5609
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5526 A2=$abc$71324$new_n5606 ZN=$abc$71324$new_n5610
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5609 A2=$abc$71324$new_n5610 ZN=$abc$71324$new_n5611
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5528 A2=$abc$71324$new_n5529 Z=$abc$71324$new_n5612
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5608 A2=$abc$71324$new_n5611 B=$abc$71324$new_n5612 ZN=$abc$71324$new_n5613
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5614
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5616
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5535 A2=$abc$71324$new_n5615 Z=$abc$71324$new_n5617
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5535 A2=$abc$71324$new_n5615 Z=$abc$71324$new_n5618
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5618 ZN=$abc$71324$new_n5619
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5614 A2=$abc$71324$new_n5618 Z=$abc$71324$new_n5620
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5608 A2=$abc$71324$new_n5611 A3=$abc$71324$new_n5612 Z=$abc$71324$new_n5621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5613 A2=$abc$71324$new_n5621 ZN=$abc$71324$new_n5622
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5620 A2=$abc$71324$new_n5622 B=$abc$71324$new_n5613 ZN=$abc$71324$new_n5623
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5539 A2=$abc$71324$new_n5541 ZN=$abc$71324$new_n5624
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5595 A2=$abc$71324$new_n5599 B=$abc$71324$new_n5597 ZN=$abc$71324$new_n5625
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5625 ZN=$abc$71324$new_n5626
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5624 A2=$abc$71324$new_n5625 ZN=$abc$71324$new_n5627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5623 A2=$abc$71324$new_n5627 ZN=$abc$71324$new_n5628
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5623 A2=$abc$71324$new_n5627 Z=$abc$71324$new_n5629
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5603 A2=$abc$71324$new_n5604 Z=$abc$71324$new_n5630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5629 A2=$abc$71324$new_n5630 B=$abc$71324$new_n5605 ZN=$abc$71324$new_n5631
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5631 ZN=$abc$71324$new_n5632
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5549 A2=$abc$71324$new_n5550 ZN=$abc$71324$new_n5633
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5551 A2=$abc$71324$new_n5633 ZN=$abc$71324$new_n5634
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5558 A2=$abc$71324$new_n5559 Z=$abc$71324$new_n5635
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5617 A2=$abc$71324$new_n5619 Z=$abc$71324$new_n5636
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5636 ZN=$abc$71324$new_n5637
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[5] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5639
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5638 A2=$abc$71324$new_n5639 Z=$abc$71324$new_n5640
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5635 A2=$abc$71324$new_n5636 Z=$abc$71324$new_n5641
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5640 A2=$abc$71324$new_n5641 ZN=$abc$71324$new_n5642
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5635 A2=$abc$71324$new_n5637 B=$abc$71324$new_n5642 ZN=$abc$71324$new_n5643
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5560 A2=$abc$71324$new_n5561 Z=$abc$71324$new_n5644
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5624 A2=$abc$71324$new_n5626 B=$abc$71324$new_n5628 ZN=$abc$71324$new_n5645
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5644 A2=$abc$71324$new_n5645 ZN=$abc$71324$new_n5646
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5644 A2=$abc$71324$new_n5645 ZN=$abc$71324$new_n5647
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5643 A2=$abc$71324$new_n5644 A3=$abc$71324$new_n5645 Z=$abc$71324$new_n5648
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5631 A2=$abc$71324$new_n5634 ZN=$abc$71324$new_n5649
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5649 ZN=$abc$71324$new_n5650
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5648 A2=$abc$71324$new_n5650 ZN=$abc$71324$new_n5651
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5632 A2=$abc$71324$new_n5634 B=$abc$71324$new_n5651 ZN=$abc$71324$new_n5652
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5652 ZN=$abc$71324$new_n5653
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5568 A2=$abc$71324$new_n5570 ZN=$abc$71324$new_n5654
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5643 A2=$abc$71324$new_n5647 B=$abc$71324$new_n5646 ZN=$abc$71324$new_n5655
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5652 A2=$abc$71324$new_n5654 ZN=$abc$71324$new_n5656
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5655 A2=$abc$71324$new_n5656 Z=$abc$71324$new_n5657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5653 A2=$abc$71324$new_n5654 B=$abc$71324$new_n5657 ZN=$abc$71324$new_n5658
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5574 A2=$abc$71324$new_n5575 ZN=$abc$71324$new_n5659
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5658 A2=$abc$71324$new_n5659 ZN=$abc$71324$new_n5660
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[14] Z=$abc$71324$new_n5661
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5662
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5126 A2=$abc$71324$new_n5662 ZN=$abc$71324$new_n5663
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5126 A2=$abc$71324$new_n5661 A3=$abc$71324$new_n5662 Z=$abc$71324$new_n5664
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5134 A2=$abc$71324$new_n5664 ZN=$abc$71324$new_n5665
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5134 A2=$abc$71324$new_n5585 ZN=$abc$71324$new_n5666
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5123 A2=$abc$71324$new_n5665 B=$abc$71324$new_n5666 ZN=$abc$71324$new_n5667
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5668
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5669
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5589 A2=$abc$71324$new_n5668 Z=$abc$71324$new_n5670
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n5671
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5589 A2=$abc$71324$new_n5668 ZN=$abc$71324$new_n5672
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5670 A2=$abc$71324$new_n5672 ZN=$abc$71324$new_n5673
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5671 A2=$abc$71324$new_n5673 Z=$abc$71324$new_n5674
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5670 A2=$abc$71324$new_n5674 Z=$abc$71324$new_n5675
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5591 A2=$abc$71324$new_n5593 Z=$abc$71324$new_n5676
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.a[15] A2=$abc$71324$new_n5127 B1=$abc$71324$new_n5661 B2=$abc$71324$new_n5663 ZN=$abc$71324$new_n5677
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5677 ZN=$abc$71324$new_n5678
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5676 A2=$abc$71324$new_n5678 ZN=$abc$71324$new_n5679
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5676 A2=$abc$71324$new_n5678 ZN=$abc$71324$new_n5680
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5675 A2=$abc$71324$new_n5680 Z=$abc$71324$new_n5681
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n5123 A2=$abc$71324$new_n5665 A3=$abc$71324$new_n5666 Z=$abc$71324$new_n5682
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5667 A2=$abc$71324$new_n5682 ZN=$abc$71324$new_n5683
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5681 A2=$abc$71324$new_n5683 Z=$abc$71324$new_n5684
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5667 A2=$abc$71324$new_n5684 ZN=$abc$71324$new_n5685
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5600 A2=$abc$71324$new_n5601 ZN=$abc$71324$new_n5686
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5602 A2=$abc$71324$new_n5686 ZN=$abc$71324$new_n5687
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5667 A2=$abc$71324$new_n5684 B=$abc$71324$new_n5687 ZN=$abc$71324$new_n5688
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n5689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[9] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n5690
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5607 A2=$abc$71324$new_n5689 ZN=$abc$71324$new_n5691
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n5692
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5607 A2=$abc$71324$new_n5689 ZN=$abc$71324$new_n5693
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5692 A2=$abc$71324$new_n5693 ZN=$abc$71324$new_n5694
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5609 A2=$abc$71324$new_n5610 Z=$abc$71324$new_n5695
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5691 A2=$abc$71324$new_n5694 B=$abc$71324$new_n5695 ZN=$abc$71324$new_n5696
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5697
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5698
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5699
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5616 A2=$abc$71324$new_n5698 Z=$abc$71324$new_n5700
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5616 A2=$abc$71324$new_n5698 Z=$abc$71324$new_n5701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5701 ZN=$abc$71324$new_n5702
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5697 A2=$abc$71324$new_n5701 Z=$abc$71324$new_n5703
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5691 A2=$abc$71324$new_n5694 A3=$abc$71324$new_n5695 Z=$abc$71324$new_n5704
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5696 A2=$abc$71324$new_n5704 ZN=$abc$71324$new_n5705
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5703 A2=$abc$71324$new_n5705 B=$abc$71324$new_n5696 ZN=$abc$71324$new_n5706
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5620 A2=$abc$71324$new_n5622 ZN=$abc$71324$new_n5707
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5675 A2=$abc$71324$new_n5680 B=$abc$71324$new_n5679 ZN=$abc$71324$new_n5708
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5708 ZN=$abc$71324$new_n5709
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5707 A2=$abc$71324$new_n5708 Z=$abc$71324$new_n5710
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5710 ZN=$abc$71324$new_n5711
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5706 A2=$abc$71324$new_n5711 ZN=$abc$71324$new_n5712
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5706 A2=$abc$71324$new_n5710 ZN=$abc$71324$new_n5713
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5685 A2=$abc$71324$new_n5687 ZN=$abc$71324$new_n5714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5713 A2=$abc$71324$new_n5714 ZN=$abc$71324$new_n5715
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5688 A2=$abc$71324$new_n5715 Z=$abc$71324$new_n5716
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5629 A2=$abc$71324$new_n5630 Z=$abc$71324$new_n5717
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5717 ZN=$abc$71324$new_n5718
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5716 A2=$abc$71324$new_n5718 ZN=$abc$71324$new_n5719
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5638 A2=$abc$71324$new_n5639 Z=$abc$71324$new_n5720
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5700 A2=$abc$71324$new_n5702 Z=$abc$71324$new_n5721
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5721 ZN=$abc$71324$new_n5722
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[4] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5723
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5724
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5723 A2=$abc$71324$new_n5724 Z=$abc$71324$new_n5725
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5720 A2=$abc$71324$new_n5721 Z=$abc$71324$new_n5726
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5725 A2=$abc$71324$new_n5726 ZN=$abc$71324$new_n5727
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5720 A2=$abc$71324$new_n5722 B=$abc$71324$new_n5727 ZN=$abc$71324$new_n5728
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5640 A2=$abc$71324$new_n5641 Z=$abc$71324$new_n5729
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5707 A2=$abc$71324$new_n5709 B=$abc$71324$new_n5712 ZN=$abc$71324$new_n5730
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5729 A2=$abc$71324$new_n5730 ZN=$abc$71324$new_n5731
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5729 A2=$abc$71324$new_n5730 ZN=$abc$71324$new_n5732
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5728 A2=$abc$71324$new_n5729 A3=$abc$71324$new_n5730 Z=$abc$71324$new_n5733
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5733 ZN=$abc$71324$new_n5734
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5716 A2=$abc$71324$new_n5717 ZN=$abc$71324$new_n5735
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5734 A2=$abc$71324$new_n5735 B=$abc$71324$new_n5719 ZN=$abc$71324$new_n5736
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5648 A2=$abc$71324$new_n5649 ZN=$abc$71324$new_n5737
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5737 ZN=$abc$71324$new_n5738
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5736 A2=$abc$71324$new_n5738 ZN=$abc$71324$new_n5739
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5728 A2=$abc$71324$new_n5732 B=$abc$71324$new_n5731 ZN=$abc$71324$new_n5740
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5736 A2=$abc$71324$new_n5738 ZN=$abc$71324$new_n5741
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5740 A2=$abc$71324$new_n5741 B=$abc$71324$new_n5739 ZN=$abc$71324$new_n5742
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5655 A2=$abc$71324$new_n5656 ZN=$abc$71324$new_n5743
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5742 A2=$abc$71324$new_n5743 Z=$abc$71324$new_n5744
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5742 A2=$abc$71324$new_n5743 ZN=$abc$71324$new_n5745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5744 A2=$abc$71324$new_n5745 ZN=$abc$71324$new_n5746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5747
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5748
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5662 A2=$abc$71324$new_n5748 ZN=$abc$71324$new_n5749
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[14] B1=alu_m.muls.a[15] B2=alu_m.muls.b[3] ZN=$abc$71324$new_n5750
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5749 A2=$abc$71324$new_n5750 ZN=$abc$71324$new_n5751
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5747 A2=$abc$71324$new_n5749 A3=$abc$71324$new_n5750 ZN=$abc$71324$new_n5752
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5747 A2=$abc$71324$new_n5751 ZN=$abc$71324$new_n5753
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5753 ZN=$abc$71324$new_n5754
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5755
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n5118 A2=$abc$71324$new_n5120 A3=$abc$71324$new_n5755 ZN=$abc$71324$new_n5756
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5119 A2=$abc$71324$new_n5120 Z=$abc$71324$new_n5757
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n5118 A2=$abc$71324$new_n5756 A3=$abc$71324$new_n5757 B=$abc$71324$new_n5123 ZN=$abc$71324$new_n5758
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5754 A2=$abc$71324$new_n5758 ZN=$abc$71324$new_n5759
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5122 A2=$abc$71324$new_n5759 ZN=$abc$71324$new_n5760
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5134 A2=$abc$71324$new_n5664 ZN=$abc$71324$new_n5761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n5762
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n5763
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5668 A2=$abc$71324$new_n5763 ZN=$abc$71324$new_n5764
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[10] Z=$abc$71324$new_n5765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5669 A2=$abc$71324$new_n5762 ZN=$abc$71324$new_n5766
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5765 A2=$abc$71324$new_n5766 B=$abc$71324$new_n5764 ZN=$abc$71324$new_n5767
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5671 A2=$abc$71324$new_n5673 Z=$abc$71324$new_n5768
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5749 A2=$abc$71324$new_n5752 B=$abc$71324$new_n5768 ZN=$abc$71324$new_n5769
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5749 A2=$abc$71324$new_n5752 A3=$abc$71324$new_n5768 Z=$abc$71324$new_n5770
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5769 A2=$abc$71324$new_n5770 ZN=$abc$71324$new_n5771
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5767 A2=$abc$71324$new_n5771 Z=$abc$71324$new_n5772
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5760 A2=$abc$71324$new_n5761 Z=$abc$71324$new_n5773
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5772 A2=$abc$71324$new_n5773 ZN=$abc$71324$new_n5774
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5760 A2=$abc$71324$new_n5761 B=$abc$71324$new_n5774 ZN=$abc$71324$new_n5775
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5775 ZN=$abc$71324$new_n5776
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5681 A2=$abc$71324$new_n5683 ZN=$abc$71324$new_n5777
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5776 A2=$abc$71324$new_n5777 ZN=$abc$71324$new_n5778
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n5779
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n5780
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5689 A2=$abc$71324$new_n5780 ZN=$abc$71324$new_n5781
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n5782
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5690 A2=$abc$71324$new_n5779 ZN=$abc$71324$new_n5783
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5782 A2=$abc$71324$new_n5783 ZN=$abc$71324$new_n5784
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5692 A2=$abc$71324$new_n5693 Z=$abc$71324$new_n5785
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5781 A2=$abc$71324$new_n5784 B=$abc$71324$new_n5785 ZN=$abc$71324$new_n5786
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5787
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5699 A2=$abc$71324$new_n5787 ZN=$abc$71324$new_n5788
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5699 A2=$abc$71324$new_n5787 Z=$abc$71324$new_n5789
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5789 Z=$abc$71324$new_n5790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[14] B=$abc$71324$new_n5789 ZN=$abc$71324$new_n5791
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5790 A2=$abc$71324$new_n5791 Z=$abc$71324$new_n5792
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5781 A2=$abc$71324$new_n5784 A3=$abc$71324$new_n5785 Z=$abc$71324$new_n5793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5786 A2=$abc$71324$new_n5793 ZN=$abc$71324$new_n5794
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5792 A2=$abc$71324$new_n5794 B=$abc$71324$new_n5786 ZN=$abc$71324$new_n5795
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5703 A2=$abc$71324$new_n5705 ZN=$abc$71324$new_n5796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5767 A2=$abc$71324$new_n5771 B=$abc$71324$new_n5769 ZN=$abc$71324$new_n5797
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5797 ZN=$abc$71324$new_n5798
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5796 A2=$abc$71324$new_n5797 ZN=$abc$71324$new_n5799
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5795 A2=$abc$71324$new_n5799 ZN=$abc$71324$new_n5800
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5795 A2=$abc$71324$new_n5799 Z=$abc$71324$new_n5801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5776 A2=$abc$71324$new_n5777 ZN=$abc$71324$new_n5802
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5801 A2=$abc$71324$new_n5802 B=$abc$71324$new_n5778 ZN=$abc$71324$new_n5803
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5803 ZN=$abc$71324$new_n5804
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5713 A2=$abc$71324$new_n5714 Z=$abc$71324$new_n5805
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5804 A2=$abc$71324$new_n5805 ZN=$abc$71324$new_n5806
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5723 A2=$abc$71324$new_n5724 Z=$abc$71324$new_n5807
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5788 A2=$abc$71324$new_n5790 ZN=$abc$71324$new_n5808
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5808 ZN=$abc$71324$new_n5809
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[3] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5810
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5811
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5810 A2=$abc$71324$new_n5811 Z=$abc$71324$new_n5812
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5807 A2=$abc$71324$new_n5808 Z=$abc$71324$new_n5813
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5812 A2=$abc$71324$new_n5813 ZN=$abc$71324$new_n5814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5807 A2=$abc$71324$new_n5809 B=$abc$71324$new_n5814 ZN=$abc$71324$new_n5815
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5725 A2=$abc$71324$new_n5726 Z=$abc$71324$new_n5816
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5796 A2=$abc$71324$new_n5798 B=$abc$71324$new_n5800 ZN=$abc$71324$new_n5817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5816 A2=$abc$71324$new_n5817 ZN=$abc$71324$new_n5818
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5816 A2=$abc$71324$new_n5817 ZN=$abc$71324$new_n5819
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5815 A2=$abc$71324$new_n5816 A3=$abc$71324$new_n5817 Z=$abc$71324$new_n5820
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5820 ZN=$abc$71324$new_n5821
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5803 A2=$abc$71324$new_n5805 ZN=$abc$71324$new_n5822
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5821 A2=$abc$71324$new_n5822 ZN=$abc$71324$new_n5823
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5806 A2=$abc$71324$new_n5823 ZN=$abc$71324$new_n5824
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5733 A2=$abc$71324$new_n5735 ZN=$abc$71324$new_n5825
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5824 A2=$abc$71324$new_n5825 ZN=$abc$71324$new_n5826
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5815 A2=$abc$71324$new_n5819 B=$abc$71324$new_n5818 ZN=$abc$71324$new_n5827
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5824 A2=$abc$71324$new_n5825 ZN=$abc$71324$new_n5828
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5828 ZN=$abc$71324$new_n5829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5827 A2=$abc$71324$new_n5829 ZN=$abc$71324$new_n5830
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5736 A2=$abc$71324$new_n5737 A3=$abc$71324$new_n5740 Z=$abc$71324$new_n5831
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5826 A2=$abc$71324$new_n5830 B=$abc$71324$new_n5831 ZN=$abc$71324$new_n5832
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n5826 A2=$abc$71324$new_n5830 A3=$abc$71324$new_n5831 ZN=$abc$71324$new_n5833
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5833 ZN=$abc$71324$new_n5834
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[16] A3=alu_m.muls.b[16] ZN=$abc$71324$new_n5835
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5836
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[16] B=alu_m.muls.b[16] ZN=$abc$71324$new_n5837
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5836 A2=$abc$71324$new_n5837 B=$abc$71324$new_n5835 ZN=$abc$71324$new_n5838
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5121 A2=$abc$71324$new_n5755 ZN=$abc$71324$new_n5839
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5838 A2=$abc$71324$new_n5839 ZN=$abc$71324$new_n5840
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5841
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5842
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5748 A2=$abc$71324$new_n5841 ZN=$abc$71324$new_n5843
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5748 A2=$abc$71324$new_n5841 Z=$abc$71324$new_n5844
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[12] B=$abc$71324$new_n5844 ZN=$abc$71324$new_n5845
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[12] A3=$abc$71324$new_n5844 Z=$abc$71324$new_n5846
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5845 A2=$abc$71324$new_n5846 ZN=$abc$71324$new_n5847
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5838 A2=$abc$71324$new_n5839 Z=$abc$71324$new_n5848
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5847 A2=$abc$71324$new_n5848 ZN=$abc$71324$new_n5849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5840 A2=$abc$71324$new_n5849 ZN=$abc$71324$new_n5850
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5753 A2=$abc$71324$new_n5758 ZN=$abc$71324$new_n5851
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5850 A2=$abc$71324$new_n5851 ZN=$abc$71324$new_n5852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n5853
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n5854
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5762 A2=$abc$71324$new_n5854 ZN=$abc$71324$new_n5855
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.b[8] A2=alu_m.muls.a[9] Z=$abc$71324$new_n5856
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5763 A2=$abc$71324$new_n5853 ZN=$abc$71324$new_n5857
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5856 A2=$abc$71324$new_n5857 B=$abc$71324$new_n5855 ZN=$abc$71324$new_n5858
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5669 A2=$abc$71324$new_n5762 A3=$abc$71324$new_n5765 Z=$abc$71324$new_n5859
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5843 A2=$abc$71324$new_n5846 B=$abc$71324$new_n5859 ZN=$abc$71324$new_n5860
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5843 A2=$abc$71324$new_n5846 A3=$abc$71324$new_n5859 Z=$abc$71324$new_n5861
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5860 A2=$abc$71324$new_n5861 ZN=$abc$71324$new_n5862
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5858 A2=$abc$71324$new_n5862 Z=$abc$71324$new_n5863
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5850 A2=$abc$71324$new_n5851 Z=$abc$71324$new_n5864
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5863 A2=$abc$71324$new_n5864 ZN=$abc$71324$new_n5865
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5852 A2=$abc$71324$new_n5865 ZN=$abc$71324$new_n5866
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5772 A2=$abc$71324$new_n5773 Z=$abc$71324$new_n5867
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5866 A2=$abc$71324$new_n5867 ZN=$abc$71324$new_n5868
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n5869
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n5870
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5779 A2=$abc$71324$new_n5870 ZN=$abc$71324$new_n5871
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n5872
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5780 A2=$abc$71324$new_n5869 ZN=$abc$71324$new_n5873
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5872 A2=$abc$71324$new_n5873 ZN=$abc$71324$new_n5874
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5782 A2=$abc$71324$new_n5783 Z=$abc$71324$new_n5875
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5871 A2=$abc$71324$new_n5874 B=$abc$71324$new_n5875 ZN=$abc$71324$new_n5876
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n5877
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5877 ZN=$abc$71324$new_n5878
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n5879
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[12] B1=alu_m.muls.b[13] B2=alu_m.muls.a[5] ZN=$abc$71324$new_n5880
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5881
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5787 A2=$abc$71324$new_n5881 ZN=$abc$71324$new_n5882
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5880 A2=$abc$71324$new_n5882 ZN=$abc$71324$new_n5883
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5878 A2=$abc$71324$new_n5883 ZN=$abc$71324$new_n5884
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n5871 A2=$abc$71324$new_n5874 A3=$abc$71324$new_n5875 Z=$abc$71324$new_n5885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5876 A2=$abc$71324$new_n5885 ZN=$abc$71324$new_n5886
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5884 A2=$abc$71324$new_n5886 B=$abc$71324$new_n5876 ZN=$abc$71324$new_n5887
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5887 ZN=$abc$71324$new_n5888
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5792 A2=$abc$71324$new_n5794 ZN=$abc$71324$new_n5889
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5889 ZN=$abc$71324$new_n5890
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5858 A2=$abc$71324$new_n5862 B=$abc$71324$new_n5860 ZN=$abc$71324$new_n5891
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5890 A2=$abc$71324$new_n5891 ZN=$abc$71324$new_n5892
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5889 A2=$abc$71324$new_n5891 Z=$abc$71324$new_n5893
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5888 A2=$abc$71324$new_n5893 ZN=$abc$71324$new_n5894
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5866 A2=$abc$71324$new_n5867 ZN=$abc$71324$new_n5895
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5894 A2=$abc$71324$new_n5895 B=$abc$71324$new_n5868 ZN=$abc$71324$new_n5896
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5775 A2=$abc$71324$new_n5777 A3=$abc$71324$new_n5801 Z=$abc$71324$new_n5897
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5897 ZN=$abc$71324$new_n5898
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5896 A2=$abc$71324$new_n5898 ZN=$abc$71324$new_n5899
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5810 A2=$abc$71324$new_n5811 Z=$abc$71324$new_n5900
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5878 A2=$abc$71324$new_n5883 B=$abc$71324$new_n5882 ZN=$abc$71324$new_n5901
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5901 ZN=$abc$71324$new_n5902
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5900 A2=$abc$71324$new_n5902 ZN=$abc$71324$new_n5903
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.muls.a[2] A2=$abc$71324$new_n3128 Z=$abc$71324$new_n5904
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5905
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5904 A2=$abc$71324$new_n5905 Z=$abc$71324$new_n5906
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5900 A2=$abc$71324$new_n5902 ZN=$abc$71324$new_n5907
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5906 A2=$abc$71324$new_n5907 B=$abc$71324$new_n5903 ZN=$abc$71324$new_n5908
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5908 ZN=$abc$71324$new_n5909
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5812 A2=$abc$71324$new_n5813 Z=$abc$71324$new_n5910
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5888 A2=$abc$71324$new_n5893 B=$abc$71324$new_n5892 ZN=$abc$71324$new_n5911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5910 A2=$abc$71324$new_n5911 ZN=$abc$71324$new_n5912
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5910 A2=$abc$71324$new_n5911 ZN=$abc$71324$new_n5913
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5908 A2=$abc$71324$new_n5910 A3=$abc$71324$new_n5911 ZN=$abc$71324$new_n5914
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5896 A2=$abc$71324$new_n5897 Z=$abc$71324$new_n5915
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5914 A2=$abc$71324$new_n5915 B=$abc$71324$new_n5899 ZN=$abc$71324$new_n5916
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5820 A2=$abc$71324$new_n5822 ZN=$abc$71324$new_n5917
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5916 A2=$abc$71324$new_n5917 ZN=$abc$71324$new_n5918
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5909 A2=$abc$71324$new_n5913 B=$abc$71324$new_n5912 ZN=$abc$71324$new_n5919
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5916 A2=$abc$71324$new_n5917 ZN=$abc$71324$new_n5920
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5920 ZN=$abc$71324$new_n5921
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5919 A2=$abc$71324$new_n5921 ZN=$abc$71324$new_n5922
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5918 A2=$abc$71324$new_n5922 ZN=$abc$71324$new_n5923
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5827 A2=$abc$71324$new_n5828 ZN=$abc$71324$new_n5924
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5923 A2=$abc$71324$new_n5924 Z=$abc$71324$new_n5925
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5923 A2=$abc$71324$new_n5924 ZN=$abc$71324$new_n5926
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5925 A2=$abc$71324$new_n5926 ZN=$abc$71324$new_n5927
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5928
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[15] ZN=$abc$71324$new_n5929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5930
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n5931
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5928 A2=$abc$71324$new_n5929 Z=$abc$71324$new_n5932
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5836 A2=$abc$71324$new_n5930 B1=$abc$71324$new_n5931 B2=$abc$71324$new_n5932 ZN=$abc$71324$new_n5933
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5933 ZN=$abc$71324$new_n5934
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.muls.b[16] A2=$abc$71324$new_n5117 A3=$abc$71324$new_n5836 ZN=$abc$71324$new_n5935
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n5936
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[14] ZN=$abc$71324$new_n5937
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5842 A2=$abc$71324$new_n5937 Z=$abc$71324$new_n5938
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5842 A2=$abc$71324$new_n5936 A3=$abc$71324$new_n5937 ZN=$abc$71324$new_n5939
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5933 A2=$abc$71324$new_n5935 ZN=$abc$71324$new_n5940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5939 A2=$abc$71324$new_n5940 ZN=$abc$71324$new_n5941
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5934 A2=$abc$71324$new_n5935 B=$abc$71324$new_n5941 ZN=$abc$71324$new_n5942
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5847 A2=$abc$71324$new_n5848 Z=$abc$71324$new_n5943
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5942 A2=$abc$71324$new_n5943 ZN=$abc$71324$new_n5944
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n5945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n5946
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[7] A2=alu_m.muls.a[9] ZN=$abc$71324$new_n5947
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5854 A2=$abc$71324$new_n5945 Z=$abc$71324$new_n5948
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5763 A2=$abc$71324$new_n5946 B1=$abc$71324$new_n5947 B2=$abc$71324$new_n5948 ZN=$abc$71324$new_n5949
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5949 ZN=$abc$71324$new_n5950
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5763 A2=$abc$71324$new_n5853 A3=$abc$71324$new_n5856 Z=$abc$71324$new_n5951
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5748 A2=$abc$71324$new_n5931 B1=$abc$71324$new_n5936 B2=$abc$71324$new_n5938 ZN=$abc$71324$new_n5952
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5951 A2=$abc$71324$new_n5952 ZN=$abc$71324$new_n5953
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5951 A2=$abc$71324$new_n5952 ZN=$abc$71324$new_n5954
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5950 A2=$abc$71324$new_n5954 ZN=$abc$71324$new_n5955
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5942 A2=$abc$71324$new_n5943 ZN=$abc$71324$new_n5956
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5955 A2=$abc$71324$new_n5956 B=$abc$71324$new_n5944 ZN=$abc$71324$new_n5957
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5863 A2=$abc$71324$new_n5864 Z=$abc$71324$new_n5958
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5957 A2=$abc$71324$new_n5958 ZN=$abc$71324$new_n5959
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[8] ZN=$abc$71324$new_n5960
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[8] ZN=$abc$71324$new_n5961
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n5962
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5870 A2=$abc$71324$new_n5960 Z=$abc$71324$new_n5963
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5780 A2=$abc$71324$new_n5961 B1=$abc$71324$new_n5962 B2=$abc$71324$new_n5963 ZN=$abc$71324$new_n5964
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5872 A2=$abc$71324$new_n5873 Z=$abc$71324$new_n5965
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5964 A2=$abc$71324$new_n5965 ZN=$abc$71324$new_n5966
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[12] B1=alu_m.muls.b[13] B2=alu_m.muls.a[4] ZN=$abc$71324$new_n5967
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n5968
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5879 A2=$abc$71324$new_n5968 ZN=$abc$71324$new_n5969
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5967 A2=$abc$71324$new_n5969 ZN=$abc$71324$new_n5970
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[14] A3=$abc$71324$new_n5970 Z=$abc$71324$new_n5971
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[14] B=$abc$71324$new_n5970 ZN=$abc$71324$new_n5972
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5971 A2=$abc$71324$new_n5972 Z=$abc$71324$new_n5973
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5964 A2=$abc$71324$new_n5965 ZN=$abc$71324$new_n5974
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5973 A2=$abc$71324$new_n5974 B=$abc$71324$new_n5966 ZN=$abc$71324$new_n5975
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5975 ZN=$abc$71324$new_n5976
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5884 A2=$abc$71324$new_n5886 ZN=$abc$71324$new_n5977
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5977 ZN=$abc$71324$new_n5978
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5950 A2=$abc$71324$new_n5954 B=$abc$71324$new_n5953 ZN=$abc$71324$new_n5979
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5978 A2=$abc$71324$new_n5979 ZN=$abc$71324$new_n5980
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5977 A2=$abc$71324$new_n5979 Z=$abc$71324$new_n5981
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5976 A2=$abc$71324$new_n5981 ZN=$abc$71324$new_n5982
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5957 A2=$abc$71324$new_n5958 ZN=$abc$71324$new_n5983
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5982 A2=$abc$71324$new_n5983 B=$abc$71324$new_n5959 ZN=$abc$71324$new_n5984
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5894 A2=$abc$71324$new_n5895 ZN=$abc$71324$new_n5985
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5985 ZN=$abc$71324$new_n5986
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5984 A2=$abc$71324$new_n5986 ZN=$abc$71324$new_n5987
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5904 A2=$abc$71324$new_n5905 Z=$abc$71324$new_n5988
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5988 ZN=$abc$71324$new_n5989
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5969 A2=$abc$71324$new_n5971 ZN=$abc$71324$new_n5990
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.muls.a[1] A2=$abc$71324$new_n3128 ZN=$abc$71324$new_n5991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n5992
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.muls.a[1] A2=$abc$71324$new_n3128 A3=$abc$71324$new_n5992 ZN=$abc$71324$new_n5993
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5988 A2=$abc$71324$new_n5990 ZN=$abc$71324$new_n5994
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5993 A2=$abc$71324$new_n5994 ZN=$abc$71324$new_n5995
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5989 A2=$abc$71324$new_n5990 B=$abc$71324$new_n5995 ZN=$abc$71324$new_n5996
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n5996 ZN=$abc$71324$new_n5997
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5900 A2=$abc$71324$new_n5901 A3=$abc$71324$new_n5906 Z=$abc$71324$new_n5998
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5976 A2=$abc$71324$new_n5981 B=$abc$71324$new_n5980 ZN=$abc$71324$new_n5999
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5998 A2=$abc$71324$new_n5999 ZN=$abc$71324$new_n6000
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5998 A2=$abc$71324$new_n5999 ZN=$abc$71324$new_n6001
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5996 A2=$abc$71324$new_n5998 A3=$abc$71324$new_n5999 ZN=$abc$71324$new_n6002
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5984 A2=$abc$71324$new_n5985 Z=$abc$71324$new_n6003
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6002 A2=$abc$71324$new_n6003 B=$abc$71324$new_n5987 ZN=$abc$71324$new_n6004
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5914 A2=$abc$71324$new_n5915 ZN=$abc$71324$new_n6005
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6005 ZN=$abc$71324$new_n6006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6004 A2=$abc$71324$new_n6006 ZN=$abc$71324$new_n6007
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5997 A2=$abc$71324$new_n6001 B=$abc$71324$new_n6000 ZN=$abc$71324$new_n6008
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6004 A2=$abc$71324$new_n6006 ZN=$abc$71324$new_n6009
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6009 ZN=$abc$71324$new_n6010
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6008 A2=$abc$71324$new_n6010 ZN=$abc$71324$new_n6011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6007 A2=$abc$71324$new_n6011 ZN=$abc$71324$new_n6012
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5919 A2=$abc$71324$new_n5920 ZN=$abc$71324$new_n6013
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6012 A2=$abc$71324$new_n6013 Z=$abc$71324$new_n6014
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6014 ZN=$abc$71324$new_n6015
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6012 A2=$abc$71324$new_n6013 ZN=$abc$71324$new_n6016
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n6017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[13] ZN=$abc$71324$new_n6018
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5930 A2=$abc$71324$new_n6017 Z=$abc$71324$new_n6019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n6020
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5930 A2=$abc$71324$new_n6017 ZN=$abc$71324$new_n6021
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6019 A2=$abc$71324$new_n6021 ZN=$abc$71324$new_n6022
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6020 A2=$abc$71324$new_n6022 Z=$abc$71324$new_n6023
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6019 A2=$abc$71324$new_n6023 Z=$abc$71324$new_n6024
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5928 A2=$abc$71324$new_n5929 A3=$abc$71324$new_n5931 ZN=$abc$71324$new_n6025
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6025 ZN=$abc$71324$new_n6026
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n6027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n6028
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n6029
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6027 A2=$abc$71324$new_n6028 Z=$abc$71324$new_n6030
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5946 A2=$abc$71324$new_n6027 A3=$abc$71324$new_n6028 ZN=$abc$71324$new_n6031
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6024 A2=$abc$71324$new_n6025 ZN=$abc$71324$new_n6032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6031 A2=$abc$71324$new_n6032 ZN=$abc$71324$new_n6033
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6024 A2=$abc$71324$new_n6026 B=$abc$71324$new_n6033 ZN=$abc$71324$new_n6034
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5939 A2=$abc$71324$new_n5940 Z=$abc$71324$new_n6035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6034 A2=$abc$71324$new_n6035 ZN=$abc$71324$new_n6036
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[8] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6037
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[9] ZN=$abc$71324$new_n6038
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[8] ZN=$abc$71324$new_n6039
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6037 A2=$abc$71324$new_n6038 Z=$abc$71324$new_n6040
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5947 A2=$abc$71324$new_n6039 B1=$abc$71324$new_n6040 B2=$abc$71324$new_n5961 ZN=$abc$71324$new_n6041
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6041 ZN=$abc$71324$new_n6042
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5854 A2=$abc$71324$new_n5945 A3=$abc$71324$new_n5947 ZN=$abc$71324$new_n6043
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5936 A2=$abc$71324$new_n6029 B1=$abc$71324$new_n6030 B2=$abc$71324$new_n5946 ZN=$abc$71324$new_n6044
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6043 A2=$abc$71324$new_n6044 ZN=$abc$71324$new_n6045
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6043 A2=$abc$71324$new_n6044 ZN=$abc$71324$new_n6046
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6042 A2=$abc$71324$new_n6046 ZN=$abc$71324$new_n6047
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6034 A2=$abc$71324$new_n6035 ZN=$abc$71324$new_n6048
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6047 A2=$abc$71324$new_n6048 B=$abc$71324$new_n6036 ZN=$abc$71324$new_n6049
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5955 A2=$abc$71324$new_n5956 ZN=$abc$71324$new_n6050
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6050 ZN=$abc$71324$new_n6051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6049 A2=$abc$71324$new_n6051 ZN=$abc$71324$new_n6052
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n6053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n6054
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n6055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n6056
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6053 A2=$abc$71324$new_n6054 Z=$abc$71324$new_n6057
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5962 A2=$abc$71324$new_n6055 B1=$abc$71324$new_n6056 B2=$abc$71324$new_n6057 ZN=$abc$71324$new_n6058
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5870 A2=$abc$71324$new_n5960 A3=$abc$71324$new_n5962 ZN=$abc$71324$new_n6059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6058 A2=$abc$71324$new_n6059 ZN=$abc$71324$new_n6060
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n6061
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n6062
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5968 A2=$abc$71324$new_n6062 Z=$abc$71324$new_n6063
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5968 A2=$abc$71324$new_n6061 A3=$abc$71324$new_n6062 Z=$abc$71324$new_n6064
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6058 A2=$abc$71324$new_n6059 ZN=$abc$71324$new_n6065
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6064 A2=$abc$71324$new_n6065 B=$abc$71324$new_n6060 ZN=$abc$71324$new_n6066
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5973 A2=$abc$71324$new_n5974 ZN=$abc$71324$new_n6067
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6042 A2=$abc$71324$new_n6046 B=$abc$71324$new_n6045 ZN=$abc$71324$new_n6068
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6068 ZN=$abc$71324$new_n6069
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6067 A2=$abc$71324$new_n6068 ZN=$abc$71324$new_n6070
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6066 A2=$abc$71324$new_n6070 ZN=$abc$71324$new_n6071
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6066 A2=$abc$71324$new_n6070 ZN=$abc$71324$new_n6072
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6049 A2=$abc$71324$new_n6051 ZN=$abc$71324$new_n6073
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6072 A2=$abc$71324$new_n6073 B=$abc$71324$new_n6052 ZN=$abc$71324$new_n6074
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5982 A2=$abc$71324$new_n5983 ZN=$abc$71324$new_n6075
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6075 ZN=$abc$71324$new_n6076
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6074 A2=$abc$71324$new_n6076 ZN=$abc$71324$new_n6077
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5991 A2=$abc$71324$new_n5992 ZN=$abc$71324$new_n6078
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n5881 A2=$abc$71324$new_n6056 B1=$abc$71324$new_n6061 B2=$abc$71324$new_n6063 ZN=$abc$71324$new_n6079
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6078 A2=$abc$71324$new_n6079 ZN=$abc$71324$new_n6080
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n6081
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5992 A2=$abc$71324$new_n6081 ZN=$abc$71324$new_n6082
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.muls.a[0] A2=$abc$71324$new_n3128 ZN=$abc$71324$new_n6083
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[14] B1=alu_m.muls.b[15] B2=alu_m.muls.a[1] ZN=$abc$71324$new_n6084
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6082 A2=$abc$71324$new_n6084 ZN=$abc$71324$new_n6085
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6083 A2=$abc$71324$new_n6085 B=$abc$71324$new_n6082 ZN=$abc$71324$new_n6086
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6078 A2=$abc$71324$new_n6079 Z=$abc$71324$new_n6087
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6087 ZN=$abc$71324$new_n6088
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6086 A2=$abc$71324$new_n6088 B=$abc$71324$new_n6080 ZN=$abc$71324$new_n6089
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5993 A2=$abc$71324$new_n5994 Z=$abc$71324$new_n6090
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6067 A2=$abc$71324$new_n6069 B=$abc$71324$new_n6071 ZN=$abc$71324$new_n6091
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6090 A2=$abc$71324$new_n6091 Z=$abc$71324$new_n6092
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6090 A2=$abc$71324$new_n6091 Z=$abc$71324$new_n6093
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6089 A2=$abc$71324$new_n6090 A3=$abc$71324$new_n6091 ZN=$abc$71324$new_n6094
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6074 A2=$abc$71324$new_n6076 ZN=$abc$71324$new_n6095
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6094 A2=$abc$71324$new_n6095 B=$abc$71324$new_n6077 ZN=$abc$71324$new_n6096
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6002 A2=$abc$71324$new_n6003 ZN=$abc$71324$new_n6097
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6097 ZN=$abc$71324$new_n6098
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6096 A2=$abc$71324$new_n6098 ZN=$abc$71324$new_n6099
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6089 A2=$abc$71324$new_n6093 B=$abc$71324$new_n6092 ZN=$abc$71324$new_n6100
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6096 A2=$abc$71324$new_n6098 ZN=$abc$71324$new_n6101
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6100 A2=$abc$71324$new_n6101 B=$abc$71324$new_n6099 ZN=$abc$71324$new_n6102
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6008 A2=$abc$71324$new_n6009 ZN=$abc$71324$new_n6103
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6102 A2=$abc$71324$new_n6103 ZN=$abc$71324$new_n6104
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6104 ZN=$abc$71324$new_n6105
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6102 A2=$abc$71324$new_n6103 ZN=$abc$71324$new_n6106
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6105 A2=$abc$71324$new_n6106 ZN=$abc$71324$new_n6107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n6108
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[12] ZN=$abc$71324$new_n6109
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6018 A2=$abc$71324$new_n6108 ZN=$abc$71324$new_n6110
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6018 A2=$abc$71324$new_n6108 Z=$abc$71324$new_n6111
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6018 A2=$abc$71324$new_n6108 ZN=$abc$71324$new_n6112
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[11] A3=$abc$71324$new_n6111 A4=$abc$71324$new_n6112 Z=$abc$71324$new_n6113
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6110 A2=$abc$71324$new_n6113 ZN=$abc$71324$new_n6114
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6020 A2=$abc$71324$new_n6022 Z=$abc$71324$new_n6115
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6110 A2=$abc$71324$new_n6113 B=$abc$71324$new_n6115 ZN=$abc$71324$new_n6116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n6117
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n6118
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6029 A2=$abc$71324$new_n6117 ZN=$abc$71324$new_n6119
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6029 A2=$abc$71324$new_n6117 Z=$abc$71324$new_n6120
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[9] A3=$abc$71324$new_n6120 Z=$abc$71324$new_n6121
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[9] B=$abc$71324$new_n6120 ZN=$abc$71324$new_n6122
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6121 A2=$abc$71324$new_n6122 Z=$abc$71324$new_n6123
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6114 A2=$abc$71324$new_n6115 Z=$abc$71324$new_n6124
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6123 A2=$abc$71324$new_n6124 B=$abc$71324$new_n6116 ZN=$abc$71324$new_n6125
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6031 A2=$abc$71324$new_n6032 ZN=$abc$71324$new_n6126
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6126 ZN=$abc$71324$new_n6127
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6125 A2=$abc$71324$new_n6127 ZN=$abc$71324$new_n6128
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[7] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[6] A2=alu_m.muls.a[7] ZN=$abc$71324$new_n6130
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6039 A2=$abc$71324$new_n6129 ZN=$abc$71324$new_n6131
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6132
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6039 A2=$abc$71324$new_n6129 ZN=$abc$71324$new_n6133
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6132 A2=$abc$71324$new_n6133 B=$abc$71324$new_n6131 ZN=$abc$71324$new_n6134
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5961 A2=$abc$71324$new_n6037 A3=$abc$71324$new_n6038 ZN=$abc$71324$new_n6135
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6119 A2=$abc$71324$new_n6121 B=$abc$71324$new_n6135 ZN=$abc$71324$new_n6136
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6119 A2=$abc$71324$new_n6121 A3=$abc$71324$new_n6135 Z=$abc$71324$new_n6137
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6136 A2=$abc$71324$new_n6137 ZN=$abc$71324$new_n6138
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6134 A2=$abc$71324$new_n6138 ZN=$abc$71324$new_n6139
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6125 A2=$abc$71324$new_n6126 Z=$abc$71324$new_n6140
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6139 A2=$abc$71324$new_n6140 B=$abc$71324$new_n6128 ZN=$abc$71324$new_n6141
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6141 ZN=$abc$71324$new_n6142
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6047 A2=$abc$71324$new_n6048 ZN=$abc$71324$new_n6143
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6142 A2=$abc$71324$new_n6143 ZN=$abc$71324$new_n6144
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n6145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n6146
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6055 A2=$abc$71324$new_n6145 Z=$abc$71324$new_n6147
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n6148
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6055 A2=$abc$71324$new_n6145 ZN=$abc$71324$new_n6149
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6147 A2=$abc$71324$new_n6149 ZN=$abc$71324$new_n6150
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6148 A2=$abc$71324$new_n6150 Z=$abc$71324$new_n6151
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6147 A2=$abc$71324$new_n6151 Z=$abc$71324$new_n6152
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6053 A2=$abc$71324$new_n6054 A3=$abc$71324$new_n6056 ZN=$abc$71324$new_n6153
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6153 ZN=$abc$71324$new_n6154
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n6155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n6156
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6155 A2=$abc$71324$new_n6156 Z=$abc$71324$new_n6157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n6158
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6081 A2=$abc$71324$new_n6155 A3=$abc$71324$new_n6156 ZN=$abc$71324$new_n6159
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6152 A2=$abc$71324$new_n6153 ZN=$abc$71324$new_n6160
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6159 A2=$abc$71324$new_n6160 ZN=$abc$71324$new_n6161
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6152 A2=$abc$71324$new_n6154 B=$abc$71324$new_n6161 ZN=$abc$71324$new_n6162
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6064 A2=$abc$71324$new_n6065 ZN=$abc$71324$new_n6163
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6134 A2=$abc$71324$new_n6138 B=$abc$71324$new_n6136 ZN=$abc$71324$new_n6164
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6164 ZN=$abc$71324$new_n6165
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6163 A2=$abc$71324$new_n6164 ZN=$abc$71324$new_n6166
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6162 A2=$abc$71324$new_n6166 ZN=$abc$71324$new_n6167
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6162 A2=$abc$71324$new_n6166 Z=$abc$71324$new_n6168
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6142 A2=$abc$71324$new_n6143 ZN=$abc$71324$new_n6169
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6168 A2=$abc$71324$new_n6169 B=$abc$71324$new_n6144 ZN=$abc$71324$new_n6170
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6072 A2=$abc$71324$new_n6073 ZN=$abc$71324$new_n6171
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6170 A2=$abc$71324$new_n6171 ZN=$abc$71324$new_n6172
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6081 A2=$abc$71324$new_n6157 B1=$abc$71324$new_n6158 B2=$abc$71324$new_n6061 ZN=$abc$71324$new_n6173
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6083 A2=$abc$71324$new_n6085 Z=$abc$71324$new_n6174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6173 A2=$abc$71324$new_n6174 ZN=$abc$71324$new_n6175
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6086 A2=$abc$71324$new_n6087 ZN=$abc$71324$new_n6176
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6163 A2=$abc$71324$new_n6165 B=$abc$71324$new_n6167 ZN=$abc$71324$new_n6177
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6176 A2=$abc$71324$new_n6177 ZN=$abc$71324$new_n6178
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6176 A2=$abc$71324$new_n6177 ZN=$abc$71324$new_n6179
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6175 A2=$abc$71324$new_n6176 A3=$abc$71324$new_n6177 Z=$abc$71324$new_n6180
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6180 ZN=$abc$71324$new_n6181
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6170 A2=$abc$71324$new_n6171 Z=$abc$71324$new_n6182
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6181 A2=$abc$71324$new_n6182 B=$abc$71324$new_n6172 ZN=$abc$71324$new_n6183
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6094 A2=$abc$71324$new_n6095 ZN=$abc$71324$new_n6184
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6183 A2=$abc$71324$new_n6184 ZN=$abc$71324$new_n6185
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6175 A2=$abc$71324$new_n6179 B=$abc$71324$new_n6178 ZN=$abc$71324$new_n6186
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6183 A2=$abc$71324$new_n6184 Z=$abc$71324$new_n6187
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6186 A2=$abc$71324$new_n6187 B=$abc$71324$new_n6185 ZN=$abc$71324$new_n6188
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6188 ZN=$abc$71324$new_n6189
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6096 A2=$abc$71324$new_n6098 A3=$abc$71324$new_n6100 ZN=$abc$71324$new_n6190
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6189 A2=$abc$71324$new_n6190 ZN=$abc$71324$new_n6191
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6188 A2=$abc$71324$new_n6190 Z=$abc$71324$new_n6192
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n6193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[11] ZN=$abc$71324$new_n6194
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6109 A2=$abc$71324$new_n6193 ZN=$abc$71324$new_n6195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n6196
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6109 A2=$abc$71324$new_n6193 Z=$abc$71324$new_n6197
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[10] A3=$abc$71324$new_n6197 Z=$abc$71324$new_n6198
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6195 A2=$abc$71324$new_n6198 ZN=$abc$71324$new_n6199
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[11] B1=$abc$71324$new_n6111 B2=$abc$71324$new_n6112 ZN=$abc$71324$new_n6200
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6113 A2=$abc$71324$new_n6200 ZN=$abc$71324$new_n6201
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6195 A2=$abc$71324$new_n6198 B=$abc$71324$new_n6201 ZN=$abc$71324$new_n6202
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[9] ZN=$abc$71324$new_n6203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[9] ZN=$abc$71324$new_n6204
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6118 A2=$abc$71324$new_n6203 ZN=$abc$71324$new_n6205
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6118 A2=$abc$71324$new_n6203 Z=$abc$71324$new_n6206
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[8] A3=$abc$71324$new_n6206 Z=$abc$71324$new_n6207
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[8] B=$abc$71324$new_n6206 ZN=$abc$71324$new_n6208
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6207 A2=$abc$71324$new_n6208 Z=$abc$71324$new_n6209
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6199 A2=$abc$71324$new_n6201 Z=$abc$71324$new_n6210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6209 A2=$abc$71324$new_n6210 B=$abc$71324$new_n6202 ZN=$abc$71324$new_n6211
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6123 A2=$abc$71324$new_n6124 ZN=$abc$71324$new_n6212
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6212 ZN=$abc$71324$new_n6213
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6211 A2=$abc$71324$new_n6213 ZN=$abc$71324$new_n6214
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6215
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[6] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6216
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6130 A2=$abc$71324$new_n6215 ZN=$abc$71324$new_n6217
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6218
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6130 A2=$abc$71324$new_n6215 ZN=$abc$71324$new_n6219
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6218 A2=$abc$71324$new_n6219 B=$abc$71324$new_n6217 ZN=$abc$71324$new_n6220
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6039 A2=$abc$71324$new_n6129 A3=$abc$71324$new_n6132 Z=$abc$71324$new_n6221
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6205 A2=$abc$71324$new_n6207 B=$abc$71324$new_n6221 ZN=$abc$71324$new_n6222
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6205 A2=$abc$71324$new_n6207 A3=$abc$71324$new_n6221 Z=$abc$71324$new_n6223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6222 A2=$abc$71324$new_n6223 ZN=$abc$71324$new_n6224
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6220 A2=$abc$71324$new_n6224 ZN=$abc$71324$new_n6225
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6211 A2=$abc$71324$new_n6212 Z=$abc$71324$new_n6226
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6225 A2=$abc$71324$new_n6226 B=$abc$71324$new_n6214 ZN=$abc$71324$new_n6227
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6227 ZN=$abc$71324$new_n6228
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6139 A2=$abc$71324$new_n6140 ZN=$abc$71324$new_n6229
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6228 A2=$abc$71324$new_n6229 ZN=$abc$71324$new_n6230
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n6231
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n6232
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6146 A2=$abc$71324$new_n6231 ZN=$abc$71324$new_n6233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n6234
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6146 A2=$abc$71324$new_n6231 ZN=$abc$71324$new_n6235
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6234 A2=$abc$71324$new_n6235 ZN=$abc$71324$new_n6236
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6148 A2=$abc$71324$new_n6150 Z=$abc$71324$new_n6237
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6233 A2=$abc$71324$new_n6236 B=$abc$71324$new_n6237 ZN=$abc$71324$new_n6238
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[14] ZN=$abc$71324$new_n6239
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n6240
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n6241
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6158 A2=$abc$71324$new_n6240 Z=$abc$71324$new_n6242
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6158 A2=$abc$71324$new_n6240 Z=$abc$71324$new_n6243
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[14] A3=$abc$71324$new_n6243 ZN=$abc$71324$new_n6244
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6239 A2=$abc$71324$new_n6243 Z=$abc$71324$new_n6245
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6233 A2=$abc$71324$new_n6236 A3=$abc$71324$new_n6237 Z=$abc$71324$new_n6246
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6238 A2=$abc$71324$new_n6246 ZN=$abc$71324$new_n6247
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6245 A2=$abc$71324$new_n6247 B=$abc$71324$new_n6238 ZN=$abc$71324$new_n6248
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6159 A2=$abc$71324$new_n6160 ZN=$abc$71324$new_n6249
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6220 A2=$abc$71324$new_n6224 B=$abc$71324$new_n6222 ZN=$abc$71324$new_n6250
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6250 ZN=$abc$71324$new_n6251
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6249 A2=$abc$71324$new_n6250 ZN=$abc$71324$new_n6252
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6248 A2=$abc$71324$new_n6252 ZN=$abc$71324$new_n6253
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6248 A2=$abc$71324$new_n6252 Z=$abc$71324$new_n6254
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6228 A2=$abc$71324$new_n6229 ZN=$abc$71324$new_n6255
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6254 A2=$abc$71324$new_n6255 B=$abc$71324$new_n6230 ZN=$abc$71324$new_n6256
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6141 A2=$abc$71324$new_n6143 A3=$abc$71324$new_n6168 Z=$abc$71324$new_n6257
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[15] ZN=$abc$71324$new_n6258
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6242 A2=$abc$71324$new_n6244 Z=$abc$71324$new_n6259
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6258 A2=$abc$71324$new_n6259 Z=$abc$71324$new_n6260
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6173 A2=$abc$71324$new_n6174 Z=$abc$71324$new_n6261
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6249 A2=$abc$71324$new_n6251 B=$abc$71324$new_n6253 ZN=$abc$71324$new_n6262
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6261 A2=$abc$71324$new_n6262 ZN=$abc$71324$new_n6263
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6261 A2=$abc$71324$new_n6262 ZN=$abc$71324$new_n6264
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6260 A2=$abc$71324$new_n6261 A3=$abc$71324$new_n6262 Z=$abc$71324$new_n6265
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6265 ZN=$abc$71324$new_n6266
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6256 A2=$abc$71324$new_n6257 Z=$abc$71324$new_n6267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6266 A2=$abc$71324$new_n6267 ZN=$abc$71324$new_n6268
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6256 A2=$abc$71324$new_n6257 B=$abc$71324$new_n6268 ZN=$abc$71324$new_n6269
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6180 A2=$abc$71324$new_n6182 ZN=$abc$71324$new_n6270
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6269 A2=$abc$71324$new_n6270 ZN=$abc$71324$new_n6271
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6260 A2=$abc$71324$new_n6264 B=$abc$71324$new_n6263 ZN=$abc$71324$new_n6272
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6269 A2=$abc$71324$new_n6270 ZN=$abc$71324$new_n6273
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6273 ZN=$abc$71324$new_n6274
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6272 A2=$abc$71324$new_n6274 ZN=$abc$71324$new_n6275
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6271 A2=$abc$71324$new_n6275 Z=$abc$71324$new_n6276
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6186 A2=$abc$71324$new_n6187 ZN=$abc$71324$new_n6277
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6276 A2=$abc$71324$new_n6277 ZN=$abc$71324$new_n6278
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6276 A2=$abc$71324$new_n6277 Z=$abc$71324$new_n6279
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n6280
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[10] ZN=$abc$71324$new_n6281
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6194 A2=$abc$71324$new_n6280 ZN=$abc$71324$new_n6282
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[9] Z=$abc$71324$new_n6283
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[10] B1=alu_m.muls.a[11] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6284
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6284 ZN=$abc$71324$new_n6285
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6283 A2=$abc$71324$new_n6285 B=$abc$71324$new_n6282 ZN=$abc$71324$new_n6286
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6286 ZN=$abc$71324$new_n6287
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6196 A2=$abc$71324$new_n6197 ZN=$abc$71324$new_n6288
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6287 A2=$abc$71324$new_n6288 ZN=$abc$71324$new_n6289
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[8] ZN=$abc$71324$new_n6290
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[8] ZN=$abc$71324$new_n6291
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6204 A2=$abc$71324$new_n6290 ZN=$abc$71324$new_n6292
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6204 A2=$abc$71324$new_n6290 Z=$abc$71324$new_n6293
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[7] A3=$abc$71324$new_n6293 Z=$abc$71324$new_n6294
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[7] B=$abc$71324$new_n6293 ZN=$abc$71324$new_n6295
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6294 A2=$abc$71324$new_n6295 Z=$abc$71324$new_n6296
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6286 A2=$abc$71324$new_n6288 Z=$abc$71324$new_n6297
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6296 A2=$abc$71324$new_n6297 B=$abc$71324$new_n6289 ZN=$abc$71324$new_n6298
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6209 A2=$abc$71324$new_n6210 ZN=$abc$71324$new_n6299
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6299 ZN=$abc$71324$new_n6300
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6298 A2=$abc$71324$new_n6300 ZN=$abc$71324$new_n6301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6302
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6303
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6216 A2=$abc$71324$new_n6302 ZN=$abc$71324$new_n6304
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6216 A2=$abc$71324$new_n6302 ZN=$abc$71324$new_n6306
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6305 A2=$abc$71324$new_n6306 B=$abc$71324$new_n6304 ZN=$abc$71324$new_n6307
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6130 A2=$abc$71324$new_n6215 A3=$abc$71324$new_n6218 Z=$abc$71324$new_n6308
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6292 A2=$abc$71324$new_n6294 B=$abc$71324$new_n6308 ZN=$abc$71324$new_n6309
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6292 A2=$abc$71324$new_n6294 A3=$abc$71324$new_n6308 Z=$abc$71324$new_n6310
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6309 A2=$abc$71324$new_n6310 ZN=$abc$71324$new_n6311
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6307 A2=$abc$71324$new_n6311 ZN=$abc$71324$new_n6312
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6298 A2=$abc$71324$new_n6299 Z=$abc$71324$new_n6313
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6312 A2=$abc$71324$new_n6313 B=$abc$71324$new_n6301 ZN=$abc$71324$new_n6314
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6314 ZN=$abc$71324$new_n6315
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6225 A2=$abc$71324$new_n6226 ZN=$abc$71324$new_n6316
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6315 A2=$abc$71324$new_n6316 ZN=$abc$71324$new_n6317
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n6318
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n6319
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6232 A2=$abc$71324$new_n6318 ZN=$abc$71324$new_n6320
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n6321
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6232 A2=$abc$71324$new_n6318 ZN=$abc$71324$new_n6322
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6321 A2=$abc$71324$new_n6322 ZN=$abc$71324$new_n6323
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6234 A2=$abc$71324$new_n6235 Z=$abc$71324$new_n6324
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6320 A2=$abc$71324$new_n6323 B=$abc$71324$new_n6324 ZN=$abc$71324$new_n6325
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[13] ZN=$abc$71324$new_n6326
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6241 A2=$abc$71324$new_n6326 ZN=$abc$71324$new_n6327
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[12] ZN=$abc$71324$new_n6328
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6240 A2=$abc$71324$new_n6328 Z=$abc$71324$new_n6329
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6327 A2=$abc$71324$new_n6329 ZN=$abc$71324$new_n6330
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6320 A2=$abc$71324$new_n6323 A3=$abc$71324$new_n6324 Z=$abc$71324$new_n6331
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6325 A2=$abc$71324$new_n6331 ZN=$abc$71324$new_n6332
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6330 A2=$abc$71324$new_n6332 B=$abc$71324$new_n6325 ZN=$abc$71324$new_n6333
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6245 A2=$abc$71324$new_n6247 ZN=$abc$71324$new_n6334
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6307 A2=$abc$71324$new_n6311 B=$abc$71324$new_n6309 ZN=$abc$71324$new_n6335
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6335 ZN=$abc$71324$new_n6336
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6334 A2=$abc$71324$new_n6335 ZN=$abc$71324$new_n6337
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6333 A2=$abc$71324$new_n6337 ZN=$abc$71324$new_n6338
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6333 A2=$abc$71324$new_n6337 Z=$abc$71324$new_n6339
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6315 A2=$abc$71324$new_n6316 ZN=$abc$71324$new_n6340
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6339 A2=$abc$71324$new_n6340 B=$abc$71324$new_n6317 ZN=$abc$71324$new_n6341
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6228 A2=$abc$71324$new_n6229 A3=$abc$71324$new_n6254 ZN=$abc$71324$new_n6342
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6341 A2=$abc$71324$new_n6342 ZN=$abc$71324$new_n6343
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6258 A2=$abc$71324$new_n6259 Z=$abc$71324$new_n6344
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6334 A2=$abc$71324$new_n6336 B=$abc$71324$new_n6338 ZN=$abc$71324$new_n6345
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6344 A2=$abc$71324$new_n6345 ZN=$abc$71324$new_n6346
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6344 A2=$abc$71324$new_n6345 Z=$abc$71324$new_n6347
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6341 A2=$abc$71324$new_n6342 Z=$abc$71324$new_n6348
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6347 A2=$abc$71324$new_n6348 B=$abc$71324$new_n6343 ZN=$abc$71324$new_n6349
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6265 A2=$abc$71324$new_n6267 ZN=$abc$71324$new_n6350
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6350 ZN=$abc$71324$new_n6351
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6349 A2=$abc$71324$new_n6351 ZN=$abc$71324$new_n6352
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6349 A2=$abc$71324$new_n6350 ZN=$abc$71324$new_n6353
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n6344 A2=$abc$71324$new_n6345 A3=$abc$71324$new_n6353 Z=$abc$71324$new_n6354
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6352 A2=$abc$71324$new_n6354 ZN=$abc$71324$new_n6355
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6272 A2=$abc$71324$new_n6273 Z=$abc$71324$new_n6356
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6355 A2=$abc$71324$new_n6356 Z=$abc$71324$new_n6357
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6355 A2=$abc$71324$new_n6356 ZN=$abc$71324$new_n6358
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6357 A2=$abc$71324$new_n6358 ZN=$abc$71324$new_n6359
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[9] ZN=$abc$71324$new_n6360
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[9] ZN=$abc$71324$new_n6361
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[8] ZN=$abc$71324$new_n6362
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[9] B1=alu_m.muls.a[10] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6363
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6280 A2=$abc$71324$new_n6361 B1=$abc$71324$new_n6362 B2=$abc$71324$new_n6363 ZN=$abc$71324$new_n6364
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6194 A2=$abc$71324$new_n6280 A3=$abc$71324$new_n6283 Z=$abc$71324$new_n6365
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6364 A2=$abc$71324$new_n6365 ZN=$abc$71324$new_n6366
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[6] ZN=$abc$71324$new_n6367
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[7] ZN=$abc$71324$new_n6368
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[7] ZN=$abc$71324$new_n6369
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6291 A2=$abc$71324$new_n6368 ZN=$abc$71324$new_n6370
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6291 A2=$abc$71324$new_n6368 Z=$abc$71324$new_n6371
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.b[5] A2=alu_m.muls.a[6] A3=$abc$71324$new_n6371 Z=$abc$71324$new_n6372
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6367 A2=$abc$71324$new_n6371 Z=$abc$71324$new_n6373
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6364 A2=$abc$71324$new_n6365 ZN=$abc$71324$new_n6374
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6373 A2=$abc$71324$new_n6374 B=$abc$71324$new_n6366 ZN=$abc$71324$new_n6375
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6296 A2=$abc$71324$new_n6297 ZN=$abc$71324$new_n6376
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6376 ZN=$abc$71324$new_n6377
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6375 A2=$abc$71324$new_n6377 ZN=$abc$71324$new_n6378
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6379
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6380
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6303 A2=$abc$71324$new_n6379 ZN=$abc$71324$new_n6381
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6382
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6303 A2=$abc$71324$new_n6379 ZN=$abc$71324$new_n6383
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6382 A2=$abc$71324$new_n6383 B=$abc$71324$new_n6381 ZN=$abc$71324$new_n6384
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6216 A2=$abc$71324$new_n6302 A3=$abc$71324$new_n6305 Z=$abc$71324$new_n6385
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6370 A2=$abc$71324$new_n6372 B=$abc$71324$new_n6385 ZN=$abc$71324$new_n6386
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6370 A2=$abc$71324$new_n6372 A3=$abc$71324$new_n6385 Z=$abc$71324$new_n6387
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6386 A2=$abc$71324$new_n6387 ZN=$abc$71324$new_n6388
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6384 A2=$abc$71324$new_n6388 ZN=$abc$71324$new_n6389
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6375 A2=$abc$71324$new_n6376 Z=$abc$71324$new_n6390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6389 A2=$abc$71324$new_n6390 B=$abc$71324$new_n6378 ZN=$abc$71324$new_n6391
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6312 A2=$abc$71324$new_n6313 ZN=$abc$71324$new_n6392
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6392 ZN=$abc$71324$new_n6393
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[10] ZN=$abc$71324$new_n6394
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6319 A2=$abc$71324$new_n6394 Z=$abc$71324$new_n6395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[11] ZN=$abc$71324$new_n6396
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6319 A2=$abc$71324$new_n6394 ZN=$abc$71324$new_n6397
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6395 A2=$abc$71324$new_n6397 ZN=$abc$71324$new_n6398
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6396 A2=$abc$71324$new_n6398 B=$abc$71324$new_n6395 ZN=$abc$71324$new_n6399
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6321 A2=$abc$71324$new_n6322 Z=$abc$71324$new_n6400
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6399 A2=$abc$71324$new_n6400 ZN=$abc$71324$new_n6401
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6399 A2=$abc$71324$new_n6400 ZN=$abc$71324$new_n6402
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6328 A2=$abc$71324$new_n6402 B=$abc$71324$new_n6401 ZN=$abc$71324$new_n6403
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6330 A2=$abc$71324$new_n6332 ZN=$abc$71324$new_n6404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6384 A2=$abc$71324$new_n6388 B=$abc$71324$new_n6386 ZN=$abc$71324$new_n6405
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6405 ZN=$abc$71324$new_n6406
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6404 A2=$abc$71324$new_n6406 ZN=$abc$71324$new_n6407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6404 A2=$abc$71324$new_n6406 ZN=$abc$71324$new_n6408
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6403 A2=$abc$71324$new_n6404 A3=$abc$71324$new_n6405 ZN=$abc$71324$new_n6409
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6391 A2=$abc$71324$new_n6392 ZN=$abc$71324$new_n6410
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6409 A2=$abc$71324$new_n6410 Z=$abc$71324$new_n6411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6391 A2=$abc$71324$new_n6393 B=$abc$71324$new_n6411 ZN=$abc$71324$new_n6412
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6314 A2=$abc$71324$new_n6316 A3=$abc$71324$new_n6339 Z=$abc$71324$new_n6413
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6412 A2=$abc$71324$new_n6413 ZN=$abc$71324$new_n6414
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6403 A2=$abc$71324$new_n6408 B=$abc$71324$new_n6407 ZN=$abc$71324$new_n6415
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6329 A2=$abc$71324$new_n6415 ZN=$abc$71324$new_n6416
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6329 A2=$abc$71324$new_n6415 ZN=$abc$71324$new_n6417
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6417 ZN=$abc$71324$new_n6418
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6412 A2=$abc$71324$new_n6413 Z=$abc$71324$new_n6419
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6418 A2=$abc$71324$new_n6419 B=$abc$71324$new_n6414 ZN=$abc$71324$new_n6420
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6347 A2=$abc$71324$new_n6348 Z=$abc$71324$new_n6421
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6421 ZN=$abc$71324$new_n6422
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6420 A2=$abc$71324$new_n6422 ZN=$abc$71324$new_n6423
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6420 A2=$abc$71324$new_n6421 ZN=$abc$71324$new_n6424
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6416 A2=$abc$71324$new_n6424 B=$abc$71324$new_n6423 ZN=$abc$71324$new_n6425
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6346 A2=$abc$71324$new_n6353 Z=$abc$71324$new_n6426
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6425 A2=$abc$71324$new_n6426 ZN=$abc$71324$new_n6427
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[8] ZN=$abc$71324$new_n6428
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[8] ZN=$abc$71324$new_n6429
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[7] ZN=$abc$71324$new_n6430
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[8] B1=alu_m.muls.a[9] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6431
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6360 A2=$abc$71324$new_n6429 B1=$abc$71324$new_n6430 B2=$abc$71324$new_n6431 ZN=$abc$71324$new_n6432
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6281 A2=$abc$71324$new_n6360 A3=$abc$71324$new_n6362 ZN=$abc$71324$new_n6433
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6432 A2=$abc$71324$new_n6433 ZN=$abc$71324$new_n6434
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[5] ZN=$abc$71324$new_n6435
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[6] ZN=$abc$71324$new_n6436
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6369 A2=$abc$71324$new_n6436 ZN=$abc$71324$new_n6437
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6369 A2=$abc$71324$new_n6436 Z=$abc$71324$new_n6438
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.a[5] A2=alu_m.muls.b[5] A3=$abc$71324$new_n6438 Z=$abc$71324$new_n6439
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6435 A2=$abc$71324$new_n6438 Z=$abc$71324$new_n6440
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6432 A2=$abc$71324$new_n6433 ZN=$abc$71324$new_n6441
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6440 A2=$abc$71324$new_n6441 B=$abc$71324$new_n6434 ZN=$abc$71324$new_n6442
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6373 A2=$abc$71324$new_n6374 ZN=$abc$71324$new_n6443
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6443 ZN=$abc$71324$new_n6444
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6442 A2=$abc$71324$new_n6444 ZN=$abc$71324$new_n6445
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6446
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6447
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6380 A2=$abc$71324$new_n6446 ZN=$abc$71324$new_n6448
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6380 A2=$abc$71324$new_n6446 ZN=$abc$71324$new_n6450
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6449 A2=$abc$71324$new_n6450 B=$abc$71324$new_n6448 ZN=$abc$71324$new_n6451
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6303 A2=$abc$71324$new_n6379 A3=$abc$71324$new_n6382 Z=$abc$71324$new_n6452
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6437 A2=$abc$71324$new_n6439 B=$abc$71324$new_n6452 ZN=$abc$71324$new_n6453
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6437 A2=$abc$71324$new_n6439 A3=$abc$71324$new_n6452 Z=$abc$71324$new_n6454
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6453 A2=$abc$71324$new_n6454 ZN=$abc$71324$new_n6455
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6451 A2=$abc$71324$new_n6455 ZN=$abc$71324$new_n6456
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6442 A2=$abc$71324$new_n6443 Z=$abc$71324$new_n6457
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6456 A2=$abc$71324$new_n6457 B=$abc$71324$new_n6445 ZN=$abc$71324$new_n6458
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6389 A2=$abc$71324$new_n6390 ZN=$abc$71324$new_n6459
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6459 ZN=$abc$71324$new_n6460
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6458 A2=$abc$71324$new_n6460 ZN=$abc$71324$new_n6461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[9] ZN=$abc$71324$new_n6462
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6394 A2=$abc$71324$new_n6462 ZN=$abc$71324$new_n6463
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6396 A2=$abc$71324$new_n6398 Z=$abc$71324$new_n6464
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6463 A2=$abc$71324$new_n6464 ZN=$abc$71324$new_n6465
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6328 A2=$abc$71324$new_n6399 A3=$abc$71324$new_n6400 ZN=$abc$71324$new_n6466
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6451 A2=$abc$71324$new_n6455 B=$abc$71324$new_n6453 ZN=$abc$71324$new_n6467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6466 A2=$abc$71324$new_n6467 ZN=$abc$71324$new_n6468
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6466 A2=$abc$71324$new_n6467 ZN=$abc$71324$new_n6469
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6465 A2=$abc$71324$new_n6466 A3=$abc$71324$new_n6467 Z=$abc$71324$new_n6470
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6458 A2=$abc$71324$new_n6459 Z=$abc$71324$new_n6471
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6470 A2=$abc$71324$new_n6471 B=$abc$71324$new_n6461 ZN=$abc$71324$new_n6472
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6409 A2=$abc$71324$new_n6410 ZN=$abc$71324$new_n6473
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6473 ZN=$abc$71324$new_n6474
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6472 A2=$abc$71324$new_n6474 ZN=$abc$71324$new_n6475
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6465 A2=$abc$71324$new_n6469 B=$abc$71324$new_n6468 ZN=$abc$71324$new_n6476
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6472 A2=$abc$71324$new_n6473 Z=$abc$71324$new_n6477
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6477 ZN=$abc$71324$new_n6478
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6476 A2=$abc$71324$new_n6478 ZN=$abc$71324$new_n6479
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6475 A2=$abc$71324$new_n6479 ZN=$abc$71324$new_n6480
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6417 A2=$abc$71324$new_n6419 ZN=$abc$71324$new_n6481
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6480 A2=$abc$71324$new_n6481 ZN=$abc$71324$new_n6482
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6482 ZN=$abc$71324$new_n6483
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6416 A2=$abc$71324$new_n6424 Z=$abc$71324$new_n6484
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6483 A2=$abc$71324$new_n6484 ZN=$abc$71324$new_n6485
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6483 A2=$abc$71324$new_n6484 ZN=$abc$71324$new_n6486
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[7] ZN=$abc$71324$new_n6487
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[7] ZN=$abc$71324$new_n6488
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[6] ZN=$abc$71324$new_n6489
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[8] B1=alu_m.muls.a[7] B2=alu_m.muls.b[1] ZN=$abc$71324$new_n6490
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6428 A2=$abc$71324$new_n6488 B1=$abc$71324$new_n6489 B2=$abc$71324$new_n6490 ZN=$abc$71324$new_n6491
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6361 A2=$abc$71324$new_n6428 A3=$abc$71324$new_n6430 ZN=$abc$71324$new_n6492
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6491 A2=$abc$71324$new_n6492 ZN=$abc$71324$new_n6493
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[5] ZN=$abc$71324$new_n6494
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=alu_m.muls.b[3] A2=alu_m.muls.b[4] A3=alu_m.muls.a[5] A4=alu_m.muls.a[6] Z=$abc$71324$new_n6495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[4] A2=alu_m.muls.a[5] B1=alu_m.muls.a[6] B2=alu_m.muls.b[3] ZN=$abc$71324$new_n6496
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6495 A2=$abc$71324$new_n6496 ZN=$abc$71324$new_n6497
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6494 A2=$abc$71324$new_n6495 A3=$abc$71324$new_n6496 ZN=$abc$71324$new_n6498
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6494 A2=$abc$71324$new_n6497 Z=$abc$71324$new_n6499
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6491 A2=$abc$71324$new_n6492 ZN=$abc$71324$new_n6500
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6499 A2=$abc$71324$new_n6500 B=$abc$71324$new_n6493 ZN=$abc$71324$new_n6501
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6440 A2=$abc$71324$new_n6441 ZN=$abc$71324$new_n6502
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6502 ZN=$abc$71324$new_n6503
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6501 A2=$abc$71324$new_n6503 ZN=$abc$71324$new_n6504
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6506
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6447 A2=$abc$71324$new_n6505 ZN=$abc$71324$new_n6507
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6508
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6447 A2=$abc$71324$new_n6505 ZN=$abc$71324$new_n6509
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6508 A2=$abc$71324$new_n6509 B=$abc$71324$new_n6507 ZN=$abc$71324$new_n6510
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6380 A2=$abc$71324$new_n6446 A3=$abc$71324$new_n6449 Z=$abc$71324$new_n6511
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6495 A2=$abc$71324$new_n6498 ZN=$abc$71324$new_n6512
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6495 A2=$abc$71324$new_n6498 B=$abc$71324$new_n6511 ZN=$abc$71324$new_n6513
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6511 A2=$abc$71324$new_n6512 Z=$abc$71324$new_n6514
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6510 A2=$abc$71324$new_n6514 ZN=$abc$71324$new_n6515
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6501 A2=$abc$71324$new_n6502 Z=$abc$71324$new_n6516
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6515 A2=$abc$71324$new_n6516 B=$abc$71324$new_n6504 ZN=$abc$71324$new_n6517
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6451 A2=$abc$71324$new_n6455 A3=$abc$71324$new_n6457 Z=$abc$71324$new_n6518
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6518 ZN=$abc$71324$new_n6519
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6517 A2=$abc$71324$new_n6519 ZN=$abc$71324$new_n6520
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6463 A2=$abc$71324$new_n6464 Z=$abc$71324$new_n6521
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6510 A2=$abc$71324$new_n6514 B=$abc$71324$new_n6513 ZN=$abc$71324$new_n6522
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6521 A2=$abc$71324$new_n6522 ZN=$abc$71324$new_n6523
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6521 A2=$abc$71324$new_n6522 ZN=$abc$71324$new_n6524
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6517 A2=$abc$71324$new_n6519 ZN=$abc$71324$new_n6525
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6524 A2=$abc$71324$new_n6525 B=$abc$71324$new_n6520 ZN=$abc$71324$new_n6526
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6470 A2=$abc$71324$new_n6471 ZN=$abc$71324$new_n6527
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6527 ZN=$abc$71324$new_n6528
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6526 A2=$abc$71324$new_n6528 ZN=$abc$71324$new_n6529
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6526 A2=$abc$71324$new_n6527 Z=$abc$71324$new_n6530
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6523 A2=$abc$71324$new_n6530 B=$abc$71324$new_n6529 ZN=$abc$71324$new_n6531
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6476 A2=$abc$71324$new_n6477 ZN=$abc$71324$new_n6532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6531 A2=$abc$71324$new_n6532 ZN=$abc$71324$new_n6533
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6480 A2=$abc$71324$new_n6481 ZN=$abc$71324$new_n6534
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6533 A2=$abc$71324$new_n6534 ZN=$abc$71324$new_n6535
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6533 A2=$abc$71324$new_n6534 Z=$abc$71324$new_n6536
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[6] ZN=$abc$71324$new_n6537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[6] ZN=$abc$71324$new_n6538
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[6] B1=alu_m.muls.a[7] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6539
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[5] ZN=$abc$71324$new_n6540
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6487 A2=$abc$71324$new_n6538 B1=$abc$71324$new_n6539 B2=$abc$71324$new_n6540 ZN=$abc$71324$new_n6541
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6429 A2=$abc$71324$new_n6487 A3=$abc$71324$new_n6489 ZN=$abc$71324$new_n6542
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6541 A2=$abc$71324$new_n6542 ZN=$abc$71324$new_n6543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[5] ZN=$abc$71324$new_n6544
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[4] A3=alu_m.muls.b[4] A4=alu_m.muls.a[5] Z=$abc$71324$new_n6545
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.a[4] A2=alu_m.muls.b[4] B1=alu_m.muls.a[5] B2=alu_m.muls.b[3] ZN=$abc$71324$new_n6546
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6545 A2=$abc$71324$new_n6546 ZN=$abc$71324$new_n6547
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6544 A2=$abc$71324$new_n6545 A3=$abc$71324$new_n6546 ZN=$abc$71324$new_n6548
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6544 A2=$abc$71324$new_n6547 Z=$abc$71324$new_n6549
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6541 A2=$abc$71324$new_n6542 ZN=$abc$71324$new_n6550
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6549 A2=$abc$71324$new_n6550 B=$abc$71324$new_n6543 ZN=$abc$71324$new_n6551
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6499 A2=$abc$71324$new_n6500 Z=$abc$71324$new_n6552
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6551 A2=$abc$71324$new_n6552 ZN=$abc$71324$new_n6553
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6554
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6555
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6506 A2=$abc$71324$new_n6554 ZN=$abc$71324$new_n6556
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[8] Z=$abc$71324$new_n6557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6506 A2=$abc$71324$new_n6554 ZN=$abc$71324$new_n6558
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6557 A2=$abc$71324$new_n6558 B=$abc$71324$new_n6556 ZN=$abc$71324$new_n6559
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6447 A2=$abc$71324$new_n6505 A3=$abc$71324$new_n6508 Z=$abc$71324$new_n6560
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6545 A2=$abc$71324$new_n6548 ZN=$abc$71324$new_n6561
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6545 A2=$abc$71324$new_n6548 B=$abc$71324$new_n6560 ZN=$abc$71324$new_n6562
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6560 A2=$abc$71324$new_n6561 Z=$abc$71324$new_n6563
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6559 A2=$abc$71324$new_n6563 ZN=$abc$71324$new_n6564
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6551 A2=$abc$71324$new_n6552 ZN=$abc$71324$new_n6565
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6564 A2=$abc$71324$new_n6565 B=$abc$71324$new_n6553 ZN=$abc$71324$new_n6566
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6515 A2=$abc$71324$new_n6516 ZN=$abc$71324$new_n6567
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6567 ZN=$abc$71324$new_n6568
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6566 A2=$abc$71324$new_n6568 ZN=$abc$71324$new_n6569
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[9] B1=alu_m.muls.b[10] B2=alu_m.muls.a[0] ZN=$abc$71324$new_n6570
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6463 A2=$abc$71324$new_n6570 ZN=$abc$71324$new_n6571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6559 A2=$abc$71324$new_n6563 B=$abc$71324$new_n6562 ZN=$abc$71324$new_n6572
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6571 A2=$abc$71324$new_n6572 ZN=$abc$71324$new_n6573
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6571 A2=$abc$71324$new_n6572 ZN=$abc$71324$new_n6574
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6566 A2=$abc$71324$new_n6567 Z=$abc$71324$new_n6575
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6574 A2=$abc$71324$new_n6575 B=$abc$71324$new_n6569 ZN=$abc$71324$new_n6576
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6524 A2=$abc$71324$new_n6525 ZN=$abc$71324$new_n6577
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6577 ZN=$abc$71324$new_n6578
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6576 A2=$abc$71324$new_n6578 ZN=$abc$71324$new_n6579
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6576 A2=$abc$71324$new_n6577 Z=$abc$71324$new_n6580
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6573 A2=$abc$71324$new_n6580 B=$abc$71324$new_n6579 ZN=$abc$71324$new_n6581
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6523 A2=$abc$71324$new_n6530 ZN=$abc$71324$new_n6582
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6582 ZN=$abc$71324$new_n6583
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6581 A2=$abc$71324$new_n6583 ZN=$abc$71324$new_n6584
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6531 A2=$abc$71324$new_n6532 ZN=$abc$71324$new_n6585
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6584 A2=$abc$71324$new_n6585 ZN=$abc$71324$new_n6586
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6586 ZN=$abc$71324$new_n6587
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6584 A2=$abc$71324$new_n6585 ZN=$abc$71324$new_n6588
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[5] ZN=$abc$71324$new_n6589
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[5] ZN=$abc$71324$new_n6590
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[4] ZN=$abc$71324$new_n6591
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[5] B1=alu_m.muls.a[6] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6592
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6537 A2=$abc$71324$new_n6590 B1=$abc$71324$new_n6591 B2=$abc$71324$new_n6592 ZN=$abc$71324$new_n6593
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6488 A2=$abc$71324$new_n6537 A3=$abc$71324$new_n6540 ZN=$abc$71324$new_n6594
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6593 A2=$abc$71324$new_n6594 ZN=$abc$71324$new_n6595
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6593 A2=$abc$71324$new_n6594 ZN=$abc$71324$new_n6596
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[5] ZN=$abc$71324$new_n6597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[3] ZN=$abc$71324$new_n6598
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=alu_m.muls.a[3] A2=alu_m.muls.b[3] A3=alu_m.muls.a[4] A4=alu_m.muls.b[4] Z=$abc$71324$new_n6599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[3] A2=alu_m.muls.a[4] B1=alu_m.muls.b[4] B2=alu_m.muls.a[3] ZN=$abc$71324$new_n6600
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6599 A2=$abc$71324$new_n6600 ZN=$abc$71324$new_n6601
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6597 A2=$abc$71324$new_n6599 A3=$abc$71324$new_n6600 ZN=$abc$71324$new_n6602
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6597 A2=$abc$71324$new_n6601 Z=$abc$71324$new_n6603
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6596 A2=$abc$71324$new_n6603 B=$abc$71324$new_n6595 ZN=$abc$71324$new_n6604
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6549 A2=$abc$71324$new_n6550 Z=$abc$71324$new_n6605
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6604 A2=$abc$71324$new_n6605 ZN=$abc$71324$new_n6606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[7] ZN=$abc$71324$new_n6607
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[6] ZN=$abc$71324$new_n6608
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6554 A2=$abc$71324$new_n6608 Z=$abc$71324$new_n6609
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6506 A2=$abc$71324$new_n6554 A3=$abc$71324$new_n6557 Z=$abc$71324$new_n6610
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6599 A2=$abc$71324$new_n6602 ZN=$abc$71324$new_n6611
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6611 ZN=$abc$71324$new_n6612
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6610 A2=$abc$71324$new_n6612 ZN=$abc$71324$new_n6613
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6610 A2=$abc$71324$new_n6612 ZN=$abc$71324$new_n6614
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6609 A2=$abc$71324$new_n6610 A3=$abc$71324$new_n6611 ZN=$abc$71324$new_n6615
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6604 A2=$abc$71324$new_n6605 ZN=$abc$71324$new_n6616
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6615 A2=$abc$71324$new_n6616 B=$abc$71324$new_n6606 ZN=$abc$71324$new_n6617
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6564 A2=$abc$71324$new_n6565 Z=$abc$71324$new_n6618
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6617 A2=$abc$71324$new_n6618 ZN=$abc$71324$new_n6619
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6609 A2=$abc$71324$new_n6614 B=$abc$71324$new_n6613 ZN=$abc$71324$new_n6620
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[9] A3=$abc$71324$new_n6620 ZN=$abc$71324$new_n6621
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6462 A2=$abc$71324$new_n6620 Z=$abc$71324$new_n6622
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6617 A2=$abc$71324$new_n6618 ZN=$abc$71324$new_n6623
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6622 A2=$abc$71324$new_n6623 B=$abc$71324$new_n6619 ZN=$abc$71324$new_n6624
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6574 A2=$abc$71324$new_n6575 ZN=$abc$71324$new_n6625
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6625 ZN=$abc$71324$new_n6626
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6624 A2=$abc$71324$new_n6626 ZN=$abc$71324$new_n6627
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6624 A2=$abc$71324$new_n6625 Z=$abc$71324$new_n6628
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6621 A2=$abc$71324$new_n6628 B=$abc$71324$new_n6627 ZN=$abc$71324$new_n6629
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6573 A2=$abc$71324$new_n6580 ZN=$abc$71324$new_n6630
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6630 ZN=$abc$71324$new_n6631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6629 A2=$abc$71324$new_n6631 ZN=$abc$71324$new_n6632
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6581 A2=$abc$71324$new_n6583 ZN=$abc$71324$new_n6633
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6632 A2=$abc$71324$new_n6633 ZN=$abc$71324$new_n6634
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6632 A2=$abc$71324$new_n6633 Z=$abc$71324$new_n6635
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6621 A2=$abc$71324$new_n6628 ZN=$abc$71324$new_n6636
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6622 A2=$abc$71324$new_n6623 Z=$abc$71324$new_n6637
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[4] ZN=$abc$71324$new_n6638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[4] ZN=$abc$71324$new_n6639
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[2] A2=alu_m.muls.a[3] ZN=$abc$71324$new_n6640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[4] B1=alu_m.muls.a[5] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6641
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6589 A2=$abc$71324$new_n6639 B1=$abc$71324$new_n6640 B2=$abc$71324$new_n6641 ZN=$abc$71324$new_n6642
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6538 A2=$abc$71324$new_n6589 A3=$abc$71324$new_n6591 ZN=$abc$71324$new_n6643
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6642 A2=$abc$71324$new_n6643 ZN=$abc$71324$new_n6644
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[5] ZN=$abc$71324$new_n6645
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[4] ZN=$abc$71324$new_n6646
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[3] ZN=$abc$71324$new_n6647
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6598 A2=$abc$71324$new_n6646 ZN=$abc$71324$new_n6648
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6598 A2=$abc$71324$new_n6646 Z=$abc$71324$new_n6649
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[5] A3=$abc$71324$new_n6649 Z=$abc$71324$new_n6650
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6645 A2=$abc$71324$new_n6649 Z=$abc$71324$new_n6651
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6642 A2=$abc$71324$new_n6643 ZN=$abc$71324$new_n6652
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6651 A2=$abc$71324$new_n6652 B=$abc$71324$new_n6644 ZN=$abc$71324$new_n6653
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6596 A2=$abc$71324$new_n6603 Z=$abc$71324$new_n6654
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6653 A2=$abc$71324$new_n6654 ZN=$abc$71324$new_n6655
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6653 A2=$abc$71324$new_n6654 ZN=$abc$71324$new_n6656
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6555 A2=$abc$71324$new_n6607 ZN=$abc$71324$new_n6657
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6609 A2=$abc$71324$new_n6657 ZN=$abc$71324$new_n6658
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6648 A2=$abc$71324$new_n6650 ZN=$abc$71324$new_n6659
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6658 A2=$abc$71324$new_n6659 Z=$abc$71324$new_n6660
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6658 A2=$abc$71324$new_n6659 ZN=$abc$71324$new_n6661
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6656 A2=$abc$71324$new_n6661 B=$abc$71324$new_n6655 ZN=$abc$71324$new_n6662
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6615 A2=$abc$71324$new_n6616 ZN=$abc$71324$new_n6663
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6663 ZN=$abc$71324$new_n6664
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6662 A2=$abc$71324$new_n6664 ZN=$abc$71324$new_n6665
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6662 A2=$abc$71324$new_n6663 Z=$abc$71324$new_n6666
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6660 A2=$abc$71324$new_n6666 Z=$abc$71324$new_n6667
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6665 A2=$abc$71324$new_n6667 ZN=$abc$71324$new_n6668
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6637 A2=$abc$71324$new_n6668 ZN=$abc$71324$new_n6669
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6636 A2=$abc$71324$new_n6669 ZN=$abc$71324$new_n6670
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6629 A2=$abc$71324$new_n6630 Z=$abc$71324$new_n6671
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6636 A2=$abc$71324$new_n6669 A3=$abc$71324$new_n6671 Z=$abc$71324$new_n6672
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6670 A2=$abc$71324$new_n6671 Z=$abc$71324$new_n6673
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6637 A2=$abc$71324$new_n6668 ZN=$abc$71324$new_n6674
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6660 A2=$abc$71324$new_n6666 ZN=$abc$71324$new_n6675
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6660 A2=$abc$71324$new_n6666 ZN=$abc$71324$new_n6676
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[3] ZN=$abc$71324$new_n6677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[3] ZN=$abc$71324$new_n6678
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[2] A2=alu_m.muls.b[2] ZN=$abc$71324$new_n6679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[3] B1=alu_m.muls.a[4] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6638 A2=$abc$71324$new_n6678 B1=$abc$71324$new_n6679 B2=$abc$71324$new_n6680 ZN=$abc$71324$new_n6681
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6590 A2=$abc$71324$new_n6638 A3=$abc$71324$new_n6640 ZN=$abc$71324$new_n6682
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6681 A2=$abc$71324$new_n6682 ZN=$abc$71324$new_n6683
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[5] ZN=$abc$71324$new_n6684
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[4] ZN=$abc$71324$new_n6685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[3] ZN=$abc$71324$new_n6686
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6647 A2=$abc$71324$new_n6685 ZN=$abc$71324$new_n6687
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6647 A2=$abc$71324$new_n6685 Z=$abc$71324$new_n6688
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[5] A3=$abc$71324$new_n6688 Z=$abc$71324$new_n6689
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6684 A2=$abc$71324$new_n6688 Z=$abc$71324$new_n6690
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6681 A2=$abc$71324$new_n6682 ZN=$abc$71324$new_n6691
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6690 A2=$abc$71324$new_n6691 B=$abc$71324$new_n6683 ZN=$abc$71324$new_n6692
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6651 A2=$abc$71324$new_n6652 Z=$abc$71324$new_n6693
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6692 A2=$abc$71324$new_n6693 ZN=$abc$71324$new_n6694
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6687 A2=$abc$71324$new_n6689 ZN=$abc$71324$new_n6695
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6608 A2=$abc$71324$new_n6695 Z=$abc$71324$new_n6696
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6608 A2=$abc$71324$new_n6695 ZN=$abc$71324$new_n6697
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6692 A2=$abc$71324$new_n6693 ZN=$abc$71324$new_n6698
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6697 A2=$abc$71324$new_n6698 B=$abc$71324$new_n6694 ZN=$abc$71324$new_n6699
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6656 A2=$abc$71324$new_n6661 Z=$abc$71324$new_n6700
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6699 A2=$abc$71324$new_n6700 ZN=$abc$71324$new_n6701
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6699 A2=$abc$71324$new_n6700 ZN=$abc$71324$new_n6702
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6696 A2=$abc$71324$new_n6702 B=$abc$71324$new_n6701 ZN=$abc$71324$new_n6703
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n6667 A2=$abc$71324$new_n6675 A3=$abc$71324$new_n6703 ZN=$abc$71324$new_n6704
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6674 A2=$abc$71324$new_n6704 ZN=$abc$71324$new_n6705
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6636 A2=$abc$71324$new_n6669 Z=$abc$71324$new_n6706
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6705 A2=$abc$71324$new_n6706 Z=$abc$71324$new_n6707
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6705 A2=$abc$71324$new_n6706 Z=$abc$71324$new_n6708
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[2] ZN=$abc$71324$new_n6709
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[2] ZN=$abc$71324$new_n6710
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[2] ZN=$abc$71324$new_n6711
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[1] A2=alu_m.muls.a[2] B1=alu_m.muls.a[3] B2=alu_m.muls.b[0] ZN=$abc$71324$new_n6712
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n6677 A2=$abc$71324$new_n6710 B1=$abc$71324$new_n6711 B2=$abc$71324$new_n6712 ZN=$abc$71324$new_n6713
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6639 A2=$abc$71324$new_n6677 A3=$abc$71324$new_n6679 ZN=$abc$71324$new_n6714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6713 A2=$abc$71324$new_n6714 ZN=$abc$71324$new_n6715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[4] ZN=$abc$71324$new_n6716
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[3] ZN=$abc$71324$new_n6717
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6685 A2=$abc$71324$new_n6717 Z=$abc$71324$new_n6718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6686 A2=$abc$71324$new_n6716 ZN=$abc$71324$new_n6719
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6718 A2=$abc$71324$new_n6719 ZN=$abc$71324$new_n6720
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6713 A2=$abc$71324$new_n6714 ZN=$abc$71324$new_n6721
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6720 A2=$abc$71324$new_n6721 B=$abc$71324$new_n6715 ZN=$abc$71324$new_n6722
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6690 A2=$abc$71324$new_n6691 Z=$abc$71324$new_n6723
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6722 A2=$abc$71324$new_n6723 ZN=$abc$71324$new_n6724
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6722 A2=$abc$71324$new_n6723 ZN=$abc$71324$new_n6725
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6718 A2=$abc$71324$new_n6725 B=$abc$71324$new_n6724 ZN=$abc$71324$new_n6726
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6697 A2=$abc$71324$new_n6698 Z=$abc$71324$new_n6727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6726 A2=$abc$71324$new_n6727 ZN=$abc$71324$new_n6728
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6696 A2=$abc$71324$new_n6699 A3=$abc$71324$new_n6700 Z=$abc$71324$new_n6729
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6728 A2=$abc$71324$new_n6729 ZN=$abc$71324$new_n6730
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6676 A2=$abc$71324$new_n6703 ZN=$abc$71324$new_n6731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6730 A2=$abc$71324$new_n6731 ZN=$abc$71324$new_n6732
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6637 A2=$abc$71324$new_n6668 A3=$abc$71324$new_n6704 Z=$abc$71324$new_n6733
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6732 A2=$abc$71324$new_n6733 Z=$abc$71324$new_n6734
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6732 A2=$abc$71324$new_n6733 ZN=$abc$71324$new_n6735
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[1] A2=alu_m.muls.b[1] ZN=$abc$71324$new_n6736
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6710 A2=$abc$71324$new_n6736 ZN=$abc$71324$new_n6737
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.a[0] A2=alu_m.muls.b[2] ZN=$abc$71324$new_n6738
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6710 A2=$abc$71324$new_n6736 Z=$abc$71324$new_n6739
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6737 A2=$abc$71324$new_n6739 ZN=$abc$71324$new_n6740
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6737 A2=$abc$71324$new_n6738 A3=$abc$71324$new_n6739 ZN=$abc$71324$new_n6741
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6737 A2=$abc$71324$new_n6741 ZN=$abc$71324$new_n6742
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6678 A2=$abc$71324$new_n6709 A3=$abc$71324$new_n6711 ZN=$abc$71324$new_n6743
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6737 A2=$abc$71324$new_n6741 B=$abc$71324$new_n6743 ZN=$abc$71324$new_n6744
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6737 A2=$abc$71324$new_n6741 A3=$abc$71324$new_n6743 ZN=$abc$71324$new_n6745
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6717 A2=$abc$71324$new_n6745 B=$abc$71324$new_n6744 ZN=$abc$71324$new_n6746
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6720 A2=$abc$71324$new_n6721 Z=$abc$71324$new_n6747
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6746 A2=$abc$71324$new_n6747 ZN=$abc$71324$new_n6748
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6718 A2=$abc$71324$new_n6725 Z=$abc$71324$new_n6749
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n6746 A2=$abc$71324$new_n6747 A3=$abc$71324$new_n6749 ZN=$abc$71324$new_n6750
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6726 A2=$abc$71324$new_n6727 ZN=$abc$71324$new_n6751
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6750 A2=$abc$71324$new_n6751 ZN=$abc$71324$new_n6752
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6728 A2=$abc$71324$new_n6729 Z=$abc$71324$new_n6753
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n6752 A2=$abc$71324$new_n6753 Z=$abc$71324$new_n6754
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6752 A2=$abc$71324$new_n6753 ZN=$abc$71324$new_n6755
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6676 A2=$abc$71324$new_n6703 A3=$abc$71324$new_n6730 Z=$abc$71324$new_n6756
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6755 A2=$abc$71324$new_n6756 ZN=$abc$71324$new_n6757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[0] ZN=$abc$71324$new_n6758
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6736 A2=$abc$71324$new_n6758 ZN=$abc$71324$new_n6759
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6738 A2=$abc$71324$new_n6740 ZN=$abc$71324$new_n6760
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6759 A2=$abc$71324$new_n6760 ZN=$abc$71324$new_n6761
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6717 A2=$abc$71324$new_n6742 A3=$abc$71324$new_n6743 Z=$abc$71324$new_n6762
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n6759 A2=$abc$71324$new_n6760 A3=$abc$71324$new_n6762 ZN=$abc$71324$new_n6763
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6746 A2=$abc$71324$new_n6747 ZN=$abc$71324$new_n6764
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6763 A2=$abc$71324$new_n6764 ZN=$abc$71324$new_n6765
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6748 A2=$abc$71324$new_n6749 ZN=$abc$71324$new_n6766
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6765 A2=$abc$71324$new_n6766 ZN=$abc$71324$new_n6767
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6750 A2=$abc$71324$new_n6751 ZN=$abc$71324$new_n6768
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6767 A2=$abc$71324$new_n6768 ZN=$abc$71324$new_n6769
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6767 A2=$abc$71324$new_n6768 Z=$abc$71324$new_n6770
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6752 A2=$abc$71324$new_n6753 ZN=$abc$71324$new_n6771
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6754 A2=$abc$71324$new_n6771 ZN=$abc$71324$new_n6772
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6754 A2=$abc$71324$new_n6756 ZN=$abc$71324$new_n6773
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n6754 A2=$abc$71324$new_n6756 A3=$abc$71324$new_n6770 A4=$abc$71324$new_n6771 ZN=$abc$71324$new_n6774
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6757 A2=$abc$71324$new_n6774 ZN=$abc$71324$new_n6775
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6735 A2=$abc$71324$new_n6775 B=$abc$71324$new_n6734 ZN=$abc$71324$new_n6776
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6708 A2=$abc$71324$new_n6776 B=$abc$71324$new_n6707 ZN=$abc$71324$new_n6777
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6673 A2=$abc$71324$new_n6777 B=$abc$71324$new_n6672 ZN=$abc$71324$new_n6778
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6635 A2=$abc$71324$new_n6778 B=$abc$71324$new_n6634 ZN=$abc$71324$new_n6779
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6588 A2=$abc$71324$new_n6779 B=$abc$71324$new_n6587 ZN=$abc$71324$new_n6780
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6536 A2=$abc$71324$new_n6780 B=$abc$71324$new_n6535 ZN=$abc$71324$new_n6781
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6486 A2=$abc$71324$new_n6781 B=$abc$71324$new_n6485 ZN=$abc$71324$new_n6782
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6425 A2=$abc$71324$new_n6426 Z=$abc$71324$new_n6783
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6782 A2=$abc$71324$new_n6783 B=$abc$71324$new_n6427 ZN=$abc$71324$new_n6784
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6359 A2=$abc$71324$new_n6784 B=$abc$71324$new_n6357 ZN=$abc$71324$new_n6785
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6279 A2=$abc$71324$new_n6785 B=$abc$71324$new_n6278 ZN=$abc$71324$new_n6786
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6192 A2=$abc$71324$new_n6786 B=$abc$71324$new_n6191 ZN=$abc$71324$new_n6787
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6107 A2=$abc$71324$new_n6787 B=$abc$71324$new_n6105 ZN=$abc$71324$new_n6788
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6016 A2=$abc$71324$new_n6788 B=$abc$71324$new_n6015 ZN=$abc$71324$new_n6789
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5927 A2=$abc$71324$new_n6789 B=$abc$71324$new_n5925 ZN=$abc$71324$new_n6790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n5927 A2=$abc$71324$new_n6789 B=$abc$71324$new_n5832 C=$abc$71324$new_n5925 ZN=$abc$71324$new_n6791
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n5834 A2=$abc$71324$new_n6791 Z=$abc$71324$new_n6792
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n5746 A2=$abc$71324$new_n5834 A3=$abc$71324$new_n6791 B=$abc$71324$new_n5744 ZN=$abc$71324$new_n6793
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5658 A2=$abc$71324$new_n5659 Z=$abc$71324$new_n6794
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6793 A2=$abc$71324$new_n6794 B=$abc$71324$new_n5660 ZN=$abc$71324$new_n6795
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5581 A2=$abc$71324$new_n6795 B=$abc$71324$new_n5579 ZN=$abc$71324$new_n6796
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5509 A2=$abc$71324$new_n6796 B=$abc$71324$new_n5508 ZN=$abc$71324$new_n6797
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5435 A2=$abc$71324$new_n6797 B=$abc$71324$new_n5433 ZN=$abc$71324$new_n6798
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5369 A2=$abc$71324$new_n5371 ZN=$abc$71324$new_n6799
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6798 A2=$abc$71324$new_n6799 B=$abc$71324$new_n5372 ZN=$abc$71324$new_n6800
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n5284 A2=$abc$71324$new_n5318 Z=$abc$71324$new_n6801
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6800 A2=$abc$71324$new_n6801 B=$abc$71324$new_n5319 ZN=$abc$71324$new_n6802
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5286 A2=$abc$71324$new_n5317 B=$abc$71324$new_n5316 ZN=$abc$71324$new_n6803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5288 A2=$abc$71324$new_n5300 B=$abc$71324$new_n5299 ZN=$abc$71324$new_n6804
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5312 A2=$abc$71324$new_n5314 ZN=$abc$71324$new_n6805
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5212 A2=$abc$71324$new_n5305 B=$abc$71324$new_n5195 ZN=$abc$71324$new_n6806
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5252 A2=$abc$71324$new_n5295 B=$abc$71324$new_n5294 ZN=$abc$71324$new_n6807
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5267 A2=$abc$71324$new_n5304 B=$abc$71324$new_n5209 ZN=$abc$71324$new_n6808
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.muls.a[15] A2=$abc$71324$new_n3128 ZN=$abc$71324$new_n6809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.b[15] A2=alu_m.muls.a[16] ZN=$abc$71324$new_n6810
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n5291 A2=$abc$71324$new_n6809 A3=$abc$71324$new_n6810 Z=$abc$71324$new_n6811
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6807 A2=$abc$71324$new_n6808 A3=$abc$71324$new_n6811 ZN=$abc$71324$new_n6812
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5307 A2=$abc$71324$new_n6806 Z=$abc$71324$new_n6813
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n6812 A3=$abc$71324$new_n6813 ZN=$abc$71324$new_n6814
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5182 A2=$abc$71324$new_n5306 B=$abc$71324$new_n5309 ZN=$abc$71324$new_n6815
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n5155 A2=$abc$71324$new_n5310 B=$abc$71324$new_n5153 ZN=$abc$71324$new_n6816
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6814 A2=$abc$71324$new_n6815 A3=$abc$71324$new_n6816 ZN=$abc$71324$new_n6817
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n6804 A2=$abc$71324$new_n6805 A3=$abc$71324$new_n6817 Z=$abc$71324$new_n6818
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n6802 A2=$abc$71324$new_n6803 A3=$abc$71324$new_n6818 ZN=$abc$71324$new_n6819
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n5284 A2=$abc$71324$new_n5318 A3=$abc$71324$new_n6800 ZN=$abc$71324$new_n6820
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6798 A2=$abc$71324$new_n6799 Z=$abc$71324$new_n6821
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5434 A2=$abc$71324$new_n6797 ZN=$abc$71324$new_n6822
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n5509 A2=$abc$71324$new_n6796 Z=$abc$71324$new_n6823
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5581 A2=$abc$71324$new_n6795 ZN=$abc$71324$new_n6824
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6793 A2=$abc$71324$new_n6794 ZN=$abc$71324$new_n6825
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5746 A2=$abc$71324$new_n6792 ZN=$abc$71324$new_n6826
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n5832 A2=$abc$71324$new_n5834 ZN=$abc$71324$new_n6827
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6790 A2=$abc$71324$new_n6827 Z=$abc$71324$new_n6828
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n5927 A2=$abc$71324$new_n6789 ZN=$abc$71324$new_n6829
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6016 A2=$abc$71324$new_n6788 ZN=$abc$71324$new_n6830
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6107 A2=$abc$71324$new_n6787 ZN=$abc$71324$new_n6831
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6192 A2=$abc$71324$new_n6786 Z=$abc$71324$new_n6832
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6279 A2=$abc$71324$new_n6785 Z=$abc$71324$new_n6833
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6359 A2=$abc$71324$new_n6784 ZN=$abc$71324$new_n6834
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6782 A2=$abc$71324$new_n6783 ZN=$abc$71324$new_n6835
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6486 A2=$abc$71324$new_n6781 ZN=$abc$71324$new_n6836
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6536 A2=$abc$71324$new_n6780 Z=$abc$71324$new_n6837
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6588 A2=$abc$71324$new_n6779 Z=$abc$71324$new_n6838
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6635 A2=$abc$71324$new_n6778 Z=$abc$71324$new_n6839
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6673 A2=$abc$71324$new_n6777 ZN=$abc$71324$new_n6840
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6735 A2=$abc$71324$new_n6775 Z=$abc$71324$new_n6841
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6769 A2=$abc$71324$new_n6772 ZN=$abc$71324$new_n6842
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6767 A2=$abc$71324$new_n6768 ZN=$abc$71324$new_n6843
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6770 A2=$abc$71324$new_n6843 ZN=$abc$71324$new_n6844
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n6765 A2=$abc$71324$new_n6766 Z=$abc$71324$new_n6845
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6763 A2=$abc$71324$new_n6764 ZN=$abc$71324$new_n6846
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6761 A2=$abc$71324$new_n6762 ZN=$abc$71324$new_n6847
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.muls.b[0] A2=alu_m.muls.a[1] B1=alu_m.muls.b[1] B2=alu_m.muls.a[0] ZN=$abc$71324$new_n6848
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6759 A2=$abc$71324$new_n6760 ZN=$abc$71324$new_n6849
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6769 A2=$abc$71324$new_n6772 B=$abc$71324$new_n6773 ZN=$abc$71324$new_n6850
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6774 A2=$abc$71324$new_n6850 ZN=$abc$71324$new_n6851
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n6708 A2=$abc$71324$new_n6776 ZN=$abc$71324$new_n6852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n6758 A2=$abc$71324$new_n6846 A3=$abc$71324$new_n6848 A4=$abc$71324$new_n6849 ZN=$abc$71324$new_n6853
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6845 A2=$abc$71324$new_n6853 ZN=$abc$71324$new_n6854
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n6842 A2=$abc$71324$new_n6844 A3=$abc$71324$new_n6854 ZN=$abc$71324$new_n6855
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6841 A2=$abc$71324$new_n6851 A3=$abc$71324$new_n6855 ZN=$abc$71324$new_n6856
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n6840 A2=$abc$71324$new_n6852 A3=$abc$71324$new_n6856 ZN=$abc$71324$new_n6857
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n6837 A2=$abc$71324$new_n6838 A3=$abc$71324$new_n6839 A4=$abc$71324$new_n6857 ZN=$abc$71324$new_n6858
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n6834 A2=$abc$71324$new_n6835 A3=$abc$71324$new_n6836 A4=$abc$71324$new_n6858 ZN=$abc$71324$new_n6859
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6833 A2=$abc$71324$new_n6859 ZN=$abc$71324$new_n6860
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6832 A2=$abc$71324$new_n6847 ZN=$abc$71324$new_n6861
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n6826 A2=$abc$71324$new_n6828 A3=$abc$71324$new_n6829 A4=$abc$71324$new_n6831 Z=$abc$71324$new_n6862
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n6830 A2=$abc$71324$new_n6860 A3=$abc$71324$new_n6861 A4=$abc$71324$new_n6862 ZN=$abc$71324$new_n6863
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6824 A2=$abc$71324$new_n6825 ZN=$abc$71324$new_n6864
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n6822 A2=$abc$71324$new_n6823 A3=$abc$71324$new_n6863 A4=$abc$71324$new_n6864 ZN=$abc$71324$new_n6865
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6820 A2=$abc$71324$new_n6821 ZN=$abc$71324$new_n6866
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n6819 A2=$abc$71324$new_n6865 A3=$abc$71324$new_n6866 Z=$abc$71324$new_n6867
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[2] A2=alu_m.quotient[1] A3=alu_m.quotient[0] ZN=$abc$71324$new_n6868
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2993 A2=$abc$71324$new_n6868 ZN=$abc$71324$new_n6869
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.quotient[4] A2=$abc$71324$new_n6869 Z=$abc$71324$new_n6870
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.quotient[5] A2=$abc$71324$new_n6870 ZN=$abc$71324$new_n6871
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[6] A2=alu_m.quotient[5] A3=$abc$71324$new_n6870 ZN=$abc$71324$new_n6872
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2992 A2=$abc$71324$new_n6872 ZN=$abc$71324$new_n6873
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=alu_m.quotient[10] A2=alu_m.quotient[9] A3=alu_m.quotient[8] A4=$abc$71324$new_n6873 Z=$abc$71324$new_n6874
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[12] A2=alu_m.quotient[11] A3=$abc$71324$new_n6874 ZN=$abc$71324$new_n6875
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2991 A2=$abc$71324$new_n6875 ZN=$abc$71324$new_n6876
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.quotient[14] A2=$abc$71324$new_n6876 ZN=$abc$71324$new_n6877
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2990 A2=$abc$71324$new_n6877 ZN=$abc$71324$new_n6878
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[15] A2=registers_m.operand1[31] Z=$abc$71324$new_n6879
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6877 A2=$abc$71324$new_n6879 B=$abc$71324$new_n2990 C=$abc$71324$new_n3003 ZN=$abc$71324$new_n6880
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.quotient[16] A2=$abc$71324$new_n6880 Z=$abc$71324$new_n6881
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6881 ZN=$abc$71324$new_n6882
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6882 ZN=$abc$71324$new_n6883
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n4294 Z=$abc$71324$new_n6884
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3309 A2=$abc$71324$new_n6884 ZN=$abc$71324$new_n6885
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6878 B=$abc$71324$new_n6885 ZN=$abc$71324$new_n6886
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6867 B=$abc$71324$new_n6882 C=$abc$71324$new_n6886 ZN=$abc$71324$new_n6887
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3307 A2=$abc$71324$new_n3553 ZN=$abc$71324$new_n6888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3306 A2=$abc$71324$new_n3552 ZN=$abc$71324$new_n6889
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[4] A2=registers_m.ir[5] ZN=$abc$71324$new_n6890
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.ir[3] A2=registers_m.ir[4] A3=registers_m.ir[5] ZN=$abc$71324$new_n6891
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3112 A2=$abc$71324$new_n6890 ZN=$abc$71324$new_n6892
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3749 A2=$abc$71324$new_n4279 B=$abc$71324$new_n3897 ZN=$abc$71324$new_n6893
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3035 A2=$abc$71324$new_n3036 ZN=$abc$71324$new_n6894
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[1] A2=registers_m.operand2[0] ZN=$abc$71324$new_n6895
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3035 A2=registers_m.operand2[0] ZN=$abc$71324$new_n6896
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[1] A2=$abc$71324$new_n3036 ZN=$abc$71324$new_n6897
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n4280 B1=$abc$71324$new_n6895 B2=$abc$71324$new_n3054 ZN=$abc$71324$new_n6898
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[1] A2=$abc$71324$new_n3036 ZN=$abc$71324$new_n6899
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3035 A2=registers_m.operand2[0] ZN=$abc$71324$new_n6900
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n6896 B1=$abc$71324$new_n6899 B2=registers_m.operand1[5] C=$abc$71324$new_n6898 ZN=$abc$71324$new_n6901
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n6894 B1=$abc$71324$new_n6896 B2=registers_m.operand1[2] C=registers_m.operand2[2] ZN=$abc$71324$new_n6902
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6901 B1=$abc$71324$new_n6902 B2=$abc$71324$new_n6893 ZN=$abc$71324$new_n6903
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n6895 B1=$abc$71324$new_n6897 B2=$abc$71324$new_n3061 C1=$abc$71324$new_n6900 C2=$abc$71324$new_n3062 ZN=$abc$71324$new_n6904
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n4279 B=$abc$71324$new_n6904 C=registers_m.operand2[2] ZN=$abc$71324$new_n6905
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n6894 B1=$abc$71324$new_n6896 B2=registers_m.operand1[14] ZN=$abc$71324$new_n6906
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6906 ZN=$abc$71324$new_n6907
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n4279 B1=$abc$71324$new_n6899 B2=registers_m.operand1[13] C=$abc$71324$new_n6907 ZN=$abc$71324$new_n6908
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n4279 B1=$abc$71324$new_n6899 B2=registers_m.operand1[25] ZN=$abc$71324$new_n6909
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n6894 B1=$abc$71324$new_n6896 B2=registers_m.operand1[26] C=registers_m.operand2[2] ZN=$abc$71324$new_n6910
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n6896 B1=$abc$71324$new_n6899 B2=registers_m.operand1[29] C1=registers_m.operand1[28] C2=$abc$71324$new_n4279 ZN=$abc$71324$new_n6911
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3049 A2=$abc$71324$new_n6895 B=$abc$71324$new_n6911 C=registers_m.operand2[2] ZN=$abc$71324$new_n6912
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n6894 ZN=$abc$71324$new_n6913
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n6903 B=registers_m.operand2[4] ZN=$abc$71324$new_n6914
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n6905 A3=$abc$71324$new_n6908 B=$abc$71324$new_n6914 ZN=$abc$71324$new_n6915
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3087 A2=$abc$71324$new_n4280 B=registers_m.operand2[2] ZN=$abc$71324$new_n6916
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n6896 B1=$abc$71324$new_n6899 B2=registers_m.operand1[21] C=$abc$71324$new_n6916 ZN=$abc$71324$new_n6917
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n6894 B1=$abc$71324$new_n6896 B2=registers_m.operand1[18] C1=registers_m.operand1[16] C2=$abc$71324$new_n4279 ZN=$abc$71324$new_n6918
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n6899 B=registers_m.operand2[2] ZN=$abc$71324$new_n6919
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n6913 A2=$abc$71324$new_n6917 B1=$abc$71324$new_n6918 B2=$abc$71324$new_n6919 C=registers_m.operand2[3] ZN=$abc$71324$new_n6920
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n6912 ZN=$abc$71324$new_n6921
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6909 A2=$abc$71324$new_n6910 B=$abc$71324$new_n6921 ZN=$abc$71324$new_n6922
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3039 A2=$abc$71324$new_n6920 A3=$abc$71324$new_n6922 B=$abc$71324$new_n6915 ZN=$abc$71324$new_n6923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n6903 ZN=$abc$71324$new_n6924
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n6923 B=$abc$71324$new_n6924 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n6925
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3307 A2=$abc$71324$new_n3362 ZN=$abc$71324$new_n6926
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3055 A2=$abc$71324$new_n3610 A3=$abc$71324$new_n4088 A4=$abc$71324$new_n4089 ZN=$abc$71324$new_n6927
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n6927 ZN=$abc$71324$new_n6928
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n3367 B1=$abc$71324$new_n6926 B2=$abc$71324$new_n6928 ZN=$abc$71324$new_n6929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6925 A2=$abc$71324$new_n6929 ZN=$abc$71324$new_n6930
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n4308 A2=$abc$71324$new_n5116 A3=$abc$71324$new_n6930 ZN=$abc$71324$new_n6931
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3123 A2=$abc$71324$new_n4308 B1=$abc$71324$new_n6887 B2=$abc$71324$new_n6931 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68663
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3554 A2=$abc$71324$new_n6926 ZN=$abc$71324$new_n6933
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3310 A2=$abc$71324$new_n3376 ZN=$abc$71324$new_n6934
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3378 A2=$abc$71324$new_n3401 A3=$abc$71324$new_n3405 A4=$abc$71324$new_n6933 ZN=$abc$71324$new_n6935
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[13] A2=$abc$71324$new_n3375 B=$abc$71324$new_n4277 ZN=$abc$71324$new_n6936
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3369 A2=$abc$71324$new_n6934 A3=$abc$71324$new_n6935 B=$abc$71324$new_n6936 ZN=$abc$71324$new_n6937
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4298 A2=$abc$71324$new_n6937 ZN=$abc$71324$new_n6938
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n4298 A2=$abc$71324$new_n4305 A3=$abc$71324$new_n6937 ZN=$abc$71324$new_n6939
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.sr[0] A2=$abc$71324$new_n6939 ZN=$abc$71324$new_n6940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3360 A2=$abc$71324$new_n3368 A3=$abc$71324$new_n6933 ZN=$abc$71324$new_n6941
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3404 A2=$abc$71324$new_n4111 A3=$abc$71324$new_n6934 A4=$abc$71324$new_n6941 ZN=$abc$71324$new_n6942
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n3380 A2=$abc$71324$new_n4255 A3=$abc$71324$new_n4256 B1=$abc$71324$new_n4231 B2=$abc$71324$new_n3103 ZN=$abc$71324$new_n6943
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6942 A2=$abc$71324$new_n6943 ZN=$abc$71324$new_n6944
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4254 A2=$abc$71324$new_n4302 ZN=$abc$71324$new_n6945
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n4231 ZN=$abc$71324$new_n6946
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.decoder_alu_reg[15] A2=registers_m.decoder_alu_reg[11] B=$abc$71324$new_n3400 C=alu_m.sr[4] ZN=$abc$71324$new_n6947
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6939 A2=$abc$71324$new_n6947 ZN=$abc$71324$new_n6948
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n3367 B=$abc$71324$new_n6946 C=$abc$71324$new_n6948 ZN=$abc$71324$new_n6949
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n4246 A2=$abc$71324$new_n6944 A3=$abc$71324$new_n6949 Z=$abc$71324$new_n6950
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6945 A2=$abc$71324$new_n6950 B=$abc$71324$new_n6940 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68665
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4304 A2=$abc$71324$new_n6938 ZN=$abc$71324$new_n6952
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n4172 ZN=$abc$71324$new_n6953
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3119 A2=$abc$71324$new_n4149 ZN=$abc$71324$new_n6954
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n4232 I1=$abc$71324$new_n4233 S=$abc$71324$new_n4229 Z=$abc$71324$new_n6955
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=alu_m.result[30] A2=$abc$71324$new_n4143 B1=$abc$71324$new_n6955 B2=$abc$71324$new_n3384 C=$abc$71324$new_n4148 ZN=$abc$71324$new_n6956
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n6953 A2=$abc$71324$new_n6954 A3=$abc$71324$new_n6956 Z=$abc$71324$new_n6957
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3379 A2=$abc$71324$new_n6955 Z=$abc$71324$new_n6958
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4229 A2=$abc$71324$new_n4230 ZN=$abc$71324$new_n6959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n3397 I1=$abc$71324$new_n4230 S=$abc$71324$new_n4229 Z=$abc$71324$new_n6960
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3379 A2=$abc$71324$new_n4037 A3=$abc$71324$new_n6960 ZN=$abc$71324$new_n6961
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6958 A2=$abc$71324$new_n6961 B=$abc$71324$new_n6942 ZN=$abc$71324$new_n6962
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3390 A2=$abc$71324$new_n4229 ZN=$abc$71324$new_n6963
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.sr[1] A2=$abc$71324$new_n6963 B=$abc$71324$new_n3355 C=registers_m.decoder_alu_reg[8] ZN=$abc$71324$new_n6964
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$71324$new_n3300 A2=$abc$71324$new_n3384 A3=$abc$71324$new_n6953 A4=$abc$71324$new_n6954 Z=$abc$71324$new_n6965
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3405 A2=$abc$71324$new_n6965 B=$abc$71324$new_n6960 ZN=$abc$71324$new_n6966
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n3389 A2=$abc$71324$new_n4229 A3=$abc$71324$new_n4303 B1=$abc$71324$new_n6882 B2=$abc$71324$new_n6885 ZN=$abc$71324$new_n6967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n3367 B=$abc$71324$new_n6966 C=$abc$71324$new_n6967 ZN=$abc$71324$new_n6968
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n6957 A2=$abc$71324$new_n6962 A3=$abc$71324$new_n6964 A4=$abc$71324$new_n6968 ZN=$abc$71324$new_n6969
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n6969 I1=alu_m.sr[1] S=$abc$71324$new_n6952 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68667
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3311 A2=$abc$71324$new_n6881 B=$abc$71324$new_n3312 ZN=$abc$71324$new_n6971
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6971 ZN=$abc$71324$new_n6972
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3310 A2=$abc$71324$new_n6884 B=$abc$71324$new_n6936 C=$abc$71324$new_n6971 ZN=$abc$71324$new_n6973
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[78] A2=$abc$71324$new_n3031 A3=memory_registers_m.micro_data[79] ZN=$abc$71324$new_n6974
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3304 A2=$abc$71324$new_n6974 ZN=$abc$71324$new_n6975
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3099 A2=$abc$71324$new_n6974 ZN=$abc$71324$new_n6976
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[6] A2=$abc$71324$new_n6975 ZN=$abc$71324$new_n6977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3352 A2=$abc$71324$new_n3361 B=$abc$71324$new_n3403 ZN=$abc$71324$new_n6978
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3308 A2=$abc$71324$new_n3364 ZN=$abc$71324$new_n6979
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3304 A2=$abc$71324$new_n3365 ZN=$abc$71324$new_n6980
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3366 A2=$abc$71324$new_n3553 ZN=$abc$71324$new_n6981
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3365 A2=$abc$71324$new_n3552 ZN=$abc$71324$new_n6982
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6980 A2=$abc$71324$new_n6982 ZN=$abc$71324$new_n6983
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3358 A2=$abc$71324$new_n3364 ZN=$abc$71324$new_n6984
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n6984 ZN=$abc$71324$new_n6985
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n6978 A2=$abc$71324$new_n6983 A3=$abc$71324$new_n6984 ZN=$abc$71324$new_n6986
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3308 A2=$abc$71324$new_n3350 ZN=$abc$71324$new_n6987
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3308 A2=$abc$71324$new_n3350 Z=$abc$71324$new_n6988
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3359 A2=$abc$71324$new_n6934 A3=$abc$71324$new_n6987 ZN=$abc$71324$new_n6989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6986 A2=$abc$71324$new_n6989 ZN=$abc$71324$new_n6990
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3305 A2=$abc$71324$new_n3361 B=$abc$71324$new_n6888 ZN=$abc$71324$new_n6991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3357 A2=$abc$71324$new_n6974 ZN=$abc$71324$new_n6992
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3032 A2=$abc$71324$new_n3363 ZN=$abc$71324$new_n6993
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3357 A2=$abc$71324$new_n6993 B=$abc$71324$new_n6992 C=$abc$71324$new_n6991 ZN=$abc$71324$new_n6994
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n6977 A2=$abc$71324$new_n6990 A3=$abc$71324$new_n6994 B1=$abc$71324$new_n6976 B2=$abc$71324$new_n3362 ZN=$abc$71324$new_n6995
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n4305 A2=$abc$71324$new_n6973 A3=$abc$71324$new_n6995 Z=$abc$71324$new_n6996
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3359 A2=$abc$71324$new_n6978 ZN=$abc$71324$new_n6997
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3359 A2=$abc$71324$new_n6978 Z=$abc$71324$new_n6998
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3375 A2=$abc$71324$new_n6998 ZN=$abc$71324$new_n6999
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3376 A2=$abc$71324$new_n6997 ZN=$abc$71324$new_n7000
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3299 A2=$abc$71324$new_n3375 B=$abc$71324$new_n6998 ZN=$abc$71324$new_n7001
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3298 A2=$abc$71324$new_n3376 B=$abc$71324$new_n6997 ZN=$abc$71324$new_n7002
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4070 A2=$abc$71324$new_n6903 B=$abc$71324$new_n4192 ZN=$abc$71324$new_n7003
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[0] I1=$abc$71324$new_n7003 S=$abc$71324$new_n4281 Z=$abc$71324$new_n7004
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7004 ZN=$abc$71324$new_n7005
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4071 A2=$abc$71324$new_n6923 B=$abc$71324$new_n4191 ZN=$abc$71324$new_n7006
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7006 ZN=$abc$71324$new_n7007
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3050 A2=$abc$71324$new_n4283 B=$abc$71324$new_n6892 ZN=$abc$71324$new_n7008
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4283 A2=$abc$71324$new_n7007 B=$abc$71324$new_n7008 ZN=$abc$71324$new_n7009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7005 A2=$abc$71324$new_n7009 ZN=$abc$71324$new_n7010
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3307 A2=$abc$71324$new_n3357 B1=$abc$71324$new_n6993 B2=memory_registers_m.micro_data[76] C=$abc$71324$new_n6992 ZN=$abc$71324$new_n7011
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n6983 A2=$abc$71324$new_n6987 A3=$abc$71324$new_n7000 A4=$abc$71324$new_n7011 ZN=$abc$71324$new_n7012
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.ir[6] A2=$abc$71324$new_n6992 B1=$abc$71324$new_n6993 B2=$abc$71324$new_n3553 ZN=$abc$71324$new_n7013
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n7013 ZN=$abc$71324$new_n7014
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=alu_m.quotient[0] A2=$abc$71324$new_n3311 B1=$abc$71324$new_n3898 B2=$abc$71324$new_n6983 C1=$abc$71324$new_n4123 C2=alu_m.result[8] ZN=$abc$71324$new_n7015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3032 A2=$abc$71324$new_n3304 A3=$abc$71324$new_n3363 ZN=$abc$71324$new_n7016
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[6] A2=$abc$71324$new_n7016 ZN=$abc$71324$new_n7017
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6926 A2=$abc$71324$new_n7017 Z=$abc$71324$new_n7018
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7018 B=registers_m.operand1[0] ZN=$abc$71324$new_n7019
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3099 A2=$abc$71324$new_n6992 ZN=$abc$71324$new_n7020
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n3309 ZN=$abc$71324$new_n7021
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6758 A2=$abc$71324$new_n7021 ZN=$abc$71324$new_n7022
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3099 A2=$abc$71324$new_n7016 ZN=$abc$71324$new_n7023
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n7020 B1=$abc$71324$new_n7023 B2=registers_m.operand1[16] C=$abc$71324$new_n7022 ZN=$abc$71324$new_n7024
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7014 A2=$abc$71324$new_n7015 A3=$abc$71324$new_n7019 A4=$abc$71324$new_n7024 ZN=$abc$71324$new_n7025
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n6888 A2=$abc$71324$new_n7010 B1=$abc$71324$new_n7012 B2=registers_m.operand1[0] C=$abc$71324$new_n7025 ZN=$abc$71324$new_n7026
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5057 A2=$abc$71324$new_n7001 B=$abc$71324$new_n7026 ZN=$abc$71324$new_n7027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7027 I1=alu_m.result[0] S=$abc$71324$new_n6996 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68669
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6900 ZN=$abc$71324$new_n7029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[1] I1=$abc$71324$new_n7003 S=$abc$71324$new_n7029 Z=$abc$71324$new_n7030
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=registers_m.operand2[4] A4=$abc$71324$new_n6900 ZN=$abc$71324$new_n7031
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n7031 ZN=$abc$71324$new_n7032
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7031 B=$abc$71324$new_n7032 C=$abc$71324$new_n6892 ZN=$abc$71324$new_n7033
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7030 B=$abc$71324$new_n7033 ZN=$abc$71324$new_n7034
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n7012 A2=$abc$71324$new_n7018 Z=$abc$71324$new_n7035
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7035 ZN=$abc$71324$new_n7036
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7035 B=registers_m.operand1[1] ZN=$abc$71324$new_n7037
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.ir[8] A2=$abc$71324$new_n6879 Z=$abc$71324$new_n7038
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[8] A2=$abc$71324$new_n6879 ZN=$abc$71324$new_n7039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.quotient[0] A2=$abc$71324$new_n7038 ZN=$abc$71324$new_n7040
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.quotient[1] A2=$abc$71324$new_n7040 ZN=$abc$71324$new_n7041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n7041 ZN=$abc$71324$new_n7042
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6759 A3=$abc$71324$new_n6848 B=$abc$71324$new_n7042 ZN=$abc$71324$new_n7043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n5070 A2=$abc$71324$new_n6979 ZN=$abc$71324$new_n7044
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n7013 B1=$abc$71324$new_n7020 B2=registers_m.operand1[25] C1=alu_m.result[9] C2=$abc$71324$new_n4123 ZN=$abc$71324$new_n7045
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n5059 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7044 C=$abc$71324$new_n7045 ZN=$abc$71324$new_n7046
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n7023 B1=$abc$71324$new_n7043 B2=$abc$71324$new_n3309 C=$abc$71324$new_n7046 ZN=$abc$71324$new_n7047
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7037 A2=$abc$71324$new_n7047 Z=$abc$71324$new_n7048
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n5084 A2=$abc$71324$new_n7001 B1=$abc$71324$new_n7034 B2=$abc$71324$new_n6889 C=$abc$71324$new_n7048 ZN=$abc$71324$new_n7049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7049 I1=alu_m.result[1] S=$abc$71324$new_n6996 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68671
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3038 A2=$abc$71324$new_n6896 ZN=$abc$71324$new_n7051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7003 I1=registers_m.operand1[2] S=$abc$71324$new_n7051 Z=$abc$71324$new_n7052
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7052 ZN=$abc$71324$new_n7053
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=registers_m.operand2[4] A4=$abc$71324$new_n6897 ZN=$abc$71324$new_n7054
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7054 ZN=$abc$71324$new_n7055
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n7054 B=$abc$71324$new_n7055 C=$abc$71324$new_n6891 ZN=$abc$71324$new_n7056
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7053 A2=$abc$71324$new_n7056 ZN=$abc$71324$new_n7057
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[1] A2=alu_m.quotient[0] B=$abc$71324$new_n7038 ZN=$abc$71324$new_n7058
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.quotient[2] A2=$abc$71324$new_n7058 Z=$abc$71324$new_n7059
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[2] A2=$abc$71324$new_n7058 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7060
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6849 B1=$abc$71324$new_n7059 B2=$abc$71324$new_n7060 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7061
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=alu_m.result[10] A2=$abc$71324$new_n4123 B1=$abc$71324$new_n7013 B2=registers_m.operand1[10] C1=registers_m.operand1[2] C2=$abc$71324$new_n7018 ZN=$abc$71324$new_n7062
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3956 A2=$abc$71324$new_n6979 ZN=$abc$71324$new_n7063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3896 A2=$abc$71324$new_n6981 ZN=$abc$71324$new_n7064
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.ir[1] A2=registers_m.ir[0] A3=$abc$71324$new_n3112 A4=registers_m.ir[2] ZN=$abc$71324$new_n7065
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7065 ZN=$abc$71324$new_n7066
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n7065 ZN=$abc$71324$new_n7067
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n7020 B1=$abc$71324$new_n7023 B2=registers_m.operand1[18] C1=$abc$71324$new_n7067 C2=$abc$71324$new_n6987 ZN=$abc$71324$new_n7068
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7062 A2=$abc$71324$new_n7063 A3=$abc$71324$new_n7064 A4=$abc$71324$new_n7068 ZN=$abc$71324$new_n7069
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6888 A2=$abc$71324$new_n7057 B=$abc$71324$new_n7061 C=$abc$71324$new_n6996 ZN=$abc$71324$new_n7070
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n5035 A2=$abc$71324$new_n7002 B1=$abc$71324$new_n7012 B2=registers_m.operand1[2] C=$abc$71324$new_n7069 ZN=$abc$71324$new_n7071
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3120 A2=$abc$71324$new_n6996 B1=$abc$71324$new_n7070 B2=$abc$71324$new_n7071 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6868 A2=$abc$71324$new_n7039 B=alu_m.quotient[3] ZN=$abc$71324$new_n7073
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[3] A2=$abc$71324$new_n6868 A3=$abc$71324$new_n7039 ZN=$abc$71324$new_n7074
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n7073 ZN=$abc$71324$new_n7075
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6847 B1=$abc$71324$new_n7074 B2=$abc$71324$new_n7075 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7076
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4088 A2=$abc$71324$new_n7066 ZN=$abc$71324$new_n7077
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n7013 B1=$abc$71324$new_n7020 B2=registers_m.operand1[27] C1=$abc$71324$new_n7023 C2=registers_m.operand1[19] ZN=$abc$71324$new_n7078
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7078 ZN=$abc$71324$new_n7079
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3959 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n7018 B2=registers_m.operand1[3] C=$abc$71324$new_n7079 ZN=$abc$71324$new_n7080
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n7012 ZN=$abc$71324$new_n7081
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n7065 B=registers_m.operand1[3] ZN=$abc$71324$new_n7082
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7077 A2=$abc$71324$new_n7082 ZN=$abc$71324$new_n7083
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=alu_m.result[11] A2=$abc$71324$new_n4123 B1=$abc$71324$new_n6987 B2=$abc$71324$new_n7083 C1=$abc$71324$new_n6981 C2=$abc$71324$new_n3895 ZN=$abc$71324$new_n7084
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n7076 A2=$abc$71324$new_n7080 A3=$abc$71324$new_n7081 A4=$abc$71324$new_n7084 Z=$abc$71324$new_n7085
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6895 ZN=$abc$71324$new_n7086
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=registers_m.operand2[4] A4=$abc$71324$new_n6895 ZN=$abc$71324$new_n7087
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n7087 ZN=$abc$71324$new_n7088
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7087 B=$abc$71324$new_n7088 C=$abc$71324$new_n6892 ZN=$abc$71324$new_n7089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[3] I1=$abc$71324$new_n7003 S=$abc$71324$new_n7086 Z=$abc$71324$new_n7090
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7090 B=$abc$71324$new_n7089 ZN=$abc$71324$new_n7091
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n5108 A2=$abc$71324$new_n7001 B1=$abc$71324$new_n7091 B2=$abc$71324$new_n6889 C=$abc$71324$new_n7085 ZN=$abc$71324$new_n7092
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7092 I1=alu_m.result[3] S=$abc$71324$new_n6996 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68675
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n4279 ZN=$abc$71324$new_n7094
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=registers_m.operand2[4] A3=$abc$71324$new_n7094 ZN=$abc$71324$new_n7095
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7095 ZN=$abc$71324$new_n7096
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n7095 B=$abc$71324$new_n7096 C=$abc$71324$new_n6891 ZN=$abc$71324$new_n7097
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n7094 ZN=$abc$71324$new_n7098
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7003 A2=$abc$71324$new_n7094 B=$abc$71324$new_n7098 C=$abc$71324$new_n6892 ZN=$abc$71324$new_n7099
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7097 A2=$abc$71324$new_n7099 ZN=$abc$71324$new_n7100
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6869 A2=$abc$71324$new_n7038 ZN=$abc$71324$new_n7101
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.quotient[4] A2=$abc$71324$new_n7101 ZN=$abc$71324$new_n7102
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6846 ZN=$abc$71324$new_n7103
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n7102 B=$abc$71324$new_n7103 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7104
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n7077 ZN=$abc$71324$new_n7105
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n4088 A3=$abc$71324$new_n7066 ZN=$abc$71324$new_n7106
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7105 A2=$abc$71324$new_n7106 ZN=$abc$71324$new_n7107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7107 ZN=$abc$71324$new_n7108
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n7013 ZN=$abc$71324$new_n7109
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n7020 B1=$abc$71324$new_n7023 B2=registers_m.operand1[20] ZN=$abc$71324$new_n7110
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n4754 A2=$abc$71324$new_n7108 A3=$abc$71324$new_n7109 A4=$abc$71324$new_n7110 ZN=$abc$71324$new_n7111
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3955 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n6981 B2=$abc$71324$new_n3894 C=$abc$71324$new_n7111 ZN=$abc$71324$new_n7112
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n7036 B=$abc$71324$new_n7104 C=$abc$71324$new_n7112 ZN=$abc$71324$new_n7113
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n5011 A2=$abc$71324$new_n7002 B1=$abc$71324$new_n7100 B2=$abc$71324$new_n6888 C=$abc$71324$new_n7113 ZN=$abc$71324$new_n7114
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[4] A2=$abc$71324$new_n6996 ZN=$abc$71324$new_n7115
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6996 A2=$abc$71324$new_n7114 B=$abc$71324$new_n7115 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6870 A2=$abc$71324$new_n7038 ZN=$abc$71324$new_n7117
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[5] A2=$abc$71324$new_n7117 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7118
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[5] A2=$abc$71324$new_n7117 B=$abc$71324$new_n7118 ZN=$abc$71324$new_n7119
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6845 B=$abc$71324$new_n7119 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7120
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6899 ZN=$abc$71324$new_n7121
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=registers_m.operand2[4] A3=$abc$71324$new_n7121 ZN=$abc$71324$new_n7122
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n3056 I1=$abc$71324$new_n7006 S=$abc$71324$new_n7122 Z=$abc$71324$new_n7123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7003 I1=registers_m.operand1[5] S=$abc$71324$new_n7121 Z=$abc$71324$new_n7124
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7124 ZN=$abc$71324$new_n7125
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7123 B=$abc$71324$new_n7125 ZN=$abc$71324$new_n7126
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3893 A2=$abc$71324$new_n6982 ZN=$abc$71324$new_n7127
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3056 A2=$abc$71324$new_n7106 ZN=$abc$71324$new_n7128
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n7013 B1=$abc$71324$new_n7020 B2=registers_m.operand1[29] C1=$abc$71324$new_n7023 C2=registers_m.operand1[21] ZN=$abc$71324$new_n7129
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3954 A2=$abc$71324$new_n6980 B1=$abc$71324$new_n6988 B2=$abc$71324$new_n7128 C=$abc$71324$new_n7129 ZN=$abc$71324$new_n7130
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n7035 B=$abc$71324$new_n7127 C=$abc$71324$new_n7130 ZN=$abc$71324$new_n7131
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4147 A2=$abc$71324$new_n4213 B=$abc$71324$new_n4963 C=$abc$71324$new_n7131 ZN=$abc$71324$new_n7132
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6888 A2=$abc$71324$new_n7126 B=$abc$71324$new_n7132 ZN=$abc$71324$new_n7133
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7120 A2=$abc$71324$new_n7133 ZN=$abc$71324$new_n7134
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4986 A2=$abc$71324$new_n7002 B=$abc$71324$new_n7134 C=$abc$71324$new_n6996 ZN=$abc$71324$new_n7135
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3121 A2=$abc$71324$new_n6996 B=$abc$71324$new_n7135 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4148 A2=$abc$71324$new_n4637 B=$abc$71324$new_n3376 ZN=$abc$71324$new_n7137
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4632 A2=$abc$71324$new_n7137 B=$abc$71324$new_n6998 ZN=$abc$71324$new_n7138
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4962 A2=$abc$71324$new_n7138 ZN=$abc$71324$new_n7139
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6871 A2=$abc$71324$new_n7039 B=alu_m.quotient[6] ZN=$abc$71324$new_n7140
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[6] A2=$abc$71324$new_n6871 A3=$abc$71324$new_n7039 ZN=$abc$71324$new_n7141
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n7141 ZN=$abc$71324$new_n7142
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6844 B1=$abc$71324$new_n7140 B2=$abc$71324$new_n7142 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6896 ZN=$abc$71324$new_n7144
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[4] A3=$abc$71324$new_n7006 A4=$abc$71324$new_n7144 ZN=$abc$71324$new_n7145
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand2[3] A2=registers_m.operand2[4] A3=$abc$71324$new_n7144 B=registers_m.operand1[6] ZN=$abc$71324$new_n7146
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6891 A2=$abc$71324$new_n7146 ZN=$abc$71324$new_n7147
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7003 I1=registers_m.operand1[6] S=$abc$71324$new_n7144 Z=$abc$71324$new_n7148
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n7145 A2=$abc$71324$new_n7147 B1=$abc$71324$new_n7148 B2=$abc$71324$new_n6891 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7149
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n7106 B=$abc$71324$new_n6987 ZN=$abc$71324$new_n7150
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7036 A2=$abc$71324$new_n7150 ZN=$abc$71324$new_n7151
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3607 A2=$abc$71324$new_n7106 ZN=$abc$71324$new_n7152
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7013 B1=$abc$71324$new_n7020 B2=registers_m.operand1[30] C1=$abc$71324$new_n7023 C2=registers_m.operand1[22] ZN=$abc$71324$new_n7153
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7153 ZN=$abc$71324$new_n7154
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3892 A2=$abc$71324$new_n6981 B1=$abc$71324$new_n7151 B2=registers_m.operand1[6] ZN=$abc$71324$new_n7155
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3953 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n6987 B2=$abc$71324$new_n7152 C=$abc$71324$new_n7154 ZN=$abc$71324$new_n7156
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n7149 A2=$abc$71324$new_n7155 A3=$abc$71324$new_n7156 ZN=$abc$71324$new_n7157
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n6996 A2=$abc$71324$new_n7139 A3=$abc$71324$new_n7143 A4=$abc$71324$new_n7157 ZN=$abc$71324$new_n7158
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3122 A2=$abc$71324$new_n6996 B=$abc$71324$new_n7158 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68681
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4143 A2=$abc$71324$new_n6953 ZN=$abc$71324$new_n7160
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6998 A2=$abc$71324$new_n7160 ZN=$abc$71324$new_n7161
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4181 A2=$abc$71324$new_n7161 ZN=$abc$71324$new_n7162
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6872 A2=$abc$71324$new_n7039 Z=$abc$71324$new_n7163
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[7] A2=$abc$71324$new_n7163 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7164
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[7] A2=$abc$71324$new_n7163 B=$abc$71324$new_n7164 ZN=$abc$71324$new_n7165
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6842 B=$abc$71324$new_n7165 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7166
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3890 A2=$abc$71324$new_n6981 ZN=$abc$71324$new_n7167
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3298 A2=$abc$71324$new_n7160 ZN=$abc$71324$new_n7168
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6894 ZN=$abc$71324$new_n7169
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[4] A3=$abc$71324$new_n7006 A4=$abc$71324$new_n7169 ZN=$abc$71324$new_n7170
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand2[3] A2=registers_m.operand2[4] A3=$abc$71324$new_n7169 B=registers_m.operand1[7] ZN=$abc$71324$new_n7171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6891 A2=$abc$71324$new_n7171 ZN=$abc$71324$new_n7172
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n6894 A3=$abc$71324$new_n7003 ZN=$abc$71324$new_n7173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n7169 ZN=$abc$71324$new_n7174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n7173 A3=$abc$71324$new_n7174 ZN=$abc$71324$new_n7175
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7170 A2=$abc$71324$new_n7172 B=$abc$71324$new_n7175 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7176
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7012 A2=$abc$71324$new_n7017 B=registers_m.operand1[7] ZN=$abc$71324$new_n7177
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3604 A2=$abc$71324$new_n3610 A3=$abc$71324$new_n4088 A4=$abc$71324$new_n7066 ZN=$abc$71324$new_n7178
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n7152 B=$abc$71324$new_n7178 ZN=$abc$71324$new_n7179
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n7013 B1=$abc$71324$new_n7020 B2=registers_m.operand1[31] C=$abc$71324$new_n6926 ZN=$abc$71324$new_n7180
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7180 ZN=$abc$71324$new_n7181
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n7023 B1=$abc$71324$new_n7179 B2=$abc$71324$new_n6987 C=$abc$71324$new_n7181 ZN=$abc$71324$new_n7182
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n7168 A2=$abc$71324$new_n7176 A3=$abc$71324$new_n7177 A4=$abc$71324$new_n7182 Z=$abc$71324$new_n7183
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3952 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7167 C=$abc$71324$new_n7183 ZN=$abc$71324$new_n7184
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n6996 A2=$abc$71324$new_n7162 A3=$abc$71324$new_n7166 A4=$abc$71324$new_n7184 ZN=$abc$71324$new_n7185
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3111 A2=$abc$71324$new_n6996 B=$abc$71324$new_n7185 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68683
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n6889 A2=$abc$71324$new_n6986 A3=$abc$71324$new_n6989 Z=$abc$71324$new_n7187
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6975 A2=$abc$71324$new_n7187 B=$abc$71324$new_n6977 C=$abc$71324$new_n4305 ZN=$abc$71324$new_n7188
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7188 ZN=$abc$71324$new_n7189
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6973 A2=$abc$71324$new_n7189 ZN=$abc$71324$new_n7190
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4651 A2=$abc$71324$new_n7138 ZN=$abc$71324$new_n7191
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3976 A2=$abc$71324$new_n6980 Z=$abc$71324$new_n7192
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3039 A2=$abc$71324$new_n6892 ZN=$abc$71324$new_n7193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[4] A2=$abc$71324$new_n6891 ZN=$abc$71324$new_n7194
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4282 A2=$abc$71324$new_n7193 ZN=$abc$71324$new_n7195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n4282 A2=$abc$71324$new_n7006 A3=$abc$71324$new_n7193 ZN=$abc$71324$new_n7196
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3095 A2=$abc$71324$new_n7195 B=$abc$71324$new_n6889 ZN=$abc$71324$new_n7197
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3637 A2=$abc$71324$new_n3649 ZN=$abc$71324$new_n7198
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n3061 ZN=$abc$71324$new_n7199
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[9] A2=registers_m.operand1[8] ZN=$abc$71324$new_n7200
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3604 A2=$abc$71324$new_n3610 A3=$abc$71324$new_n4088 A4=$abc$71324$new_n7200 ZN=$abc$71324$new_n7201
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n7065 A2=$abc$71324$new_n7201 Z=$abc$71324$new_n7202
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[11] A2=registers_m.operand1[10] A3=$abc$71324$new_n7202 ZN=$abc$71324$new_n7203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3637 A2=$abc$71324$new_n7203 ZN=$abc$71324$new_n7204
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand1[9] A2=registers_m.operand1[8] A3=$abc$71324$new_n7178 A4=$abc$71324$new_n7199 ZN=$abc$71324$new_n7205
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7205 ZN=$abc$71324$new_n7206
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7198 A2=$abc$71324$new_n7206 B=registers_m.operand1[16] ZN=$abc$71324$new_n7207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n7198 ZN=$abc$71324$new_n7208
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7205 A2=$abc$71324$new_n7208 ZN=$abc$71324$new_n7209
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7207 A2=$abc$71324$new_n7209 B=$abc$71324$new_n6988 ZN=$abc$71324$new_n7210
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7211
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3032 A2=$abc$71324$new_n3385 B=$abc$71324$new_n6985 ZN=$abc$71324$new_n7212
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3032 A3=registers_m.size[1] A4=$abc$71324$new_n6984 ZN=$abc$71324$new_n7213
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.dividend[0] A2=$abc$71324$new_n3311 B1=$abc$71324$new_n7212 B2=registers_m.operand1[16] ZN=$abc$71324$new_n7214
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n7211 A2=$abc$71324$new_n7213 A3=$abc$71324$new_n7214 ZN=$abc$71324$new_n7215
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7196 A2=$abc$71324$new_n7197 B=$abc$71324$new_n7210 C=$abc$71324$new_n7215 ZN=$abc$71324$new_n7216
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3862 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7190 C=$abc$71324$new_n7216 ZN=$abc$71324$new_n7217
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7217 ZN=$abc$71324$new_n7218
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n6835 A2=$abc$71324$new_n7021 B=$abc$71324$new_n7192 C=$abc$71324$new_n7218 ZN=$abc$71324$new_n7219
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[16] A2=$abc$71324$new_n7190 B1=$abc$71324$new_n7191 B2=$abc$71324$new_n7219 ZN=$abc$71324$new_n7220
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7220 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68685
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n3049 ZN=$abc$71324$new_n7222
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[8] A2=registers_m.operand1[31] ZN=$abc$71324$new_n7223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.dividend[0] A2=$abc$71324$new_n7222 ZN=$abc$71324$new_n7224
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[1] A2=$abc$71324$new_n7224 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7225
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[1] A2=$abc$71324$new_n7224 B=$abc$71324$new_n7225 ZN=$abc$71324$new_n7226
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6834 B=$abc$71324$new_n7226 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7227
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=$abc$71324$new_n6900 A4=$abc$71324$new_n7194 ZN=$abc$71324$new_n7228
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7228 ZN=$abc$71324$new_n7229
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n7228 B=$abc$71324$new_n7229 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7230
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7231
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7231 ZN=$abc$71324$new_n7232
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n7209 ZN=$abc$71324$new_n7233
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n7209 ZN=$abc$71324$new_n7234
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n7212 B1=$abc$71324$new_n7234 B2=$abc$71324$new_n6987 C=$abc$71324$new_n7232 ZN=$abc$71324$new_n7235
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7168 A2=$abc$71324$new_n7190 A3=$abc$71324$new_n7230 A4=$abc$71324$new_n7235 ZN=$abc$71324$new_n7236
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3861 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7236 ZN=$abc$71324$new_n7237
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3980 A2=$abc$71324$new_n6980 B1=$abc$71324$new_n7161 B2=$abc$71324$new_n4588 C=$abc$71324$new_n7237 ZN=$abc$71324$new_n7238
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[17] A2=$abc$71324$new_n7190 B1=$abc$71324$new_n7227 B2=$abc$71324$new_n7238 ZN=$abc$71324$new_n7239
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7239 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68687
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3376 A2=$abc$71324$new_n4239 A3=$abc$71324$new_n4672 ZN=$abc$71324$new_n7241
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6998 A2=$abc$71324$new_n7241 B=$abc$71324$new_n4684 ZN=$abc$71324$new_n7242
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[1] A2=alu_m.dividend[0] B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7243
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[2] A2=$abc$71324$new_n7243 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7244
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[2] A2=$abc$71324$new_n7243 B=$abc$71324$new_n7244 ZN=$abc$71324$new_n7245
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6833 B=$abc$71324$new_n7245 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7246
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=$abc$71324$new_n6897 A4=$abc$71324$new_n7194 ZN=$abc$71324$new_n7247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7247 ZN=$abc$71324$new_n7248
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n7247 B=$abc$71324$new_n7248 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7249
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3091 A2=$abc$71324$new_n3093 A3=$abc$71324$new_n7203 A4=$abc$71324$new_n7208 Z=$abc$71324$new_n7250
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3091 A2=$abc$71324$new_n7233 ZN=$abc$71324$new_n7251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7252
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n7212 ZN=$abc$71324$new_n7253
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7252 A3=$abc$71324$new_n7253 ZN=$abc$71324$new_n7254
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7251 B=$abc$71324$new_n7254 ZN=$abc$71324$new_n7255
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3858 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7249 C=$abc$71324$new_n7255 ZN=$abc$71324$new_n7256
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3942 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n7241 B2=$abc$71324$new_n3298 C=$abc$71324$new_n7256 ZN=$abc$71324$new_n7257
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7190 A2=$abc$71324$new_n7242 A3=$abc$71324$new_n7246 A4=$abc$71324$new_n7257 ZN=$abc$71324$new_n7258
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[18] A2=$abc$71324$new_n7190 B=$abc$71324$new_n7258 ZN=$abc$71324$new_n7259
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7259 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68689
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=alu_m.dividend[2] A2=alu_m.dividend[1] A3=alu_m.dividend[0] B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7261
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[3] A2=$abc$71324$new_n7261 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7262
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[3] A2=$abc$71324$new_n7261 B=$abc$71324$new_n7262 ZN=$abc$71324$new_n7263
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6832 B=$abc$71324$new_n7263 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7264
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3983 A2=$abc$71324$new_n6980 ZN=$abc$71324$new_n7265
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[3] A2=registers_m.operand2[2] A3=$abc$71324$new_n6895 A4=$abc$71324$new_n7194 ZN=$abc$71324$new_n7266
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7266 ZN=$abc$71324$new_n7267
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n7266 B=$abc$71324$new_n7267 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7268
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4149 A2=$abc$71324$new_n4240 ZN=$abc$71324$new_n7269
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n4244 A2=$abc$71324$new_n7269 B=$abc$71324$new_n3375 ZN=$abc$71324$new_n7270
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3089 A2=$abc$71324$new_n7250 Z=$abc$71324$new_n7271
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3089 A2=$abc$71324$new_n7250 ZN=$abc$71324$new_n7272
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7271 A2=$abc$71324$new_n7272 B=$abc$71324$new_n6988 ZN=$abc$71324$new_n7273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7274
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7274 ZN=$abc$71324$new_n7275
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n7212 B=$abc$71324$new_n7273 C=$abc$71324$new_n7275 ZN=$abc$71324$new_n7276
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7190 A2=$abc$71324$new_n7268 A3=$abc$71324$new_n7270 A4=$abc$71324$new_n7276 ZN=$abc$71324$new_n7277
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3856 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7265 C=$abc$71324$new_n7277 ZN=$abc$71324$new_n7278
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4560 A2=$abc$71324$new_n7001 B=$abc$71324$new_n7264 C=$abc$71324$new_n7278 ZN=$abc$71324$new_n7279
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[19] A2=$abc$71324$new_n7190 B=$abc$71324$new_n7279 ZN=$abc$71324$new_n7280
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7280 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68691
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3376 A2=$abc$71324$new_n3383 B1=$abc$71324$new_n6884 B2=$abc$71324$new_n3310 C=$abc$71324$new_n4278 ZN=$abc$71324$new_n7282
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6972 A2=$abc$71324$new_n7282 Z=$abc$71324$new_n7283
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7189 A2=$abc$71324$new_n7283 ZN=$abc$71324$new_n7284
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[20] A2=$abc$71324$new_n7284 ZN=$abc$71324$new_n7285
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=alu_m.dividend[3] A2=alu_m.dividend[2] A3=alu_m.dividend[1] A4=alu_m.dividend[0] Z=$abc$71324$new_n7286
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n7286 ZN=$abc$71324$new_n7287
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[4] A2=$abc$71324$new_n7287 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7288
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[4] A2=$abc$71324$new_n7287 B=$abc$71324$new_n7288 ZN=$abc$71324$new_n7289
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6831 B=$abc$71324$new_n3310 ZN=$abc$71324$new_n7290
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7094 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7291
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n7291 ZN=$abc$71324$new_n7292
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7291 B=$abc$71324$new_n7292 C=$abc$71324$new_n6889 ZN=$abc$71324$new_n7293
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7294
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n7187 B1=$abc$71324$new_n7212 B2=registers_m.operand1[20] ZN=$abc$71324$new_n7295
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n7272 ZN=$abc$71324$new_n7296
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n7272 ZN=$abc$71324$new_n7297
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7297 B=$abc$71324$new_n7293 ZN=$abc$71324$new_n7298
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7284 A3=$abc$71324$new_n7295 A4=$abc$71324$new_n7298 ZN=$abc$71324$new_n7299
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3853 A2=$abc$71324$new_n6981 B1=$abc$71324$new_n7289 B2=$abc$71324$new_n7290 ZN=$abc$71324$new_n7300
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3940 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n7002 B2=$abc$71324$new_n4612 C=$abc$71324$new_n7299 ZN=$abc$71324$new_n7301
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7300 A2=$abc$71324$new_n7301 B=$abc$71324$new_n7285 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68693
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[21] A2=$abc$71324$new_n7284 ZN=$abc$71324$new_n7303
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4727 A2=$abc$71324$new_n7002 ZN=$abc$71324$new_n7304
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.dividend[4] A2=$abc$71324$new_n7286 Z=$abc$71324$new_n7305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n7305 ZN=$abc$71324$new_n7306
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[5] A2=$abc$71324$new_n7306 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7307
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[5] A2=$abc$71324$new_n7306 B=$abc$71324$new_n7307 ZN=$abc$71324$new_n7308
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6830 B=$abc$71324$new_n7308 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7121 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7310
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7310 ZN=$abc$71324$new_n7311
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n7310 B=$abc$71324$new_n7311 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7312
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n7296 ZN=$abc$71324$new_n7313
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7314
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7314 ZN=$abc$71324$new_n7315
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n6988 A2=$abc$71324$new_n7313 B=$abc$71324$new_n7312 C=$abc$71324$new_n7284 ZN=$abc$71324$new_n7316
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n7212 B=$abc$71324$new_n7315 C=$abc$71324$new_n7316 ZN=$abc$71324$new_n7317
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3851 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7317 ZN=$abc$71324$new_n7318
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3986 A2=$abc$71324$new_n6979 B=$abc$71324$new_n7309 C=$abc$71324$new_n7318 ZN=$abc$71324$new_n7319
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7304 A2=$abc$71324$new_n7319 B=$abc$71324$new_n7303 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68695
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[5] A2=$abc$71324$new_n7305 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7321
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[6] A2=$abc$71324$new_n7321 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7322
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[6] A2=$abc$71324$new_n7321 B=$abc$71324$new_n7322 ZN=$abc$71324$new_n7323
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6829 B=$abc$71324$new_n7323 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7324
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7144 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7325
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7325 ZN=$abc$71324$new_n7326
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n7325 B=$abc$71324$new_n7326 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7327
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n7212 ZN=$abc$71324$new_n7328
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7329
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7328 A3=$abc$71324$new_n7329 ZN=$abc$71324$new_n7330
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[21] A2=registers_m.operand1[20] A3=$abc$71324$new_n7272 ZN=$abc$71324$new_n7331
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand1[21] A2=registers_m.operand1[20] A3=registers_m.operand1[19] A4=registers_m.operand1[18] ZN=$abc$71324$new_n7332
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3083 A2=$abc$71324$new_n7233 A3=$abc$71324$new_n7332 ZN=$abc$71324$new_n7333
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n7331 ZN=$abc$71324$new_n7334
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n6988 A2=$abc$71324$new_n7334 B=$abc$71324$new_n7327 C=$abc$71324$new_n7284 ZN=$abc$71324$new_n7335
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3848 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7330 C=$abc$71324$new_n7335 ZN=$abc$71324$new_n7336
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3939 A2=$abc$71324$new_n6980 B1=$abc$71324$new_n7001 B2=$abc$71324$new_n4705 C=$abc$71324$new_n7336 ZN=$abc$71324$new_n7337
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[22] A2=$abc$71324$new_n7284 B1=$abc$71324$new_n7324 B2=$abc$71324$new_n7337 ZN=$abc$71324$new_n7338
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7338 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68697
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[23] A2=$abc$71324$new_n7284 ZN=$abc$71324$new_n7340
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4527 A2=$abc$71324$new_n7002 ZN=$abc$71324$new_n7341
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.dividend[6] A2=alu_m.dividend[5] A3=$abc$71324$new_n7305 ZN=$abc$71324$new_n7342
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.dividend[7] A2=$abc$71324$new_n7223 A3=$abc$71324$new_n7342 ZN=$abc$71324$new_n7343
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n7342 B=alu_m.dividend[7] ZN=$abc$71324$new_n7344
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n7343 ZN=$abc$71324$new_n7345
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6828 B1=$abc$71324$new_n7344 B2=$abc$71324$new_n7345 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7346
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n7333 ZN=$abc$71324$new_n7347
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3081 A2=$abc$71324$new_n7333 ZN=$abc$71324$new_n7348
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n7187 ZN=$abc$71324$new_n7349
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7349 ZN=$abc$71324$new_n7350
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7169 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7351 ZN=$abc$71324$new_n7352
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n7351 B=$abc$71324$new_n7352 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7353
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7284 A2=$abc$71324$new_n7353 ZN=$abc$71324$new_n7354
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n7212 B=$abc$71324$new_n7350 C=$abc$71324$new_n7354 ZN=$abc$71324$new_n7355
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3847 A2=$abc$71324$new_n6982 B1=$abc$71324$new_n6988 B2=$abc$71324$new_n7348 C=$abc$71324$new_n7355 ZN=$abc$71324$new_n7356
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3990 A2=$abc$71324$new_n6979 B=$abc$71324$new_n7346 C=$abc$71324$new_n7356 ZN=$abc$71324$new_n7357
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7341 A2=$abc$71324$new_n7357 B=$abc$71324$new_n7340 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68699
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3357 A2=$abc$71324$new_n4262 ZN=$abc$71324$new_n7359
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[6] A2=$abc$71324$new_n7359 ZN=$abc$71324$new_n7360
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3305 A2=$abc$71324$new_n3552 B=$abc$71324$new_n6990 C=$abc$71324$new_n7360 ZN=$abc$71324$new_n7361
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4305 A2=$abc$71324$new_n7361 ZN=$abc$71324$new_n7362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3553 A2=$abc$71324$new_n6976 B=$abc$71324$new_n7362 ZN=$abc$71324$new_n7363
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n6973 A2=$abc$71324$new_n7363 Z=$abc$71324$new_n7364
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6876 A2=$abc$71324$new_n7038 ZN=$abc$71324$new_n7365
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[14] A2=$abc$71324$new_n7365 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7366
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[14] A2=$abc$71324$new_n7365 B=$abc$71324$new_n7366 ZN=$abc$71324$new_n7367
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6837 B=$abc$71324$new_n7367 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7368
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3875 A2=$abc$71324$new_n6981 ZN=$abc$71324$new_n7369
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[4] A2=$abc$71324$new_n6892 ZN=$abc$71324$new_n7370
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3039 A2=$abc$71324$new_n6891 ZN=$abc$71324$new_n7371
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7144 A3=$abc$71324$new_n7371 ZN=$abc$71324$new_n7372
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7372 ZN=$abc$71324$new_n7373
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7372 B=$abc$71324$new_n7373 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7374
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7204 Z=$abc$71324$new_n7375
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n6988 A2=$abc$71324$new_n7375 B=$abc$71324$new_n7329 C=$abc$71324$new_n4754 ZN=$abc$71324$new_n7376
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n6984 B=$abc$71324$new_n7364 C=$abc$71324$new_n7376 ZN=$abc$71324$new_n7377
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3944 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7374 C=$abc$71324$new_n7377 ZN=$abc$71324$new_n7378
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7368 A2=$abc$71324$new_n7369 ZN=$abc$71324$new_n7379
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4763 A2=$abc$71324$new_n7002 B=$abc$71324$new_n7378 C=$abc$71324$new_n7379 ZN=$abc$71324$new_n7380
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3108 A2=$abc$71324$new_n7364 B=$abc$71324$new_n7380 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68701
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6877 A2=$abc$71324$new_n7039 B=alu_m.quotient[15] ZN=$abc$71324$new_n7382
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[15] A2=$abc$71324$new_n6877 A3=$abc$71324$new_n7039 ZN=$abc$71324$new_n7383
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n7383 ZN=$abc$71324$new_n7384
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7382 A2=$abc$71324$new_n7384 ZN=$abc$71324$new_n7385
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6836 B1=$abc$71324$new_n7382 B2=$abc$71324$new_n7384 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7386
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7169 A3=$abc$71324$new_n7371 ZN=$abc$71324$new_n7387
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n7387 ZN=$abc$71324$new_n7388
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7387 B=$abc$71324$new_n7388 C=$abc$71324$new_n6889 ZN=$abc$71324$new_n7389
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7204 B=registers_m.operand1[15] ZN=$abc$71324$new_n7390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7198 A2=$abc$71324$new_n7206 B=$abc$71324$new_n7390 ZN=$abc$71324$new_n7391
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n6984 B1=$abc$71324$new_n6987 B2=$abc$71324$new_n7391 C1=$abc$71324$new_n7187 C2=registers_m.operand1[7] ZN=$abc$71324$new_n7392
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4147 A2=$abc$71324$new_n4213 B=$abc$71324$new_n4963 C=$abc$71324$new_n7392 ZN=$abc$71324$new_n7393
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n7364 A2=$abc$71324$new_n7389 A3=$abc$71324$new_n7393 ZN=$abc$71324$new_n7394
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3974 A2=$abc$71324$new_n6980 B1=$abc$71324$new_n6982 B2=$abc$71324$new_n3874 C=$abc$71324$new_n7394 ZN=$abc$71324$new_n7395
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4226 A2=$abc$71324$new_n7002 B=$abc$71324$new_n7386 C=$abc$71324$new_n7395 ZN=$abc$71324$new_n7396
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3106 A2=$abc$71324$new_n7364 B=$abc$71324$new_n7396 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68703
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7283 A2=$abc$71324$new_n7363 ZN=$abc$71324$new_n7398
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[8] A2=$abc$71324$new_n7398 ZN=$abc$71324$new_n7399
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6873 A2=$abc$71324$new_n7038 ZN=$abc$71324$new_n7400
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[8] A2=$abc$71324$new_n7400 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7401
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[8] A2=$abc$71324$new_n7400 B=$abc$71324$new_n7401 ZN=$abc$71324$new_n7402
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6851 B=$abc$71324$new_n7402 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7403
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3037 A2=registers_m.operand2[2] A3=$abc$71324$new_n4280 A4=$abc$71324$new_n7371 ZN=$abc$71324$new_n7404
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7404 ZN=$abc$71324$new_n7405
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n7404 B=$abc$71324$new_n7405 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7406
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n7178 ZN=$abc$71324$new_n7407
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n6984 B1=$abc$71324$new_n6987 B2=$abc$71324$new_n7407 C1=$abc$71324$new_n7187 C2=registers_m.operand1[0] ZN=$abc$71324$new_n7408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3965 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7406 C=$abc$71324$new_n7408 ZN=$abc$71324$new_n7409
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3902 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7398 ZN=$abc$71324$new_n7410
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4906 A2=$abc$71324$new_n7002 B=$abc$71324$new_n7409 C=$abc$71324$new_n7410 ZN=$abc$71324$new_n7411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7403 A2=$abc$71324$new_n7411 B=$abc$71324$new_n7399 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68705
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[9] A2=$abc$71324$new_n7398 ZN=$abc$71324$new_n7413
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4933 A2=$abc$71324$new_n7001 Z=$abc$71324$new_n7414
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[8] A2=$abc$71324$new_n6873 B=$abc$71324$new_n7038 ZN=$abc$71324$new_n7415
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[9] A2=$abc$71324$new_n7415 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7416
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[9] A2=$abc$71324$new_n7415 B=$abc$71324$new_n7416 ZN=$abc$71324$new_n7417
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6841 B=$abc$71324$new_n7417 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7418
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7029 A3=$abc$71324$new_n7370 ZN=$abc$71324$new_n7419
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3062 A2=$abc$71324$new_n7419 ZN=$abc$71324$new_n7420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7007 A2=$abc$71324$new_n7419 B=$abc$71324$new_n7420 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7421
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n7178 B=registers_m.operand1[9] ZN=$abc$71324$new_n7422
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7202 A2=$abc$71324$new_n7422 B=$abc$71324$new_n6988 ZN=$abc$71324$new_n7423
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n6984 B1=$abc$71324$new_n7187 B2=registers_m.operand1[1] C=$abc$71324$new_n7423 ZN=$abc$71324$new_n7424
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3948 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7421 C=$abc$71324$new_n7424 ZN=$abc$71324$new_n7425
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7398 A2=$abc$71324$new_n7418 ZN=$abc$71324$new_n7426
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3887 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7425 C=$abc$71324$new_n7426 ZN=$abc$71324$new_n7427
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7414 A2=$abc$71324$new_n7427 B=$abc$71324$new_n7413 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68707
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[10] A2=$abc$71324$new_n7398 ZN=$abc$71324$new_n7429
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4828 A2=$abc$71324$new_n7001 Z=$abc$71324$new_n7430
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=alu_m.quotient[9] A2=alu_m.quotient[8] A3=$abc$71324$new_n6873 B=$abc$71324$new_n7038 ZN=$abc$71324$new_n7431
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[10] A2=$abc$71324$new_n7431 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7432
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[10] A2=$abc$71324$new_n7431 B=$abc$71324$new_n7432 ZN=$abc$71324$new_n7433
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6852 B=$abc$71324$new_n7433 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7434
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3037 A2=registers_m.operand2[2] A3=$abc$71324$new_n6897 A4=$abc$71324$new_n7371 ZN=$abc$71324$new_n7435
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n7435 ZN=$abc$71324$new_n7436
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7435 B=$abc$71324$new_n7436 C=$abc$71324$new_n6889 ZN=$abc$71324$new_n7437
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n7202 ZN=$abc$71324$new_n7438
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6988 A2=$abc$71324$new_n7438 B=$abc$71324$new_n7252 ZN=$abc$71324$new_n7439
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n6984 B=$abc$71324$new_n7437 C=$abc$71324$new_n7439 ZN=$abc$71324$new_n7440
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3947 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7398 C=$abc$71324$new_n7440 ZN=$abc$71324$new_n7441
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3884 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7434 C=$abc$71324$new_n7441 ZN=$abc$71324$new_n7442
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7430 A2=$abc$71324$new_n7442 B=$abc$71324$new_n7429 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68709
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4858 A2=$abc$71324$new_n7001 ZN=$abc$71324$new_n7444
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6874 A2=$abc$71324$new_n7038 ZN=$abc$71324$new_n7445
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[11] A2=$abc$71324$new_n7445 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7446
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[11] A2=$abc$71324$new_n7445 B=$abc$71324$new_n7446 ZN=$abc$71324$new_n7447
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6840 B=$abc$71324$new_n7447 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7448
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n7202 B=registers_m.operand1[11] ZN=$abc$71324$new_n7449
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7206 A2=$abc$71324$new_n7449 Z=$abc$71324$new_n7450
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n6985 B1=$abc$71324$new_n6988 B2=$abc$71324$new_n7450 C=$abc$71324$new_n7274 ZN=$abc$71324$new_n7451
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7086 ZN=$abc$71324$new_n7452
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7371 A2=$abc$71324$new_n7452 ZN=$abc$71324$new_n7453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7453 ZN=$abc$71324$new_n7454
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n7453 B=$abc$71324$new_n7454 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7455
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3968 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n6981 B2=$abc$71324$new_n3881 C=$abc$71324$new_n7451 ZN=$abc$71324$new_n7456
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n7398 A2=$abc$71324$new_n7455 A3=$abc$71324$new_n7456 ZN=$abc$71324$new_n7457
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n7444 A2=$abc$71324$new_n7448 A3=$abc$71324$new_n7457 B1=$abc$71324$new_n7398 B2=alu_m.result[11] ZN=$abc$71324$new_n7458
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7458 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68711
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[12] A2=$abc$71324$new_n7398 ZN=$abc$71324$new_n7460
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[11] A2=$abc$71324$new_n6874 B=$abc$71324$new_n7038 ZN=$abc$71324$new_n7461
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.quotient[12] A2=$abc$71324$new_n7461 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7462
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.quotient[12] A2=$abc$71324$new_n7461 B=$abc$71324$new_n7462 ZN=$abc$71324$new_n7463
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6839 B=$abc$71324$new_n7463 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7464
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3059 A2=$abc$71324$new_n7203 ZN=$abc$71324$new_n7465
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n7187 B1=$abc$71324$new_n7465 B2=$abc$71324$new_n6987 ZN=$abc$71324$new_n7466
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7094 A3=$abc$71324$new_n7371 ZN=$abc$71324$new_n7467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7467 ZN=$abc$71324$new_n7468
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n7467 B=$abc$71324$new_n7468 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7469
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3877 A2=$abc$71324$new_n6982 B1=$abc$71324$new_n6985 B2=$abc$71324$new_n3059 C=$abc$71324$new_n7466 ZN=$abc$71324$new_n7470
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3945 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7398 C=$abc$71324$new_n7469 ZN=$abc$71324$new_n7471
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4885 A2=$abc$71324$new_n7002 B=$abc$71324$new_n7470 C=$abc$71324$new_n7471 ZN=$abc$71324$new_n7472
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7464 A2=$abc$71324$new_n7472 B=$abc$71324$new_n7460 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68713
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[13] A2=$abc$71324$new_n7398 ZN=$abc$71324$new_n7474
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n6875 A2=$abc$71324$new_n7039 B=alu_m.quotient[13] ZN=$abc$71324$new_n7475
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.quotient[13] A2=$abc$71324$new_n6875 A3=$abc$71324$new_n7039 ZN=$abc$71324$new_n7476
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n7475 ZN=$abc$71324$new_n7477
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6838 B1=$abc$71324$new_n7476 B2=$abc$71324$new_n7477 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7478
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3971 A2=$abc$71324$new_n6979 ZN=$abc$71324$new_n7479
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7121 A3=$abc$71324$new_n7371 ZN=$abc$71324$new_n7480
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7480 ZN=$abc$71324$new_n7481
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n7480 B=$abc$71324$new_n7481 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7482
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n7206 B=registers_m.operand1[13] ZN=$abc$71324$new_n7483
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7204 A2=$abc$71324$new_n7483 ZN=$abc$71324$new_n7484
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n6984 B1=$abc$71324$new_n6987 B2=$abc$71324$new_n7484 C1=$abc$71324$new_n7187 C2=registers_m.operand1[5] ZN=$abc$71324$new_n7485
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7398 A2=$abc$71324$new_n7479 A3=$abc$71324$new_n7482 A4=$abc$71324$new_n7485 ZN=$abc$71324$new_n7486
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3876 A2=$abc$71324$new_n6981 B1=$abc$71324$new_n7002 B2=$abc$71324$new_n4796 C=$abc$71324$new_n7486 ZN=$abc$71324$new_n7487
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7478 A2=$abc$71324$new_n7487 B=$abc$71324$new_n7474 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.divider[17] I1=registers_m.operand2[0] S=$abc$71324$new_n3312 Z=$abc$71324$new_n7489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7489 I1=alu_m.divider[16] S=$abc$71324$new_n3317 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68717
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[1] A2=$abc$71324$new_n3291 ZN=$abc$71324$new_n7491
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6897 A2=$abc$71324$new_n6900 ZN=$abc$71324$new_n7492
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.datab[16] A2=$abc$71324$new_n7492 ZN=$abc$71324$new_n7493
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7491 A2=$abc$71324$new_n7493 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n7494
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=alu_m.divider[18] A2=$abc$71324$new_n3313 B=$abc$71324$new_n3317 C=$abc$71324$new_n7494 ZN=$abc$71324$new_n7495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3019 A2=$abc$71324$new_n3317 B=$abc$71324$new_n7495 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68719
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3038 A2=$abc$71324$new_n4280 ZN=$abc$71324$new_n7497
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7094 A2=$abc$71324$new_n7497 ZN=$abc$71324$new_n7498
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7498 ZN=$abc$71324$new_n7499
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3038 A2=$abc$71324$new_n3291 B=$abc$71324$new_n3313 C=$abc$71324$new_n7499 ZN=$abc$71324$new_n7500
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=alu_m.divider[19] A2=$abc$71324$new_n3313 B=$abc$71324$new_n3317 C=$abc$71324$new_n7500 ZN=$abc$71324$new_n7501
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3018 A2=$abc$71324$new_n3317 B=$abc$71324$new_n7501 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68721
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n4281 ZN=$abc$71324$new_n7503
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.datab[16] A2=$abc$71324$new_n7503 ZN=$abc$71324$new_n7504
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[3] A2=alu_m.muls.datab[16] B=$abc$71324$new_n3314 C=$abc$71324$new_n7504 ZN=$abc$71324$new_n7505
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[20] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[19] ZN=$abc$71324$new_n7506
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7505 A2=$abc$71324$new_n7506 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68723
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3039 A2=$abc$71324$new_n4282 ZN=$abc$71324$new_n7508
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.datab[16] A2=$abc$71324$new_n7508 ZN=$abc$71324$new_n7509
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[4] A2=alu_m.muls.datab[16] B=$abc$71324$new_n3312 C=$abc$71324$new_n7509 ZN=$abc$71324$new_n7510
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[21] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[20] ZN=$abc$71324$new_n7511
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3317 A2=$abc$71324$new_n7510 B=$abc$71324$new_n7511 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68725
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[22] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[21] ZN=$abc$71324$new_n7513
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.operand2[5] A2=$abc$71324$new_n4283 Z=$abc$71324$new_n7514
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7514 ZN=$abc$71324$new_n7515
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[5] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7516
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7515 A3=$abc$71324$new_n7516 B=$abc$71324$new_n7513 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68727
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[23] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[22] ZN=$abc$71324$new_n7518
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3041 A2=$abc$71324$new_n4284 ZN=$abc$71324$new_n7519
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4285 A2=$abc$71324$new_n7519 ZN=$abc$71324$new_n7520
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7520 ZN=$abc$71324$new_n7521
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[6] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7522
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7521 A3=$abc$71324$new_n7522 B=$abc$71324$new_n7518 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68729
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[24] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[23] ZN=$abc$71324$new_n7524
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[7] A2=$abc$71324$new_n4285 ZN=$abc$71324$new_n7525
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7525 ZN=$abc$71324$new_n7526
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[7] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7527
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7526 A3=$abc$71324$new_n7527 B=$abc$71324$new_n7524 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68731
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[25] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[24] ZN=$abc$71324$new_n7529
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3043 A2=$abc$71324$new_n4286 ZN=$abc$71324$new_n7530
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3043 A2=$abc$71324$new_n3291 ZN=$abc$71324$new_n7531
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7530 B=$abc$71324$new_n7531 C=$abc$71324$new_n3314 ZN=$abc$71324$new_n7532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7529 A2=$abc$71324$new_n7532 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68733
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[26] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[25] ZN=$abc$71324$new_n7534
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3042 A2=$abc$71324$new_n4287 ZN=$abc$71324$new_n7535
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4288 A2=$abc$71324$new_n7535 ZN=$abc$71324$new_n7536
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7536 ZN=$abc$71324$new_n7537
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[9] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7538
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7537 A3=$abc$71324$new_n7538 B=$abc$71324$new_n7534 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68735
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[27] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[26] ZN=$abc$71324$new_n7540
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[10] A2=$abc$71324$new_n4288 ZN=$abc$71324$new_n7541
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7541 ZN=$abc$71324$new_n7542
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[10] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7543
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7542 A3=$abc$71324$new_n7543 B=$abc$71324$new_n7540 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68737
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[28] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[27] ZN=$abc$71324$new_n7545
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3044 A2=$abc$71324$new_n4289 ZN=$abc$71324$new_n7546
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7546 ZN=$abc$71324$new_n7547
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[11] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7548
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7547 A3=$abc$71324$new_n7548 B=$abc$71324$new_n7545 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68739
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[29] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[28] ZN=$abc$71324$new_n7550
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3047 A2=$abc$71324$new_n4290 ZN=$abc$71324$new_n7551
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4291 A2=$abc$71324$new_n7551 ZN=$abc$71324$new_n7552
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7552 ZN=$abc$71324$new_n7553
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[12] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7554
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7553 A3=$abc$71324$new_n7554 B=$abc$71324$new_n7550 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68741
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3046 A2=$abc$71324$new_n4291 ZN=$abc$71324$new_n7556
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.muls.datab[16] A2=$abc$71324$new_n7556 ZN=$abc$71324$new_n7557
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[13] A2=alu_m.muls.datab[16] B=$abc$71324$new_n3314 C=$abc$71324$new_n7557 ZN=$abc$71324$new_n7558
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[30] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[29] ZN=$abc$71324$new_n7559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7558 A2=$abc$71324$new_n7559 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68743
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3048 A2=$abc$71324$new_n4292 ZN=$abc$71324$new_n7561
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3291 A2=$abc$71324$new_n7561 ZN=$abc$71324$new_n7562
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[14] A2=alu_m.muls.datab[16] ZN=$abc$71324$new_n7563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.divider[31] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.divider[30] ZN=$abc$71324$new_n7564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3315 A2=$abc$71324$new_n7562 A3=$abc$71324$new_n7563 B=$abc$71324$new_n7564 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[31] A2=$abc$71324$new_n3317 ZN=$abc$71324$new_n7566
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.ir[8] A2=$abc$71324$new_n4293 Z=$abc$71324$new_n7567
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3004 A2=$abc$71324$new_n3315 A3=$abc$71324$new_n7567 B=$abc$71324$new_n7566 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68749
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7187 A2=$abc$71324$new_n7359 ZN=$abc$71324$new_n7569
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7283 A2=$abc$71324$new_n7360 ZN=$abc$71324$new_n7570
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4080 A2=$abc$71324$new_n4304 B=$abc$71324$new_n7569 C=$abc$71324$new_n7570 ZN=$abc$71324$new_n7571
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4502 A2=$abc$71324$new_n6999 Z=$abc$71324$new_n7572
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3023 A2=$abc$71324$new_n7342 ZN=$abc$71324$new_n7573
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n7573 ZN=$abc$71324$new_n7574
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[8] A2=$abc$71324$new_n7574 B=$abc$71324$new_n3302 ZN=$abc$71324$new_n7575
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[8] A2=$abc$71324$new_n7574 B=$abc$71324$new_n7575 ZN=$abc$71324$new_n7576
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6826 B=$abc$71324$new_n7576 C=$abc$71324$new_n3310 ZN=$abc$71324$new_n7577
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n3081 A3=$abc$71324$new_n3083 A4=$abc$71324$new_n7331 ZN=$abc$71324$new_n7578
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n7347 ZN=$abc$71324$new_n7579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n4281 A3=$abc$71324$new_n7193 ZN=$abc$71324$new_n7580
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n7580 B=$abc$71324$new_n6889 ZN=$abc$71324$new_n7581
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7007 A2=$abc$71324$new_n7580 B=$abc$71324$new_n7581 ZN=$abc$71324$new_n7582
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n7213 ZN=$abc$71324$new_n7583
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n7187 B1=$abc$71324$new_n7212 B2=$abc$71324$new_n7583 ZN=$abc$71324$new_n7584
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7582 A2=$abc$71324$new_n7584 ZN=$abc$71324$new_n7585
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7579 B=$abc$71324$new_n7585 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7586
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3992 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7586 ZN=$abc$71324$new_n7587
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3845 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7577 C=$abc$71324$new_n7587 ZN=$abc$71324$new_n7588
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3113 A2=$abc$71324$new_n7571 B1=$abc$71324$new_n7572 B2=$abc$71324$new_n7588 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6825 ZN=$abc$71324$new_n7590
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[8] A2=$abc$71324$new_n7573 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7591
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[9] A2=$abc$71324$new_n7591 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7592
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[9] A2=$abc$71324$new_n7591 B=$abc$71324$new_n7592 ZN=$abc$71324$new_n7593
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3309 A2=$abc$71324$new_n7590 A3=$abc$71324$new_n7593 ZN=$abc$71324$new_n7594
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n7578 ZN=$abc$71324$new_n7595
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[25] A2=registers_m.operand1[24] ZN=$abc$71324$new_n7596
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n7578 Z=$abc$71324$new_n7597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7595 A2=$abc$71324$new_n7597 ZN=$abc$71324$new_n7598
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n7029 A3=$abc$71324$new_n7193 ZN=$abc$71324$new_n7599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3077 A2=$abc$71324$new_n7599 B=$abc$71324$new_n6889 ZN=$abc$71324$new_n7600
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7007 A2=$abc$71324$new_n7599 B=$abc$71324$new_n7600 ZN=$abc$71324$new_n7601
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n7212 ZN=$abc$71324$new_n7602
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7231 A3=$abc$71324$new_n7601 A4=$abc$71324$new_n7602 ZN=$abc$71324$new_n7603
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7598 B=$abc$71324$new_n7603 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7604
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3843 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7604 ZN=$abc$71324$new_n7605
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3994 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n7000 B2=$abc$71324$new_n4471 C=$abc$71324$new_n7605 ZN=$abc$71324$new_n7606
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3114 A2=$abc$71324$new_n7571 B1=$abc$71324$new_n7594 B2=$abc$71324$new_n7606 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68753
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6824 ZN=$abc$71324$new_n7608
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.dividend[9] A2=alu_m.dividend[8] A3=$abc$71324$new_n7573 ZN=$abc$71324$new_n7609
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=alu_m.dividend[10] A2=$abc$71324$new_n7223 A3=$abc$71324$new_n7609 ZN=$abc$71324$new_n7610
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n7609 B=alu_m.dividend[10] ZN=$abc$71324$new_n7611
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n7611 ZN=$abc$71324$new_n7612
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7610 A2=$abc$71324$new_n7612 B=$abc$71324$new_n3309 C=$abc$71324$new_n7608 ZN=$abc$71324$new_n7613
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3037 A2=registers_m.operand2[2] A3=$abc$71324$new_n6897 A4=$abc$71324$new_n7194 ZN=$abc$71324$new_n7614
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7614 ZN=$abc$71324$new_n7615
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n7614 B=$abc$71324$new_n7615 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7616
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n7212 ZN=$abc$71324$new_n7617
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7252 A3=$abc$71324$new_n7616 A4=$abc$71324$new_n7617 ZN=$abc$71324$new_n7618
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n7597 ZN=$abc$71324$new_n7619
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[26] A2=registers_m.operand1[25] A3=registers_m.operand1[24] ZN=$abc$71324$new_n7620
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7347 A2=$abc$71324$new_n7620 ZN=$abc$71324$new_n7621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7619 A2=$abc$71324$new_n7621 ZN=$abc$71324$new_n7622
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7622 B=$abc$71324$new_n7618 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7623
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3841 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7623 ZN=$abc$71324$new_n7624
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3938 A2=$abc$71324$new_n6979 B1=$abc$71324$new_n7000 B2=$abc$71324$new_n4446 C=$abc$71324$new_n7624 ZN=$abc$71324$new_n7625
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3115 A2=$abc$71324$new_n7571 B1=$abc$71324$new_n7613 B2=$abc$71324$new_n7625 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3021 A2=$abc$71324$new_n7609 ZN=$abc$71324$new_n7627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n7627 ZN=$abc$71324$new_n7628
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[11] A2=$abc$71324$new_n7628 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7629
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[11] A2=$abc$71324$new_n7628 B=$abc$71324$new_n7629 ZN=$abc$71324$new_n7630
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6823 B=$abc$71324$new_n7630 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3073 A2=$abc$71324$new_n7347 A3=$abc$71324$new_n7620 ZN=$abc$71324$new_n7632
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3073 A2=$abc$71324$new_n7621 ZN=$abc$71324$new_n7633
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7194 A2=$abc$71324$new_n7452 ZN=$abc$71324$new_n7634
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7634 ZN=$abc$71324$new_n7635
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n7634 B=$abc$71324$new_n7635 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7636
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n7212 B=$abc$71324$new_n7275 ZN=$abc$71324$new_n7637
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n6988 A2=$abc$71324$new_n7633 B=$abc$71324$new_n7636 C=$abc$71324$new_n7637 ZN=$abc$71324$new_n7638
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3839 A2=$abc$71324$new_n6981 B=$abc$71324$new_n7571 C=$abc$71324$new_n7638 ZN=$abc$71324$new_n7639
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3997 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7631 C=$abc$71324$new_n7639 ZN=$abc$71324$new_n7640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4419 A2=$abc$71324$new_n7000 B=$abc$71324$new_n7640 ZN=$abc$71324$new_n7641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3116 A2=$abc$71324$new_n7571 B=$abc$71324$new_n7641 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4389 A2=$abc$71324$new_n7000 ZN=$abc$71324$new_n7643
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[11] A2=$abc$71324$new_n7627 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7644
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[12] A2=$abc$71324$new_n7644 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7645
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[12] A2=$abc$71324$new_n7644 B=$abc$71324$new_n7645 ZN=$abc$71324$new_n7646
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6822 B=$abc$71324$new_n7646 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7647
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3999 A2=$abc$71324$new_n6979 ZN=$abc$71324$new_n7648
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3836 A2=$abc$71324$new_n6981 ZN=$abc$71324$new_n7649
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand1[28] A2=registers_m.operand1[27] A3=registers_m.operand1[26] A4=$abc$71324$new_n7597 ZN=$abc$71324$new_n7650
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n7632 ZN=$abc$71324$new_n7651
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7094 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7652
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7652 ZN=$abc$71324$new_n7653
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n7652 B=$abc$71324$new_n7653 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7654
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n7212 ZN=$abc$71324$new_n7655
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7294 A3=$abc$71324$new_n7654 A4=$abc$71324$new_n7655 ZN=$abc$71324$new_n7656
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7651 B=$abc$71324$new_n7656 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7657
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n7647 A2=$abc$71324$new_n7648 A3=$abc$71324$new_n7649 A4=$abc$71324$new_n7657 Z=$abc$71324$new_n7658
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3117 A2=$abc$71324$new_n7571 B1=$abc$71324$new_n7643 B2=$abc$71324$new_n7658 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68759
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4362 A2=$abc$71324$new_n6999 ZN=$abc$71324$new_n7660
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=alu_m.dividend[12] A2=alu_m.dividend[11] A3=$abc$71324$new_n7627 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7661
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7661 ZN=$abc$71324$new_n7662
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[13] A2=$abc$71324$new_n7661 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7663
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[13] A2=$abc$71324$new_n7661 B=$abc$71324$new_n7663 ZN=$abc$71324$new_n7664
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6821 B=$abc$71324$new_n7664 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7665
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3069 A2=$abc$71324$new_n7650 ZN=$abc$71324$new_n7666
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3069 A2=$abc$71324$new_n7650 ZN=$abc$71324$new_n7667
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n7212 B=$abc$71324$new_n7315 ZN=$abc$71324$new_n7668
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7121 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7669 ZN=$abc$71324$new_n7670
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n7669 B=$abc$71324$new_n7670 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7671
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7668 A2=$abc$71324$new_n7671 ZN=$abc$71324$new_n7672
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7667 B=$abc$71324$new_n7672 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3835 A2=$abc$71324$new_n6982 B=$abc$71324$new_n7673 ZN=$abc$71324$new_n7674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n4000 A2=$abc$71324$new_n6979 B=$abc$71324$new_n7660 C=$abc$71324$new_n7674 ZN=$abc$71324$new_n7675
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3118 A2=$abc$71324$new_n7571 B1=$abc$71324$new_n7665 B2=$abc$71324$new_n7675 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68761
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4334 A2=$abc$71324$new_n6999 Z=$abc$71324$new_n7677
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[13] A2=$abc$71324$new_n7222 B=$abc$71324$new_n7662 ZN=$abc$71324$new_n7678
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7678 ZN=$abc$71324$new_n7679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[14] A2=$abc$71324$new_n7678 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[14] A2=$abc$71324$new_n7678 B=$abc$71324$new_n7680 ZN=$abc$71324$new_n7681
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3302 A2=$abc$71324$new_n6820 B=$abc$71324$new_n7681 C=$abc$71324$new_n3309 ZN=$abc$71324$new_n7682
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3937 A2=$abc$71324$new_n6979 ZN=$abc$71324$new_n7683
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3834 A2=$abc$71324$new_n6981 ZN=$abc$71324$new_n7684
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n7666 ZN=$abc$71324$new_n7685
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n7666 ZN=$abc$71324$new_n7686
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7144 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7687 ZN=$abc$71324$new_n7688
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n7687 B=$abc$71324$new_n7688 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n7212 ZN=$abc$71324$new_n7690
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n7213 A2=$abc$71324$new_n7329 A3=$abc$71324$new_n7689 A4=$abc$71324$new_n7690 ZN=$abc$71324$new_n7691
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7686 B=$abc$71324$new_n7691 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7692
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n7682 A2=$abc$71324$new_n7683 A3=$abc$71324$new_n7684 A4=$abc$71324$new_n7692 Z=$abc$71324$new_n7693
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3119 A2=$abc$71324$new_n7571 B1=$abc$71324$new_n7677 B2=$abc$71324$new_n7693 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68763
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6819 Z=$abc$71324$new_n7695
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[14] A2=$abc$71324$new_n7222 B=$abc$71324$new_n7679 ZN=$abc$71324$new_n7696
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.dividend[15] A2=$abc$71324$new_n7696 B=$abc$71324$new_n3303 ZN=$abc$71324$new_n7697
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.dividend[15] A2=$abc$71324$new_n7696 B=$abc$71324$new_n7697 ZN=$abc$71324$new_n7698
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3303 A2=$abc$71324$new_n6819 B=$abc$71324$new_n3310 ZN=$abc$71324$new_n7699
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3816 A2=$abc$71324$new_n6981 ZN=$abc$71324$new_n7700
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3049 A2=$abc$71324$new_n7685 ZN=$abc$71324$new_n7701
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3037 A2=$abc$71324$new_n7169 A3=$abc$71324$new_n7194 ZN=$abc$71324$new_n7702
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7006 A2=$abc$71324$new_n7702 ZN=$abc$71324$new_n7703
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[31] A2=$abc$71324$new_n7702 B=$abc$71324$new_n7703 C=$abc$71324$new_n6888 ZN=$abc$71324$new_n7704
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n7187 B=$abc$71324$new_n7212 ZN=$abc$71324$new_n7705
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[31] A2=$abc$71324$new_n7350 ZN=$abc$71324$new_n7706
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7705 A2=$abc$71324$new_n7706 B=$abc$71324$new_n7704 ZN=$abc$71324$new_n7707
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n6987 A2=$abc$71324$new_n7701 B=$abc$71324$new_n7707 C=$abc$71324$new_n7571 ZN=$abc$71324$new_n7708
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3551 A2=$abc$71324$new_n6980 B=$abc$71324$new_n7700 C=$abc$71324$new_n7708 ZN=$abc$71324$new_n7709
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n4060 A2=$abc$71324$new_n7000 B1=$abc$71324$new_n7698 B2=$abc$71324$new_n7699 C=$abc$71324$new_n7709 ZN=$abc$71324$new_n7710
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3097 A2=$abc$71324$new_n7571 B=$abc$71324$new_n7710 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3482 A2=$abc$71324$new_n3486 A3=$abc$71324$new_n3493 A4=$abc$71324$new_n3899 ZN=$abc$71324$new_n7712
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3504 A2=$abc$71324$new_n3511 A3=$abc$71324$new_n3769 A4=$abc$71324$new_n7712 ZN=$abc$71324$new_n7713
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3397 A2=$abc$71324$new_n6959 B1=$abc$71324$new_n7713 B2=$abc$71324$new_n3737 ZN=$abc$71324$new_n7714
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n4063 A2=$abc$71324$new_n7714 Z=$abc$71324$new_n7715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3360 A2=$abc$71324$new_n3555 A3=$abc$71324$new_n4064 A4=$abc$71324$new_n4110 ZN=$abc$71324$new_n7716
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3353 A2=$abc$71324$new_n3367 A3=$abc$71324$new_n6926 A4=$abc$71324$new_n7716 ZN=$abc$71324$new_n7717
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3310 A2=$abc$71324$new_n7717 ZN=$abc$71324$new_n7718
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n7715 B=$abc$71324$new_n7718 C=$abc$71324$new_n4299 ZN=$abc$71324$new_n7719
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3310 A2=$abc$71324$new_n4063 ZN=$abc$71324$new_n7720
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3367 A2=$abc$71324$new_n4229 A3=$abc$71324$new_n6926 A4=$abc$71324$new_n7720 ZN=$abc$71324$new_n7721
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3309 A2=$abc$71324$new_n6884 A3=$abc$71324$new_n7385 ZN=$abc$71324$new_n7722
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3052 A2=$abc$71324$new_n3368 B1=$abc$71324$new_n6882 B2=$abc$71324$new_n6885 ZN=$abc$71324$new_n7723
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n6926 B=$abc$71324$new_n7721 C=$abc$71324$new_n7723 ZN=$abc$71324$new_n7724
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7695 A2=$abc$71324$new_n7722 B=$abc$71324$new_n7724 C=$abc$71324$new_n7715 ZN=$abc$71324$new_n7725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7725 I1=alu_m.sr[3] S=$abc$71324$new_n7719 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68767
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4278 A2=$abc$71324$new_n7720 ZN=$abc$71324$new_n7727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.alu_signal A2=$abc$71324$new_n7727 ZN=$abc$71324$new_n7728
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n3309 A3=$abc$71324$new_n7714 ZN=$abc$71324$new_n7729
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3297 A2=$abc$71324$new_n6883 B=$abc$71324$new_n6885 ZN=$abc$71324$new_n7730
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7727 A2=$abc$71324$new_n7729 A3=$abc$71324$new_n7730 B=$abc$71324$new_n7728 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3552 A2=$abc$71324$new_n4262 ZN=$abc$71324$new_n7732
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.interrupt_mask_o[0] I1=alu_m.interrupt_mask_copy[0] S=$abc$71324$new_n7732 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.interrupt_mask_o[1] I1=alu_m.interrupt_mask_copy[1] S=$abc$71324$new_n7732 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.interrupt_mask_o[2] I1=alu_m.interrupt_mask_copy[2] S=$abc$71324$new_n7732 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.was_interrupt A2=$abc$71324$new_n4263 ZN=$abc$71324$new_n7736
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7732 A2=$abc$71324$new_n7736 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68777
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.dividend[31] A2=$abc$71324$new_n3005 ZN=$abc$71324$new_n7738
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.dividend[31] A2=$abc$71324$new_n3005 ZN=$abc$71324$new_n7739
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3006 A2=alu_m.dividend[30] ZN=$abc$71324$new_n7740
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[30] A2=alu_m.dividend[30] Z=$abc$71324$new_n7741
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[29] A2=$abc$71324$new_n3007 ZN=$abc$71324$new_n7742
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[29] A2=$abc$71324$new_n3007 ZN=$abc$71324$new_n7743
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[28] A2=$abc$71324$new_n3008 ZN=$abc$71324$new_n7744
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[28] A2=alu_m.dividend[28] Z=$abc$71324$new_n7745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3009 A2=alu_m.dividend[27] ZN=$abc$71324$new_n7746
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3009 A2=alu_m.dividend[27] ZN=$abc$71324$new_n7747
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[26] A2=$abc$71324$new_n3010 ZN=$abc$71324$new_n7748
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[26] A2=$abc$71324$new_n3010 ZN=$abc$71324$new_n7749
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3011 A2=alu_m.dividend[25] ZN=$abc$71324$new_n7750
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3011 A2=alu_m.dividend[25] ZN=$abc$71324$new_n7751
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[24] A2=alu_m.dividend[24] Z=$abc$71324$new_n7752
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[23] A2=$abc$71324$new_n3013 ZN=$abc$71324$new_n7753
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.divider[23] A2=$abc$71324$new_n3013 Z=$abc$71324$new_n7754
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[22] A2=alu_m.dividend[22] Z=$abc$71324$new_n7755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3015 A2=alu_m.dividend[21] ZN=$abc$71324$new_n7756
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3015 A2=alu_m.dividend[21] ZN=$abc$71324$new_n7757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3016 A2=alu_m.dividend[20] ZN=$abc$71324$new_n7758
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.divider[20] A2=alu_m.dividend[20] ZN=$abc$71324$new_n7759
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[19] A2=$abc$71324$new_n3017 ZN=$abc$71324$new_n7760
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[19] A2=$abc$71324$new_n3017 ZN=$abc$71324$new_n7761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3018 A2=alu_m.dividend[18] ZN=$abc$71324$new_n7762
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[18] A2=alu_m.dividend[18] Z=$abc$71324$new_n7763
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3019 A2=alu_m.dividend[17] ZN=$abc$71324$new_n7764
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.divider[16] A2=alu_m.dividend[16] ZN=$abc$71324$new_n7765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[15] A2=$abc$71324$new_n3020 ZN=$abc$71324$new_n7766
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[14] A2=alu_m.dividend[14] Z=$abc$71324$new_n7767
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2996 A2=alu_m.dividend[13] ZN=$abc$71324$new_n7768
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n2996 A2=alu_m.dividend[13] ZN=$abc$71324$new_n7769
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[12] A2=alu_m.dividend[12] Z=$abc$71324$new_n7770
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2998 A2=alu_m.dividend[11] ZN=$abc$71324$new_n7771
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n2998 A2=alu_m.dividend[11] Z=$abc$71324$new_n7772
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7772 ZN=$abc$71324$new_n7773
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=alu_m.divider[10] A2=$abc$71324$new_n3021 Z=$abc$71324$new_n7774
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.divider[10] A2=alu_m.dividend[10] ZN=$abc$71324$new_n7775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[9] A2=$abc$71324$new_n3022 ZN=$abc$71324$new_n7776
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n2999 A2=alu_m.dividend[8] ZN=$abc$71324$new_n7777
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[8] A2=alu_m.dividend[8] Z=$abc$71324$new_n7778
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[7] A2=$abc$71324$new_n3023 ZN=$abc$71324$new_n7779
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[7] A2=$abc$71324$new_n3023 ZN=$abc$71324$new_n7780
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[6] A2=$abc$71324$new_n3024 ZN=$abc$71324$new_n7781
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.divider[6] A2=alu_m.dividend[6] ZN=$abc$71324$new_n7782
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[5] A2=$abc$71324$new_n3025 ZN=$abc$71324$new_n7783
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3000 A2=alu_m.dividend[4] ZN=$abc$71324$new_n7784
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3000 A2=alu_m.dividend[4] ZN=$abc$71324$new_n7785
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[3] A2=$abc$71324$new_n3026 ZN=$abc$71324$new_n7786
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.divider[3] A2=$abc$71324$new_n3026 ZN=$abc$71324$new_n7787
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.divider[2] A2=$abc$71324$new_n3027 ZN=$abc$71324$new_n7788
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[2] A2=alu_m.dividend[2] Z=$abc$71324$new_n7789
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3001 A2=alu_m.dividend[1] ZN=$abc$71324$new_n7790
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3028 A2=alu_m.dividend[0] ZN=$abc$71324$new_n7791
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.divider[1] A2=alu_m.dividend[1] ZN=$abc$71324$new_n7792
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3028 A2=alu_m.dividend[0] B=$abc$71324$new_n7792 ZN=$abc$71324$new_n7793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7790 A2=$abc$71324$new_n7793 ZN=$abc$71324$new_n7794
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7790 A2=$abc$71324$new_n7793 B=$abc$71324$new_n7789 ZN=$abc$71324$new_n7795
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7788 A2=$abc$71324$new_n7795 ZN=$abc$71324$new_n7796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7786 A2=$abc$71324$new_n7788 A3=$abc$71324$new_n7795 B=$abc$71324$new_n7787 ZN=$abc$71324$new_n7797
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7785 A2=$abc$71324$new_n7797 B=$abc$71324$new_n7784 ZN=$abc$71324$new_n7798
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.divider[5] A2=$abc$71324$new_n3025 B1=$abc$71324$new_n7785 B2=$abc$71324$new_n7797 C=$abc$71324$new_n7784 ZN=$abc$71324$new_n7799
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n7782 A2=$abc$71324$new_n7783 A3=$abc$71324$new_n7799 Z=$abc$71324$new_n7800
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n7781 A2=$abc$71324$new_n7800 Z=$abc$71324$new_n7801
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7779 A2=$abc$71324$new_n7781 A3=$abc$71324$new_n7800 B=$abc$71324$new_n7780 ZN=$abc$71324$new_n7802
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n7778 A2=$abc$71324$new_n7802 Z=$abc$71324$new_n7803
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7777 A2=$abc$71324$new_n7803 ZN=$abc$71324$new_n7804
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.divider[9] A2=$abc$71324$new_n3022 B=$abc$71324$new_n7777 C=$abc$71324$new_n7803 ZN=$abc$71324$new_n7805
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n7775 A2=$abc$71324$new_n7776 A3=$abc$71324$new_n7805 ZN=$abc$71324$new_n7806
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7774 A2=$abc$71324$new_n7806 Z=$abc$71324$new_n7807
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7771 A2=$abc$71324$new_n7807 B=$abc$71324$new_n7773 ZN=$abc$71324$new_n7808
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7771 A2=$abc$71324$new_n7807 B=$abc$71324$new_n7773 C=$abc$71324$new_n7770 ZN=$abc$71324$new_n7809
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n2997 A2=alu_m.dividend[12] B=$abc$71324$new_n7809 ZN=$abc$71324$new_n7810
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7768 A2=$abc$71324$new_n7810 B=$abc$71324$new_n7769 ZN=$abc$71324$new_n7811
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7768 A2=$abc$71324$new_n7810 B=$abc$71324$new_n7769 C=$abc$71324$new_n7767 ZN=$abc$71324$new_n7812
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n2995 A2=alu_m.dividend[14] B=$abc$71324$new_n7812 ZN=$abc$71324$new_n7813
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.divider[15] A2=$abc$71324$new_n3020 B=$abc$71324$new_n7813 ZN=$abc$71324$new_n7814
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n7765 A2=$abc$71324$new_n7766 A3=$abc$71324$new_n7814 Z=$abc$71324$new_n7815
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n2994 A2=alu_m.dividend[16] B=$abc$71324$new_n7815 ZN=$abc$71324$new_n7816
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3019 A2=alu_m.dividend[17] B1=alu_m.dividend[16] B2=$abc$71324$new_n2994 C=$abc$71324$new_n7815 ZN=$abc$71324$new_n7817
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7764 A2=$abc$71324$new_n7817 ZN=$abc$71324$new_n7818
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7763 A2=$abc$71324$new_n7764 A3=$abc$71324$new_n7817 B=$abc$71324$new_n7762 ZN=$abc$71324$new_n7819
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7760 A2=$abc$71324$new_n7819 B=$abc$71324$new_n7761 ZN=$abc$71324$new_n7820
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7760 A2=$abc$71324$new_n7819 B=$abc$71324$new_n7761 C=$abc$71324$new_n7759 ZN=$abc$71324$new_n7821
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7758 A2=$abc$71324$new_n7821 Z=$abc$71324$new_n7822
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7756 A2=$abc$71324$new_n7822 B=$abc$71324$new_n7757 ZN=$abc$71324$new_n7823
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7756 A2=$abc$71324$new_n7822 B=$abc$71324$new_n7757 C=$abc$71324$new_n7755 ZN=$abc$71324$new_n7824
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3014 A2=alu_m.dividend[22] B=$abc$71324$new_n7824 ZN=$abc$71324$new_n7825
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7754 A2=$abc$71324$new_n7825 ZN=$abc$71324$new_n7826
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7753 A2=$abc$71324$new_n7826 ZN=$abc$71324$new_n7827
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7752 A2=$abc$71324$new_n7827 ZN=$abc$71324$new_n7828
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3012 A2=alu_m.dividend[24] B=$abc$71324$new_n7828 ZN=$abc$71324$new_n7829
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7750 A2=$abc$71324$new_n7829 B=$abc$71324$new_n7751 ZN=$abc$71324$new_n7830
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7749 A2=$abc$71324$new_n7830 B=$abc$71324$new_n7748 ZN=$abc$71324$new_n7831
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7746 A2=$abc$71324$new_n7831 B=$abc$71324$new_n7747 ZN=$abc$71324$new_n7832
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n7746 A2=$abc$71324$new_n7831 B=$abc$71324$new_n7747 C=$abc$71324$new_n7745 ZN=$abc$71324$new_n7833
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n7744 A2=$abc$71324$new_n7833 Z=$abc$71324$new_n7834
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7742 A2=$abc$71324$new_n7744 A3=$abc$71324$new_n7833 B=$abc$71324$new_n7743 ZN=$abc$71324$new_n7835
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n7741 A2=$abc$71324$new_n7835 Z=$abc$71324$new_n7836
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7740 A2=$abc$71324$new_n7836 Z=$abc$71324$new_n7837
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7740 A2=$abc$71324$new_n7836 B=$abc$71324$new_n7738 ZN=$abc$71324$new_n7838
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7738 A2=$abc$71324$new_n7837 B=$abc$71324$new_n7739 ZN=$abc$71324$new_n7839
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[0] A2=$abc$71324$new_n3317 B1=$abc$71324$new_n7839 B2=$abc$71324$new_n3316 ZN=$abc$71324$new_n7840
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7840 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68781
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[0] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[1] ZN=$abc$71324$new_n7842
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7842 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68785
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[1] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[2] ZN=$abc$71324$new_n7844
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7844 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68789
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[2] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[3] ZN=$abc$71324$new_n7846
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7846 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68793
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[3] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[4] ZN=$abc$71324$new_n7848
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7848 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68797
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[4] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[5] ZN=$abc$71324$new_n7850
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7850 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68801
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[5] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[6] ZN=$abc$71324$new_n7852
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7852 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68805
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[6] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[7] ZN=$abc$71324$new_n7854
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7854 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68809
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[7] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[8] ZN=$abc$71324$new_n7856
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7856 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68813
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[8] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[9] ZN=$abc$71324$new_n7858
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7858 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68817
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[9] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[10] ZN=$abc$71324$new_n7860
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7860 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68821
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[10] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[11] ZN=$abc$71324$new_n7862
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7862 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68825
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[11] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[12] ZN=$abc$71324$new_n7864
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7864 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68829
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[12] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[13] ZN=$abc$71324$new_n7866
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7866 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68833
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[13] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[14] ZN=$abc$71324$new_n7868
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7868 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68837
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[14] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[15] ZN=$abc$71324$new_n7870
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7870 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68841
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.quotient[15] A2=$abc$71324$new_n3316 B1=$abc$71324$new_n3317 B2=alu_m.quotient[16] ZN=$abc$71324$new_n7872
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n7872 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68845
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3295 A2=$abc$71324$new_n3311 ZN=$abc$71324$new_n7874
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3295 A2=$abc$71324$new_n3311 Z=$abc$71324$new_n7875
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n7875 ZN=$abc$71324$new_n7876
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.div_count[0] A2=$abc$71324$new_n7875 B=$abc$71324$new_n3296 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68847
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.div_count[0] A2=alu_m.div_count[1] ZN=$abc$71324$new_n7878
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3293 A2=$abc$71324$new_n7878 B=$abc$71324$new_n7874 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68849
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.div_count[2] A2=$abc$71324$new_n3293 Z=$abc$71324$new_n7880
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7876 A2=$abc$71324$new_n7880 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68851
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=alu_m.div_count[3] A2=$abc$71324$new_n3294 ZN=$abc$71324$new_n7882
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7876 A2=$abc$71324$new_n7882 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68853
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=alu_m.div_count[3] A2=alu_m.div_count[2] A3=$abc$71324$new_n3293 B=alu_m.div_count[4] ZN=$abc$71324$new_n7884
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3297 A2=$abc$71324$new_n7884 B=$abc$71324$new_n7874 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68855
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=alu_m.dividend[31] A2=$abc$71324$new_n3005 B=$abc$71324$new_n3314 C=$abc$71324$new_n7838 ZN=$abc$71324$new_n7886
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3317 A2=$abc$71324$new_n7886 ZN=$abc$71324$new_n7887
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[0] A2=alu_m.dividend[0] Z=$abc$71324$new_n7888
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7888 I1=registers_m.operand1[0] S=$abc$71324$new_n3312 Z=$abc$71324$new_n7889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[0] I1=$abc$71324$new_n7889 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68857
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n7223 ZN=$abc$71324$new_n7891
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n5063 A2=$abc$71324$new_n7223 B=$abc$71324$new_n7891 ZN=$abc$71324$new_n7892
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7791 A2=$abc$71324$new_n7792 ZN=$abc$71324$new_n7893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7893 I1=$abc$71324$new_n7892 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7894
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[1] I1=$abc$71324$new_n7894 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68859
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n4089 A2=$abc$71324$new_n7223 ZN=$abc$71324$new_n7896
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3053 A2=$abc$71324$new_n7896 ZN=$abc$71324$new_n7897
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7789 A2=$abc$71324$new_n7794 ZN=$abc$71324$new_n7898
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7898 I1=$abc$71324$new_n7897 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[2] I1=$abc$71324$new_n7899 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68861
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n7222 B=$abc$71324$new_n7896 ZN=$abc$71324$new_n7901
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[3] A2=$abc$71324$new_n7901 ZN=$abc$71324$new_n7902
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[3] A2=$abc$71324$new_n3026 A3=$abc$71324$new_n7796 ZN=$abc$71324$new_n7903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7902 I1=$abc$71324$new_n7903 S=$abc$71324$new_n3313 Z=$abc$71324$new_n7904
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[3] I1=$abc$71324$new_n7904 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68863
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4091 A2=$abc$71324$new_n7222 ZN=$abc$71324$new_n7906
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n7906 ZN=$abc$71324$new_n7907
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3000 A2=alu_m.dividend[4] A3=$abc$71324$new_n7797 ZN=$abc$71324$new_n7908
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7907 I1=$abc$71324$new_n7908 S=$abc$71324$new_n3313 Z=$abc$71324$new_n7909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[4] I1=$abc$71324$new_n7909 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68865
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[4] A2=$abc$71324$new_n4091 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7911
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n7911 ZN=$abc$71324$new_n7912
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[5] A2=$abc$71324$new_n3025 A3=$abc$71324$new_n7798 ZN=$abc$71324$new_n7913
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7912 ZN=$abc$71324$new_n7914
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7913 B=$abc$71324$new_n7914 ZN=$abc$71324$new_n7915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[5] I1=$abc$71324$new_n7915 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68867
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand1[5] A2=registers_m.operand1[4] A3=$abc$71324$new_n4091 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7917
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[6] A2=$abc$71324$new_n7917 ZN=$abc$71324$new_n7918
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7783 A2=$abc$71324$new_n7799 B=$abc$71324$new_n7782 ZN=$abc$71324$new_n7919
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7800 A2=$abc$71324$new_n7919 ZN=$abc$71324$new_n7920
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7918 I1=$abc$71324$new_n7920 S=$abc$71324$new_n3313 Z=$abc$71324$new_n7921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[6] I1=$abc$71324$new_n7921 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68869
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[7] A2=alu_m.dividend[7] A3=$abc$71324$new_n7801 ZN=$abc$71324$new_n7923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n6927 A2=$abc$71324$new_n7222 ZN=$abc$71324$new_n7924
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n7924 ZN=$abc$71324$new_n7925
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7923 I1=$abc$71324$new_n7925 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7926
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[7] I1=$abc$71324$new_n7926 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68871
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7778 A2=$abc$71324$new_n7802 Z=$abc$71324$new_n7928
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n7803 ZN=$abc$71324$new_n7929
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n6928 A2=$abc$71324$new_n7223 ZN=$abc$71324$new_n7930
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n7930 ZN=$abc$71324$new_n7931
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n7928 A2=$abc$71324$new_n7929 B1=$abc$71324$new_n7931 B2=$abc$71324$new_n3313 ZN=$abc$71324$new_n7932
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[8] I1=$abc$71324$new_n7932 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68873
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[9] A2=$abc$71324$new_n3022 A3=$abc$71324$new_n7804 ZN=$abc$71324$new_n7934
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n7222 B=$abc$71324$new_n7930 ZN=$abc$71324$new_n7935
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n7935 ZN=$abc$71324$new_n7936
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7936 ZN=$abc$71324$new_n7937
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7934 B=$abc$71324$new_n7937 ZN=$abc$71324$new_n7938
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[9] I1=$abc$71324$new_n7938 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68875
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7776 A2=$abc$71324$new_n7805 B=$abc$71324$new_n7775 ZN=$abc$71324$new_n7940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n7806 ZN=$abc$71324$new_n7941
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[0] A2=registers_m.operand1[1] A3=$abc$71324$new_n7201 ZN=$abc$71324$new_n7942
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n7942 ZN=$abc$71324$new_n7943
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n7943 ZN=$abc$71324$new_n7944
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n7940 A2=$abc$71324$new_n7941 B1=$abc$71324$new_n7944 B2=$abc$71324$new_n3313 ZN=$abc$71324$new_n7945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[10] I1=$abc$71324$new_n7945 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68877
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n7771 A2=$abc$71324$new_n7772 Z=$abc$71324$new_n7947
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7807 A2=$abc$71324$new_n7947 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n7948
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7807 A2=$abc$71324$new_n7947 B=$abc$71324$new_n7948 ZN=$abc$71324$new_n7949
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n7942 B=$abc$71324$new_n7223 ZN=$abc$71324$new_n7950
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n7950 ZN=$abc$71324$new_n7951
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7951 B=$abc$71324$new_n7949 ZN=$abc$71324$new_n7952
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[11] I1=$abc$71324$new_n7952 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68879
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7770 A2=$abc$71324$new_n7808 ZN=$abc$71324$new_n7954
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n3061 A3=$abc$71324$new_n7942 ZN=$abc$71324$new_n7955
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n7955 ZN=$abc$71324$new_n7956
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n7956 ZN=$abc$71324$new_n7957
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7954 I1=$abc$71324$new_n7957 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7958
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[12] I1=$abc$71324$new_n7958 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68881
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n2996 A2=alu_m.dividend[13] A3=$abc$71324$new_n7810 ZN=$abc$71324$new_n7960
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n7955 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7961
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n7961 ZN=$abc$71324$new_n7962
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7960 I1=$abc$71324$new_n7962 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[13] I1=$abc$71324$new_n7963 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68883
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[13] A2=registers_m.operand1[12] A3=$abc$71324$new_n7955 ZN=$abc$71324$new_n7965
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n7965 ZN=$abc$71324$new_n7966
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7966 Z=$abc$71324$new_n7967
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7966 B=$abc$71324$new_n3312 ZN=$abc$71324$new_n7968
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n7767 A2=$abc$71324$new_n7811 Z=$abc$71324$new_n7969
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n7967 A2=$abc$71324$new_n7968 B1=$abc$71324$new_n7969 B2=$abc$71324$new_n3312 ZN=$abc$71324$new_n7970
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[14] I1=$abc$71324$new_n7970 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68885
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[15] A2=alu_m.dividend[15] A3=$abc$71324$new_n7813 ZN=$abc$71324$new_n7972
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n7222 B=$abc$71324$new_n7966 ZN=$abc$71324$new_n7973
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n7973 Z=$abc$71324$new_n7974
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n7973 B=$abc$71324$new_n3312 ZN=$abc$71324$new_n7975
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7972 B1=$abc$71324$new_n7974 B2=$abc$71324$new_n7975 ZN=$abc$71324$new_n7976
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[15] I1=$abc$71324$new_n7976 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68887
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7766 A2=$abc$71324$new_n7814 B=$abc$71324$new_n7765 ZN=$abc$71324$new_n7978
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3649 A2=$abc$71324$new_n7965 B=$abc$71324$new_n7223 ZN=$abc$71324$new_n7979
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n7979 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n7980
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n7979 B=$abc$71324$new_n7980 ZN=$abc$71324$new_n7981
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n7815 A3=$abc$71324$new_n7978 B=$abc$71324$new_n7981 ZN=$abc$71324$new_n7982
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[16] I1=$abc$71324$new_n7982 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68889
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3019 A2=alu_m.dividend[17] A3=$abc$71324$new_n7816 ZN=$abc$71324$new_n7984
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n7198 A3=$abc$71324$new_n7955 ZN=$abc$71324$new_n7985
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n7985 ZN=$abc$71324$new_n7986
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3093 A2=$abc$71324$new_n7986 ZN=$abc$71324$new_n7987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7984 I1=$abc$71324$new_n7987 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7988
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[17] I1=$abc$71324$new_n7988 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68891
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7763 A2=$abc$71324$new_n7818 ZN=$abc$71324$new_n7990
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3093 A2=$abc$71324$new_n7985 ZN=$abc$71324$new_n7991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n7991 ZN=$abc$71324$new_n7992
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n7992 ZN=$abc$71324$new_n7993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n7990 I1=$abc$71324$new_n7993 S=$abc$71324$new_n3312 Z=$abc$71324$new_n7994
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[18] I1=$abc$71324$new_n7994 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68893
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n7991 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n7996
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n7996 Z=$abc$71324$new_n7997
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n7996 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n7998
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[19] A2=$abc$71324$new_n3017 A3=$abc$71324$new_n7819 ZN=$abc$71324$new_n7999
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n7997 A2=$abc$71324$new_n7998 B1=$abc$71324$new_n7999 B2=$abc$71324$new_n3313 ZN=$abc$71324$new_n8000
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[19] I1=$abc$71324$new_n8000 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68895
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7759 A2=$abc$71324$new_n7820 ZN=$abc$71324$new_n8002
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand1[19] A2=registers_m.operand1[18] A3=$abc$71324$new_n7991 ZN=$abc$71324$new_n8003
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n8003 ZN=$abc$71324$new_n8004
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3087 A2=$abc$71324$new_n8004 ZN=$abc$71324$new_n8005
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8002 I1=$abc$71324$new_n8005 S=$abc$71324$new_n3312 Z=$abc$71324$new_n8006
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[20] I1=$abc$71324$new_n8006 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68897
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.divider[21] A2=alu_m.dividend[21] Z=$abc$71324$new_n8008
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7822 A2=$abc$71324$new_n8008 B=$abc$71324$new_n3312 ZN=$abc$71324$new_n8009
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7822 A2=$abc$71324$new_n8008 B=$abc$71324$new_n8009 ZN=$abc$71324$new_n8010
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3087 A2=$abc$71324$new_n8003 B=$abc$71324$new_n7223 ZN=$abc$71324$new_n8011
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n8011 ZN=$abc$71324$new_n8012
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n8012 B=$abc$71324$new_n8010 ZN=$abc$71324$new_n8013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[21] I1=$abc$71324$new_n8013 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68899
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7755 A2=$abc$71324$new_n7823 ZN=$abc$71324$new_n8015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n8015 ZN=$abc$71324$new_n8016
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3668 A2=$abc$71324$new_n8003 B=$abc$71324$new_n7223 ZN=$abc$71324$new_n8017
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n8017 ZN=$abc$71324$new_n8018
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n8018 B=$abc$71324$new_n8016 ZN=$abc$71324$new_n8019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[22] I1=$abc$71324$new_n8019 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68901
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7753 A2=$abc$71324$new_n7754 ZN=$abc$71324$new_n8021
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7825 A2=$abc$71324$new_n8021 B=$abc$71324$new_n3312 ZN=$abc$71324$new_n8022
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7825 A2=$abc$71324$new_n8021 B=$abc$71324$new_n8022 ZN=$abc$71324$new_n8023
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3083 A2=$abc$71324$new_n3668 A3=$abc$71324$new_n8003 ZN=$abc$71324$new_n8024
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n8024 ZN=$abc$71324$new_n8025
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3081 A2=$abc$71324$new_n8025 ZN=$abc$71324$new_n8026
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n8026 B=$abc$71324$new_n8023 ZN=$abc$71324$new_n8027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[23] I1=$abc$71324$new_n8027 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68903
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7752 A2=$abc$71324$new_n7827 ZN=$abc$71324$new_n8029
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n8024 ZN=$abc$71324$new_n8030
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n8030 ZN=$abc$71324$new_n8031
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n8031 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n8032
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n8031 B=$abc$71324$new_n8032 ZN=$abc$71324$new_n8033
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n8029 B=$abc$71324$new_n8033 ZN=$abc$71324$new_n8034
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[24] I1=$abc$71324$new_n8034 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68905
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3011 A2=alu_m.dividend[25] A3=$abc$71324$new_n7829 ZN=$abc$71324$new_n8036
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n8030 B=$abc$71324$new_n7223 ZN=$abc$71324$new_n8037
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3077 A2=$abc$71324$new_n8037 ZN=$abc$71324$new_n8038
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8036 I1=$abc$71324$new_n8038 S=$abc$71324$new_n3312 Z=$abc$71324$new_n8039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[25] I1=$abc$71324$new_n8039 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68907
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[26] A2=$abc$71324$new_n3010 A3=$abc$71324$new_n7830 ZN=$abc$71324$new_n8041
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n7596 A2=$abc$71324$new_n8030 B=$abc$71324$new_n7223 ZN=$abc$71324$new_n8042
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n8042 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n8043
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n8042 B=$abc$71324$new_n8043 ZN=$abc$71324$new_n8044
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n8041 B=$abc$71324$new_n8044 ZN=$abc$71324$new_n8045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[26] I1=$abc$71324$new_n8045 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68909
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3009 A2=alu_m.dividend[27] A3=$abc$71324$new_n7831 ZN=$abc$71324$new_n8047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7620 A2=$abc$71324$new_n8030 ZN=$abc$71324$new_n8048
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n8048 ZN=$abc$71324$new_n8049
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n8049 ZN=$abc$71324$new_n8050
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8047 I1=$abc$71324$new_n8050 S=$abc$71324$new_n3312 Z=$abc$71324$new_n8051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[27] I1=$abc$71324$new_n8051 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68911
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n7745 A2=$abc$71324$new_n7832 Z=$abc$71324$new_n8053
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n8048 ZN=$abc$71324$new_n8054
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n7223 A2=$abc$71324$new_n8054 ZN=$abc$71324$new_n8055
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n8055 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n8056
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n8055 B=$abc$71324$new_n8056 ZN=$abc$71324$new_n8057
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n8053 B=$abc$71324$new_n8057 ZN=$abc$71324$new_n8058
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[28] I1=$abc$71324$new_n8058 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68913
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.divider[29] A2=$abc$71324$new_n3007 A3=$abc$71324$new_n7834 ZN=$abc$71324$new_n8060
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3071 A2=$abc$71324$new_n8054 ZN=$abc$71324$new_n8061
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n7222 A2=$abc$71324$new_n8061 ZN=$abc$71324$new_n8062
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n8062 ZN=$abc$71324$new_n8063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n8063 ZN=$abc$71324$new_n8064
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3312 A2=$abc$71324$new_n8060 B=$abc$71324$new_n8064 ZN=$abc$71324$new_n8065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[29] I1=$abc$71324$new_n8065 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68915
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n7741 A2=$abc$71324$new_n7835 ZN=$abc$71324$new_n8067
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n8061 B=$abc$71324$new_n7222 ZN=$abc$71324$new_n8068
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3067 A2=$abc$71324$new_n8068 ZN=$abc$71324$new_n8069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8067 I1=$abc$71324$new_n8069 S=$abc$71324$new_n3312 Z=$abc$71324$new_n8070
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3317 A2=$abc$71324$new_n7886 B=alu_m.dividend[30] ZN=$abc$71324$new_n8071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3317 A2=$abc$71324$new_n7886 A3=$abc$71324$new_n8070 B=$abc$71324$new_n8071 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68917
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.operand1[30] A2=registers_m.operand1[29] A3=$abc$71324$new_n8061 B=registers_m.ir[8] ZN=$abc$71324$new_n8073
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[31] A2=$abc$71324$new_n8073 B=$abc$71324$new_n3313 ZN=$abc$71324$new_n8074
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=alu_m.dividend[31] A2=alu_m.divider[31] A3=$abc$71324$new_n7837 ZN=$abc$71324$new_n8075
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3313 A2=$abc$71324$new_n8075 B=$abc$71324$new_n8074 ZN=$abc$71324$new_n8076
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.dividend[31] I1=$abc$71324$new_n8076 S=$abc$71324$new_n7887 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68919
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3133 A2=ACK_I ZN=$abc$71324$new_n8078
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[1] A2=$abc$71324$new_n3134 ZN=$abc$71324$new_n8079
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3133 A2=$abc$71324$new_n8079 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6869
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3132 A2=$abc$71324$new_n3133 A3=ACK_I ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6960
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[4] A2=$abc$71324$new_n3134 ZN=$abc$71324$new_n8082
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3133 A2=$abc$71324$new_n8082 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6891
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=bus_control_m.current_state[12] A2=$abc$71324$new_n8078 Z=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6847
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=bus_control_m.current_state[11] A2=$abc$71324$new_n8078 Z=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6843
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.size[2] A2=$abc$71324$new_n3143 A3=registers_m.address[1] Z=$abc$71324$new_n8086
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.size[2] A2=$abc$71324$new_n3143 A3=registers_m.address[1] ZN=$abc$71324$new_n8087
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ACK_I A2=$abc$71324$new_n8086 ZN=$abc$71324$new_n8088
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=RTY_I A2=ACK_I A3=ERR_I ZN=$abc$71324$new_n8089
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[11] A2=$abc$71324$new_n8089 B=bus_control_m.current_state[6] ZN=$abc$71324$new_n8090
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3129 A2=$abc$71324$new_n8088 B=$abc$71324$new_n8090 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[3] A2=ACK_I ZN=$abc$71324$new_n8092
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=$abc$71324$new_n8089 B=bus_control_m.current_state[7] ZN=$abc$71324$new_n8093
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n8092 B=$abc$71324$new_n8093 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[14] A2=$abc$71324$new_n8089 ZN=$abc$71324$new_n8095
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3199 A2=bus_control_m.prefetch_ir_o[77] ZN=$abc$71324$new_n8096
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n3202 A3=$abc$71324$new_n8096 ZN=$abc$71324$new_n8097
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[76] A2=bus_control_m.prefetch_ir_o[77] ZN=$abc$71324$new_n8098
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[78] A2=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n8099
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8098 A2=$abc$71324$new_n8099 ZN=$abc$71324$new_n8100
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8097 A2=$abc$71324$new_n8100 ZN=$abc$71324$new_n8101
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n3195 ZN=$abc$71324$new_n8102
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3191 A2=bus_control_m.prefetch_ir_o[68] ZN=$abc$71324$new_n8103
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3193 A2=$abc$71324$new_n8102 A3=$abc$71324$new_n8103 ZN=$abc$71324$new_n8104
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8104 ZN=$abc$71324$new_n8105
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n8105 ZN=$abc$71324$new_n8106
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3201 A2=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n8107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n3202 ZN=$abc$71324$new_n8108
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[76] A2=bus_control_m.prefetch_ir_o[77] ZN=$abc$71324$new_n8109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3199 A2=$abc$71324$new_n3200 ZN=$abc$71324$new_n8110
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8108 A2=$abc$71324$new_n8110 ZN=$abc$71324$new_n8111
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8107 A2=$abc$71324$new_n8109 ZN=$abc$71324$new_n8112
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3198 A2=$abc$71324$new_n8112 ZN=$abc$71324$new_n8113
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8108 ZN=$abc$71324$new_n8114
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[74] A2=$abc$71324$new_n8109 A3=$abc$71324$new_n8114 ZN=$abc$71324$new_n8115
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3196 A2=$abc$71324$new_n3198 A3=$abc$71324$new_n8115 ZN=$abc$71324$new_n8116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[65] A2=$abc$71324$new_n8116 ZN=$abc$71324$new_n8117
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[64] A2=$abc$71324$new_n8117 ZN=$abc$71324$new_n8118
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8106 A2=$abc$71324$new_n8118 ZN=$abc$71324$new_n8119
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[64] A2=bus_control_m.prefetch_ir_o[65] ZN=$abc$71324$new_n8120
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8106 A2=$abc$71324$new_n8116 A3=$abc$71324$new_n8120 ZN=$abc$71324$new_n8121
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8102 ZN=$abc$71324$new_n8122
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3196 A2=$abc$71324$new_n3197 ZN=$abc$71324$new_n8123
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[73] A2=bus_control_m.prefetch_ir_o[74] ZN=$abc$71324$new_n8124
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=bus_control_m.prefetch_ir_o[69] A2=$abc$71324$new_n8113 A3=$abc$71324$new_n8122 A4=$abc$71324$new_n8123 Z=$abc$71324$new_n8125
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8125 ZN=$abc$71324$new_n8126
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[68] A2=$abc$71324$new_n8126 B=$abc$71324$new_n8121 C=$abc$71324$new_n8119 ZN=$abc$71324$new_n8127
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8115 ZN=$abc$71324$new_n8128
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n8128 ZN=$abc$71324$new_n8129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n3192 ZN=$abc$71324$new_n8130
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[69] A2=$abc$71324$new_n8130 ZN=$abc$71324$new_n8131
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n3192 A3=$abc$71324$new_n3193 ZN=$abc$71324$new_n8132
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3194 A2=$abc$71324$new_n3195 ZN=$abc$71324$new_n8133
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[70] A2=bus_control_m.prefetch_ir_o[71] ZN=$abc$71324$new_n8134
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[67] A2=bus_control_m.prefetch_ir_o[68] ZN=$abc$71324$new_n8135
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3193 A2=$abc$71324$new_n8135 ZN=$abc$71324$new_n8136
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3190 A2=$abc$71324$new_n3193 A3=$abc$71324$new_n8135 ZN=$abc$71324$new_n8137
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n8136 ZN=$abc$71324$new_n8138
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8120 A2=$abc$71324$new_n8138 Z=$abc$71324$new_n8139
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n8132 A2=$abc$71324$new_n8133 A3=$abc$71324$new_n8139 Z=$abc$71324$new_n8140
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n8128 A3=$abc$71324$new_n8140 ZN=$abc$71324$new_n8141
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[78] A2=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n8142
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8109 A2=$abc$71324$new_n8142 Z=$abc$71324$new_n8143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8109 A2=$abc$71324$new_n8142 ZN=$abc$71324$new_n8144
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8144 ZN=$abc$71324$new_n8145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n3197 ZN=$abc$71324$new_n8146
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3196 A2=bus_control_m.prefetch_ir_o[75] B=bus_control_m.prefetch_ir_o[74] ZN=$abc$71324$new_n8147
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.prefetch_ir_o[64] A2=bus_control_m.prefetch_ir_o[65] A3=bus_control_m.prefetch_ir_o[71] ZN=$abc$71324$new_n8148
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8137 A2=$abc$71324$new_n8145 A3=$abc$71324$new_n8147 A4=$abc$71324$new_n8148 ZN=$abc$71324$new_n8149
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3189 A2=$abc$71324$new_n8105 A3=$abc$71324$new_n8117 ZN=$abc$71324$new_n8150
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[67] A2=bus_control_m.prefetch_ir_o[68] ZN=$abc$71324$new_n8151
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[69] A2=$abc$71324$new_n8113 A3=$abc$71324$new_n8122 A4=$abc$71324$new_n8123 ZN=$abc$71324$new_n8152
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8130 A2=$abc$71324$new_n8152 ZN=$abc$71324$new_n8153
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3189 A2=bus_control_m.prefetch_ir_o[65] A3=$abc$71324$new_n8106 A4=$abc$71324$new_n8116 ZN=$abc$71324$new_n8154
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[68] A2=$abc$71324$new_n8152 B=$abc$71324$new_n8154 C=$abc$71324$new_n8121 ZN=$abc$71324$new_n8155
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n8137 A2=$abc$71324$new_n8145 A3=$abc$71324$new_n8147 A4=$abc$71324$new_n8148 Z=$abc$71324$new_n8156
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3189 A2=$abc$71324$new_n3192 A3=$abc$71324$new_n3193 A4=$abc$71324$new_n8102 ZN=$abc$71324$new_n8157
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=bus_control_m.prefetch_ir_o[65] A2=$abc$71324$new_n3191 A3=$abc$71324$new_n8116 A4=$abc$71324$new_n8157 Z=$abc$71324$new_n8158
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n8156 B1=$abc$71324$new_n8158 B2=$abc$71324$new_n3190 ZN=$abc$71324$new_n8159
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n8156 B1=$abc$71324$new_n8158 B2=$abc$71324$new_n3190 C=$abc$71324$new_n8155 ZN=$abc$71324$new_n8160
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8141 A2=$abc$71324$new_n8160 ZN=$abc$71324$new_n8161
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3126 A2=$abc$71324$new_n8161 ZN=$abc$71324$new_n8162
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8101 A2=$abc$71324$new_n8162 ZN=$abc$71324$new_n8163
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[65] A2=bus_control_m.prefetch_ir_o[66] B=$abc$71324$new_n8136 ZN=$abc$71324$new_n8164
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8132 A2=$abc$71324$new_n8164 Z=$abc$71324$new_n8165
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8132 A2=$abc$71324$new_n8164 ZN=$abc$71324$new_n8166
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8110 A2=$abc$71324$new_n8134 ZN=$abc$71324$new_n8167
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3198 A2=$abc$71324$new_n8146 ZN=$abc$71324$new_n8168
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8114 A2=$abc$71324$new_n8165 A3=$abc$71324$new_n8167 A4=$abc$71324$new_n8168 ZN=$abc$71324$new_n8169
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8133 ZN=$abc$71324$new_n8170
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8111 A2=$abc$71324$new_n8165 A3=$abc$71324$new_n8168 A4=$abc$71324$new_n8170 ZN=$abc$71324$new_n8171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8169 A2=$abc$71324$new_n8171 ZN=$abc$71324$new_n8172
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8127 A2=$abc$71324$new_n8172 Z=$abc$71324$new_n8173
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n3202 A3=$abc$71324$new_n8098 ZN=$abc$71324$new_n8174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8133 A2=$abc$71324$new_n8139 A3=$abc$71324$new_n8174 ZN=$abc$71324$new_n8175
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3199 A2=bus_control_m.prefetch_ir_o[77] ZN=$abc$71324$new_n8176
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8107 A2=$abc$71324$new_n8176 ZN=$abc$71324$new_n8177
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8134 A2=$abc$71324$new_n8166 A3=$abc$71324$new_n8177 ZN=$abc$71324$new_n8178
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8170 A2=$abc$71324$new_n8174 ZN=$abc$71324$new_n8179
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[70] A2=bus_control_m.prefetch_ir_o[71] ZN=$abc$71324$new_n8180
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3194 A2=$abc$71324$new_n3195 ZN=$abc$71324$new_n8181
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8132 A3=$abc$71324$new_n8181 B=$abc$71324$new_n8139 ZN=$abc$71324$new_n8182
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8179 A2=$abc$71324$new_n8182 ZN=$abc$71324$new_n8183
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8178 A2=$abc$71324$new_n8183 ZN=$abc$71324$new_n8184
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8175 A2=$abc$71324$new_n8184 ZN=$abc$71324$new_n8185
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n8109 A3=$abc$71324$new_n8140 ZN=$abc$71324$new_n8186
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n8176 ZN=$abc$71324$new_n8187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n8133 A3=$abc$71324$new_n8139 A4=$abc$71324$new_n8176 ZN=$abc$71324$new_n8188
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8186 A2=$abc$71324$new_n8188 ZN=$abc$71324$new_n8189
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n8104 A3=$abc$71324$new_n8118 ZN=$abc$71324$new_n8190
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3189 A2=bus_control_m.prefetch_ir_o[65] ZN=$abc$71324$new_n8191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8104 A2=$abc$71324$new_n8116 A3=$abc$71324$new_n8191 ZN=$abc$71324$new_n8192
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8190 A2=$abc$71324$new_n8192 ZN=$abc$71324$new_n8193
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[68] A2=bus_control_m.prefetch_ir_o[69] ZN=$abc$71324$new_n8194
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3192 A2=$abc$71324$new_n3193 ZN=$abc$71324$new_n8195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n3195 A3=$abc$71324$new_n8116 A4=$abc$71324$new_n8194 ZN=$abc$71324$new_n8196
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[68] A2=$abc$71324$new_n3193 A3=$abc$71324$new_n8122 A4=$abc$71324$new_n8123 ZN=$abc$71324$new_n8197
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3198 A2=$abc$71324$new_n8112 A3=$abc$71324$new_n8197 ZN=$abc$71324$new_n8198
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8198 ZN=$abc$71324$new_n8199
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8196 A2=$abc$71324$new_n8199 ZN=$abc$71324$new_n8200
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8193 A2=$abc$71324$new_n8200 ZN=$abc$71324$new_n8201
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8107 A2=$abc$71324$new_n8164 A3=$abc$71324$new_n8176 ZN=$abc$71324$new_n8202
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8131 A2=$abc$71324$new_n8133 A3=$abc$71324$new_n8202 ZN=$abc$71324$new_n8203
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8203 ZN=$abc$71324$new_n8204
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8158 A2=$abc$71324$new_n8203 ZN=$abc$71324$new_n8205
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8132 A2=$abc$71324$new_n8177 A3=$abc$71324$new_n8180 ZN=$abc$71324$new_n8206
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8098 A3=$abc$71324$new_n8108 ZN=$abc$71324$new_n8207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8096 A2=$abc$71324$new_n8108 ZN=$abc$71324$new_n8208
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8206 A2=$abc$71324$new_n8207 A3=$abc$71324$new_n8208 ZN=$abc$71324$new_n8209
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8137 A2=$abc$71324$new_n8151 ZN=$abc$71324$new_n8210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3191 A2=bus_control_m.prefetch_ir_o[69] B=$abc$71324$new_n8210 ZN=$abc$71324$new_n8211
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8211 ZN=$abc$71324$new_n8212
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[71] A2=$abc$71324$new_n8116 A3=$abc$71324$new_n8212 ZN=$abc$71324$new_n8213
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8209 A2=$abc$71324$new_n8213 Z=$abc$71324$new_n8214
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[77] A2=$abc$71324$new_n3202 ZN=$abc$71324$new_n8215
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[76] A2=$abc$71324$new_n8132 B=$abc$71324$new_n8170 C=$abc$71324$new_n8215 ZN=$abc$71324$new_n8216
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8182 A2=$abc$71324$new_n8216 Z=$abc$71324$new_n8217
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8201 A2=$abc$71324$new_n8205 A3=$abc$71324$new_n8214 A4=$abc$71324$new_n8217 ZN=$abc$71324$new_n8218
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[74] A2=$abc$71324$new_n3198 ZN=$abc$71324$new_n8219
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8112 A2=$abc$71324$new_n8166 ZN=$abc$71324$new_n8220
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n8170 A3=$abc$71324$new_n8219 A4=$abc$71324$new_n8220 ZN=$abc$71324$new_n8221
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8173 A2=$abc$71324$new_n8185 A3=$abc$71324$new_n8189 A4=$abc$71324$new_n8218 ZN=$abc$71324$new_n8222
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8134 ZN=$abc$71324$new_n8223
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8096 A2=$abc$71324$new_n8099 ZN=$abc$71324$new_n8224
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n8164 A2=$abc$71324$new_n8195 A3=$abc$71324$new_n8223 A4=$abc$71324$new_n8224 Z=$abc$71324$new_n8225
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8134 ZN=$abc$71324$new_n8226
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8194 A2=$abc$71324$new_n8226 ZN=$abc$71324$new_n8227
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n8164 A2=$abc$71324$new_n8215 A3=$abc$71324$new_n8227 Z=$abc$71324$new_n8228
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8164 A2=$abc$71324$new_n8215 A3=$abc$71324$new_n8227 ZN=$abc$71324$new_n8229
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8134 A3=$abc$71324$new_n8174 Z=$abc$71324$new_n8230
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8131 A2=$abc$71324$new_n8230 Z=$abc$71324$new_n8231
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8131 A2=$abc$71324$new_n8230 ZN=$abc$71324$new_n8232
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8225 A2=$abc$71324$new_n8231 ZN=$abc$71324$new_n8233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8165 A2=$abc$71324$new_n8230 ZN=$abc$71324$new_n8234
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8234 ZN=$abc$71324$new_n8235
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8134 A2=$abc$71324$new_n8224 ZN=$abc$71324$new_n8236
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3194 A2=bus_control_m.prefetch_ir_o[71] ZN=$abc$71324$new_n8237
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n8102 A2=$abc$71324$new_n8195 B1=$abc$71324$new_n8237 B2=$abc$71324$new_n8132 ZN=$abc$71324$new_n8238
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8099 A2=$abc$71324$new_n8110 ZN=$abc$71324$new_n8239
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8238 A3=$abc$71324$new_n8239 ZN=$abc$71324$new_n8240
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8236 A2=$abc$71324$new_n8240 Z=$abc$71324$new_n8241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8229 A2=$abc$71324$new_n8233 A3=$abc$71324$new_n8234 A4=$abc$71324$new_n8241 ZN=$abc$71324$new_n8242
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8242 ZN=$abc$71324$new_n8243
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[72] A2=bus_control_m.prefetch_ir_o[79] A3=$abc$71324$new_n8109 A4=$abc$71324$new_n8180 ZN=$abc$71324$new_n8244
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8187 A2=$abc$71324$new_n8226 B=$abc$71324$new_n8244 ZN=$abc$71324$new_n8245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8194 A2=$abc$71324$new_n8245 ZN=$abc$71324$new_n8246
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8243 A2=$abc$71324$new_n8246 ZN=$abc$71324$new_n8247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3196 A2=bus_control_m.prefetch_ir_o[74] ZN=$abc$71324$new_n8248
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3196 A2=bus_control_m.prefetch_ir_o[74] A3=bus_control_m.prefetch_ir_o[75] A4=$abc$71324$new_n8143 ZN=$abc$71324$new_n8249
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8166 A2=$abc$71324$new_n8249 ZN=$abc$71324$new_n8250
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8170 A2=$abc$71324$new_n8250 ZN=$abc$71324$new_n8251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3196 A2=$abc$71324$new_n3197 ZN=$abc$71324$new_n8252
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8252 ZN=$abc$71324$new_n8253
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8253 ZN=$abc$71324$new_n8254
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8144 A2=$abc$71324$new_n8254 ZN=$abc$71324$new_n8255
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8165 A2=$abc$71324$new_n8181 A3=$abc$71324$new_n8255 ZN=$abc$71324$new_n8256
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8251 A2=$abc$71324$new_n8256 ZN=$abc$71324$new_n8257
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[74] A2=bus_control_m.prefetch_ir_o[75] B=$abc$71324$new_n8133 C=bus_control_m.prefetch_ir_o[72] ZN=$abc$71324$new_n8258
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3200 A2=$abc$71324$new_n8131 B=$abc$71324$new_n8122 C=$abc$71324$new_n8109 ZN=$abc$71324$new_n8259
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8139 A2=$abc$71324$new_n8142 A3=$abc$71324$new_n8258 A4=$abc$71324$new_n8259 ZN=$abc$71324$new_n8260
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8149 A2=$abc$71324$new_n8260 ZN=$abc$71324$new_n8261
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8257 A2=$abc$71324$new_n8261 ZN=$abc$71324$new_n8262
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8112 A2=$abc$71324$new_n8131 A3=$abc$71324$new_n8237 ZN=$abc$71324$new_n8263
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8139 A3=$abc$71324$new_n8263 Z=$abc$71324$new_n8264
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8102 A2=$abc$71324$new_n8112 A3=$abc$71324$new_n8211 A4=$abc$71324$new_n8254 ZN=$abc$71324$new_n8265
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$71324$new_n8102 A2=$abc$71324$new_n8112 A3=$abc$71324$new_n8211 A4=$abc$71324$new_n8254 Z=$abc$71324$new_n8266
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8264 A2=$abc$71324$new_n8265 ZN=$abc$71324$new_n8267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8128 A2=$abc$71324$new_n8140 ZN=$abc$71324$new_n8268
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8131 A2=$abc$71324$new_n8181 ZN=$abc$71324$new_n8269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8143 ZN=$abc$71324$new_n8270
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8139 A3=$abc$71324$new_n8143 A4=$abc$71324$new_n8269 ZN=$abc$71324$new_n8271
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8271 ZN=$abc$71324$new_n8272
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n3195 A2=bus_control_m.prefetch_ir_o[72] A3=$abc$71324$new_n8194 A4=$abc$71324$new_n8248 ZN=$abc$71324$new_n8273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8113 A2=$abc$71324$new_n8210 A3=$abc$71324$new_n8273 ZN=$abc$71324$new_n8274
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8271 A2=$abc$71324$new_n8274 ZN=$abc$71324$new_n8275
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8275 ZN=$abc$71324$new_n8276
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8262 A2=$abc$71324$new_n8267 A3=$abc$71324$new_n8268 A4=$abc$71324$new_n8276 ZN=$abc$71324$new_n8277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[77] A2=$abc$71324$new_n8122 A3=$abc$71324$new_n8139 A4=$abc$71324$new_n8142 ZN=$abc$71324$new_n8278
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8132 A2=$abc$71324$new_n8270 ZN=$abc$71324$new_n8279
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=bus_control_m.prefetch_ir_o[72] A2=bus_control_m.prefetch_ir_o[75] A3=$abc$71324$new_n8133 B1=$abc$71324$new_n8181 B2=$abc$71324$new_n8254 ZN=$abc$71324$new_n8280
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8220 A2=$abc$71324$new_n8280 ZN=$abc$71324$new_n8281
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8166 A2=$abc$71324$new_n8180 A3=$abc$71324$new_n8270 B=$abc$71324$new_n8281 ZN=$abc$71324$new_n8282
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8279 A2=$abc$71324$new_n8282 ZN=$abc$71324$new_n8283
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8283 ZN=$abc$71324$new_n8284
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8278 A2=$abc$71324$new_n8283 Z=$abc$71324$new_n8285
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8285 ZN=$abc$71324$new_n8286
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8220 A2=$abc$71324$new_n8223 A3=$abc$71324$new_n8253 ZN=$abc$71324$new_n8287
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8138 A2=$abc$71324$new_n8255 A3=$abc$71324$new_n8269 ZN=$abc$71324$new_n8288
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8287 A2=$abc$71324$new_n8288 Z=$abc$71324$new_n8289
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[65] A2=$abc$71324$new_n8136 B=$abc$71324$new_n8211 ZN=$abc$71324$new_n8290
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=bus_control_m.prefetch_ir_o[71] A2=$abc$71324$new_n8113 A3=$abc$71324$new_n8253 Z=$abc$71324$new_n8291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8290 A2=$abc$71324$new_n8291 ZN=$abc$71324$new_n8292
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.prefetch_ir_o[67] A2=bus_control_m.prefetch_ir_o[72] A3=$abc$71324$new_n8252 ZN=$abc$71324$new_n8293
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n8113 A2=$abc$71324$new_n8181 A3=$abc$71324$new_n8194 A4=$abc$71324$new_n8293 Z=$abc$71324$new_n8294
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8294 ZN=$abc$71324$new_n8295
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[69] A2=$abc$71324$new_n8151 A3=$abc$71324$new_n8291 ZN=$abc$71324$new_n8296
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n8292 A2=$abc$71324$new_n8295 A3=$abc$71324$new_n8296 Z=$abc$71324$new_n8297
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8146 B=$abc$71324$new_n8133 C=$abc$71324$new_n8131 ZN=$abc$71324$new_n8298
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8145 A2=$abc$71324$new_n8164 A3=$abc$71324$new_n8298 ZN=$abc$71324$new_n8299
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reset_n A2=$abc$71324$new_n8101 ZN=$abc$71324$new_n8300
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n8111 A3=$abc$71324$new_n8133 A4=$abc$71324$new_n8212 Z=$abc$71324$new_n8301
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8300 A2=$abc$71324$new_n8301 ZN=$abc$71324$new_n8302
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8289 A2=$abc$71324$new_n8297 A3=$abc$71324$new_n8299 A4=$abc$71324$new_n8302 ZN=$abc$71324$new_n8303
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8247 A2=$abc$71324$new_n8277 A3=$abc$71324$new_n8286 A4=$abc$71324$new_n8303 ZN=$abc$71324$new_n8304
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=reset_n A2=$abc$71324$new_n8163 B1=$abc$71324$new_n8222 B2=$abc$71324$new_n8304 ZN=$abc$71324$new_n8305
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3141 A2=registers_m.stop_flag ZN=$abc$71324$new_n8306
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3267 A2=memory_registers_m.micro_data[35] ZN=$abc$71324$new_n8307
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=memory_registers_m.micro_data[36] A2=$abc$71324$new_n8305 A3=$abc$71324$new_n8306 A4=$abc$71324$new_n8307 Z=$abc$71324$new_n8308
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=memory_registers_m.micro_data[36] A2=$abc$71324$new_n8305 A3=$abc$71324$new_n8306 A4=$abc$71324$new_n8307 ZN=$abc$71324$new_n8309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[37] A2=$abc$71324$new_n3268 ZN=$abc$71324$new_n8310
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3267 A2=memory_registers_m.micro_data[36] ZN=$abc$71324$new_n8311
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[35] A2=$abc$71324$new_n8311 ZN=$abc$71324$new_n8312
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3269 A2=$abc$71324$new_n8310 ZN=$abc$71324$new_n8313
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3267 A2=memory_registers_m.micro_data[36] A3=memory_registers_m.micro_data[35] ZN=$abc$71324$new_n8314
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3268 A2=$abc$71324$new_n8307 ZN=$abc$71324$new_n8315
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.size[2] A2=$abc$71324$new_n8315 ZN=$abc$71324$new_n8316
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3142 A2=$abc$71324$new_n8314 ZN=$abc$71324$new_n8317
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3142 A2=$abc$71324$new_n8315 ZN=$abc$71324$new_n8318
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[2] A2=$abc$71324$new_n8314 ZN=$abc$71324$new_n8319
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3269 A2=$abc$71324$new_n8311 ZN=$abc$71324$new_n8320
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[35] A2=$abc$71324$new_n8310 ZN=$abc$71324$new_n8321
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8318 A2=$abc$71324$new_n8320 ZN=$abc$71324$new_n8322
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8319 A2=$abc$71324$new_n8321 ZN=$abc$71324$new_n8323
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8308 A2=$abc$71324$new_n8312 A3=$abc$71324$new_n8316 ZN=$abc$71324$new_n8324
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n8313 A3=$abc$71324$new_n8317 ZN=$abc$71324$new_n8325
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[36] A2=$abc$71324$new_n3269 ZN=$abc$71324$new_n8326
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3268 A2=memory_registers_m.micro_data[35] ZN=$abc$71324$new_n8327
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n8327 ZN=$abc$71324$new_n8328
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3141 A2=$abc$71324$new_n8328 ZN=$abc$71324$new_n8329
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_valid_o A2=$abc$71324$new_n8322 A3=$abc$71324$new_n8327 ZN=$abc$71324$new_n8330
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8325 A2=$abc$71324$new_n8330 ZN=$abc$71324$new_n8331
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.do_read_flag A2=registers_m.do_write_flag ZN=$abc$71324$new_n8332
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.do_read_flag A2=registers_m.do_write_flag Z=$abc$71324$new_n8333
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3136 A2=registers_m.do_blocked_flag ZN=$abc$71324$new_n8334
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.do_blocked_flag A2=registers_m.do_reset_flag ZN=$abc$71324$new_n8335
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.do_blocked_flag A2=registers_m.do_reset_flag Z=$abc$71324$new_n8336
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8335 ZN=$abc$71324$new_n8337
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3136 A2=registers_m.do_write_flag ZN=$abc$71324$new_n8338
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8332 ZN=$abc$71324$new_n8339
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n8337 ZN=$abc$71324$new_n8340
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.do_interrupt_flag A2=$abc$71324$new_n8331 A3=$abc$71324$new_n8340 ZN=$abc$71324$new_n8341
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8095 A2=$abc$71324$new_n8341 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.saved_pc_change[1] A2=$abc$71324$new_n8328 ZN=$abc$71324$new_n8343
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n3135 A2=bus_control_m.CTI_O[0] A3=bus_control_m.CTI_O[2] Z=$abc$71324$new_n8344
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=bus_control_m.current_state[4] A2=$abc$71324$new_n8344 Z=$abc$71324$new_n8345
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8345 ZN=$abc$71324$new_n8346
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8343 A2=$abc$71324$new_n8346 ZN=$abc$71324$new_n8347
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ACK_I A2=$abc$71324$new_n8347 ZN=$abc$71324$new_n8348
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_valid_80_o A2=$abc$71324$new_n8324 ZN=$abc$71324$new_n8349
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8330 A2=$abc$71324$new_n8349 B=$abc$71324$new_n8340 ZN=$abc$71324$new_n8350
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8348 A2=$abc$71324$new_n8350 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_reset_flag A2=$abc$71324$new_n8334 ZN=$abc$71324$new_n8352
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=bus_control_m.reset_counter[1] A2=bus_control_m.reset_counter[0] A3=bus_control_m.reset_counter[2] Z=$abc$71324$new_n8353
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=bus_control_m.reset_counter[3] A2=bus_control_m.reset_counter[4] A3=$abc$71324$new_n8353 Z=$abc$71324$new_n8354
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=bus_control_m.reset_counter[5] A2=bus_control_m.reset_counter[7] A3=bus_control_m.reset_counter[6] A4=$abc$71324$new_n8354 Z=$abc$71324$new_n8355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[9] A2=$abc$71324$new_n8355 ZN=$abc$71324$new_n8356
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8352 A2=$abc$71324$new_n8356 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3131 A2=$abc$71324$new_n8344 ZN=$abc$71324$new_n8358
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ACK_I A2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8359
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[8] A2=$abc$71324$new_n8089 B=bus_control_m.current_state[17] ZN=$abc$71324$new_n8360
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8359 A2=$abc$71324$new_n8360 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_valid_80_o A2=$abc$71324$new_n8325 A3=$abc$71324$new_n8329 A4=$abc$71324$new_n8340 ZN=$abc$71324$new_n8362
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.do_interrupt_flag A2=$abc$71324$new_n8339 ZN=$abc$71324$new_n8363
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8331 A2=$abc$71324$new_n8335 A3=$abc$71324$new_n8363 ZN=$abc$71324$new_n8364
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[4] A2=$abc$71324$new_n8343 ZN=$abc$71324$new_n8365
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n3139 ZN=$abc$71324$new_n8366
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n3139 B=$abc$71324$new_n3132 ZN=$abc$71324$new_n8367
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8343 A2=$abc$71324$new_n8345 B=$abc$71324$new_n8367 C=bus_control_m.current_state[1] ZN=$abc$71324$new_n8368
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3134 A2=$abc$71324$new_n8368 ZN=$abc$71324$new_n8369
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.do_reset_flag A2=registers_m.do_interrupt_flag A3=$abc$71324$new_n8333 ZN=$abc$71324$new_n8370
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[2] A2=bus_control_m.current_state[3] ZN=$abc$71324$new_n8371
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=bus_control_m.current_state[2] A2=bus_control_m.current_state[3] Z=$abc$71324$new_n8372
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[16] A2=$abc$71324$new_n8370 B1=$abc$71324$new_n8372 B2=$abc$71324$new_n8078 C=$abc$71324$new_n8369 ZN=$abc$71324$new_n8373
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8362 A2=$abc$71324$new_n8364 A3=$abc$71324$new_n8373 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n3139 ZN=$abc$71324$new_n8375
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[4] A2=$abc$71324$new_n8089 B=bus_control_m.current_state[13] ZN=$abc$71324$new_n8376
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8375 A2=$abc$71324$new_n8376 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3132 A2=$abc$71324$new_n8366 ZN=$abc$71324$new_n8378
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ACK_I A2=$abc$71324$new_n8378 ZN=$abc$71324$new_n8379
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[1] A2=$abc$71324$new_n8089 B1=$abc$71324$new_n8378 B2=ACK_I C=bus_control_m.current_state[10] ZN=$abc$71324$new_n8380
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8380 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[3] A2=$abc$71324$new_n8089 ZN=$abc$71324$new_n8382
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.size[0] A2=$abc$71324$new_n3143 ZN=$abc$71324$new_n8383
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=registers_m.address[0] ZN=$abc$71324$new_n8384
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.current_state[0] A2=registers_m.do_read_flag A3=$abc$71324$new_n8335 A4=$abc$71324$new_n8384 ZN=$abc$71324$new_n8385
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8382 A2=$abc$71324$new_n8385 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[1] A2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8387
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[4] A2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8388
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3131 A2=$abc$71324$new_n3132 ZN=$abc$71324$new_n8389
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[1] A2=$abc$71324$new_n8389 ZN=$abc$71324$new_n8390
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.current_state[11] A2=bus_control_m.current_state[12] A3=$abc$71324$new_n8372 ZN=$abc$71324$new_n8391
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8390 A2=$abc$71324$new_n8391 Z=$abc$71324$new_n8392
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8390 A2=$abc$71324$new_n8391 ZN=$abc$71324$new_n8393
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.current_state[11] A2=bus_control_m.current_state[12] A3=bus_control_m.current_state[14] ZN=$abc$71324$new_n8394
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[14] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n8395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8371 A2=$abc$71324$new_n8390 A3=$abc$71324$new_n8394 ZN=$abc$71324$new_n8396
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3133 A2=$abc$71324$new_n3134 A3=ERR_I ZN=$abc$71324$new_n8397
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8395 A2=$abc$71324$new_n8397 ZN=$abc$71324$new_n8398
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n8399
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8394 A2=$abc$71324$new_n8399 ZN=$abc$71324$new_n8400
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8401
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.do_reset_flag A2=registers_m.do_interrupt_flag A3=$abc$71324$new_n8333 B=bus_control_m.current_state[16] ZN=$abc$71324$new_n8402
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[14] A2=$abc$71324$new_n8078 ZN=$abc$71324$new_n8403
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[0] ZN=$abc$71324$new_n8404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8337 A2=$abc$71324$new_n8401 B=$abc$71324$new_n8403 C=$abc$71324$new_n8404 ZN=$abc$71324$new_n8405
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=ACK_I A2=$abc$71324$new_n8400 B=$abc$71324$new_n8405 C=$abc$71324$new_n8398 ZN=$abc$71324$new_n8406
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3144 A2=$abc$71324$new_n8355 B=$abc$71324$new_n8402 C=$abc$71324$new_n8406 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[2] A2=$abc$71324$new_n8089 ZN=$abc$71324$new_n8408
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3140 A2=registers_m.do_write_flag ZN=$abc$71324$new_n8409
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8337 A2=$abc$71324$new_n8383 A3=$abc$71324$new_n8409 B=$abc$71324$new_n8408 ZN=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_interrupt_flag A2=bus_control_m.last_interrupt_mask[0] ZN=$abc$71324$new_n8411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=alu_m.sr[9] A2=$abc$71324$new_n3155 B=$abc$71324$new_n3156 C=alu_m.sr[8] ZN=$abc$71324$new_n8412
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3125 A2=ipl_i[2] B1=ipl_i[1] B2=$abc$71324$new_n3124 C=$abc$71324$new_n8412 ZN=$abc$71324$new_n8413
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=alu_m.sr[10] A2=$abc$71324$new_n3154 B=$abc$71324$new_n8413 C=registers_m.do_interrupt_flag ZN=$abc$71324$new_n8414
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ipl_i[0] A2=$abc$71324$new_n8414 ZN=$abc$71324$new_n8415
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8411 A2=$abc$71324$new_n8415 ZN=$abc$71324$flatten\bus_control_m.$0\interrupt_mask_o[2:0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_interrupt_flag A2=bus_control_m.last_interrupt_mask[1] ZN=$abc$71324$new_n8417
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ipl_i[1] A2=$abc$71324$new_n8414 ZN=$abc$71324$new_n8418
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8417 A2=$abc$71324$new_n8418 ZN=$abc$71324$flatten\bus_control_m.$0\interrupt_mask_o[2:0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_interrupt_flag A2=bus_control_m.last_interrupt_mask[2] ZN=$abc$71324$new_n8420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.do_interrupt_flag A2=$abc$71324$new_n3154 A3=$abc$71324$new_n8413 B=$abc$71324$new_n8420 ZN=$abc$71324$flatten\bus_control_m.$0\interrupt_mask_o[2:0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_mask_o[0] A2=$abc$71324$new_n8414 ZN=$abc$71324$new_n8422
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8411 A2=$abc$71324$new_n8422 ZN=$abc$71324$flatten\bus_control_m.$0\last_interrupt_mask[2:0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_mask_o[1] A2=$abc$71324$new_n8414 ZN=$abc$71324$new_n8424
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8417 A2=$abc$71324$new_n8424 ZN=$abc$71324$flatten\bus_control_m.$0\last_interrupt_mask[2:0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_mask_o[2] A2=$abc$71324$new_n8414 ZN=$abc$71324$new_n8426
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8420 A2=$abc$71324$new_n8426 ZN=$abc$71324$flatten\bus_control_m.$0\last_interrupt_mask[2:0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.saved_pc_change[1] A2=$abc$71324$new_n3145 ZN=$abc$71324$new_n8428
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8325 A2=$abc$71324$new_n8428 ZN=$abc$71324$new_n8429
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8325 A2=$abc$71324$new_n8428 Z=$abc$71324$new_n8430
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8324 A2=$abc$71324$new_n8330 A3=$abc$71324$new_n8333 B=bus_control_m.current_state[0] ZN=$abc$71324$new_n8431
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8336 ZN=$abc$71324$new_n8432
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[4] A2=bus_control_m.current_state[0] ZN=$abc$71324$new_n8433
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=reset_n A2=$abc$71324$new_n8082 A3=$abc$71324$new_n8387 A4=$abc$71324$new_n8432 ZN=$abc$71324$new_n8434
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n8430 B=$abc$71324$new_n8431 ZN=$abc$71324$new_n8435
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8347 A2=$abc$71324$new_n8433 A3=$abc$71324$new_n8434 A4=$abc$71324$new_n8435 ZN=$abc$71324$new_n8436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[48] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8437
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[0] I1=DAT_I[16] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8438
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[48] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8438 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8439
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8437 A2=$abc$71324$new_n8439 ZN=$abc$71324$new_n8440
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[64] I1=$abc$71324$new_n8440 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68921
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[49] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8442
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[1] I1=DAT_I[17] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8443
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[49] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8443 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8444
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8442 A2=$abc$71324$new_n8444 ZN=$abc$71324$new_n8445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[65] I1=$abc$71324$new_n8445 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[50] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8447
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[2] I1=DAT_I[18] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8448
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[50] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8448 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8447 A2=$abc$71324$new_n8449 ZN=$abc$71324$new_n8450
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[66] I1=$abc$71324$new_n8450 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68925
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[51] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8452
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[3] I1=DAT_I[19] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8453
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[51] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8453 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8454
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8452 A2=$abc$71324$new_n8454 ZN=$abc$71324$new_n8455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[67] I1=$abc$71324$new_n8455 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68927
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[52] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[4] I1=DAT_I[20] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8458
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[52] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8458 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8457 A2=$abc$71324$new_n8459 ZN=$abc$71324$new_n8460
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[68] I1=$abc$71324$new_n8460 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[53] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8462
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[5] I1=DAT_I[21] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8463
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[53] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8463 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8464
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8462 A2=$abc$71324$new_n8464 ZN=$abc$71324$new_n8465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[69] I1=$abc$71324$new_n8465 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68931
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[54] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[6] I1=DAT_I[22] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8468
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[54] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8468 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8469
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8467 A2=$abc$71324$new_n8469 ZN=$abc$71324$new_n8470
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[70] I1=$abc$71324$new_n8470 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68933
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[55] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8472
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[7] I1=DAT_I[23] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8473
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[55] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8473 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8474
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8472 A2=$abc$71324$new_n8474 ZN=$abc$71324$new_n8475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[71] I1=$abc$71324$new_n8475 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68935
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[56] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8477
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[8] I1=DAT_I[24] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8478
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[56] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8478 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8479
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8477 A2=$abc$71324$new_n8479 ZN=$abc$71324$new_n8480
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[72] I1=$abc$71324$new_n8480 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68937
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[57] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8482
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[9] I1=DAT_I[25] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8483
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[57] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8483 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8484
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8482 A2=$abc$71324$new_n8484 ZN=$abc$71324$new_n8485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[73] I1=$abc$71324$new_n8485 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68939
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[58] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[10] I1=DAT_I[26] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8488
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[58] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8488 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8489
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8487 A2=$abc$71324$new_n8489 ZN=$abc$71324$new_n8490
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[74] I1=$abc$71324$new_n8490 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68941
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[59] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8492
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[11] I1=DAT_I[27] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8493
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[59] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8493 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8494
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8492 A2=$abc$71324$new_n8494 ZN=$abc$71324$new_n8495
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[75] I1=$abc$71324$new_n8495 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68943
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[60] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[12] I1=DAT_I[28] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8498
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[60] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8498 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8499
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8497 A2=$abc$71324$new_n8499 ZN=$abc$71324$new_n8500
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[76] I1=$abc$71324$new_n8500 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[61] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8502
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[13] I1=DAT_I[29] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8503
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[61] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8503 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8504
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8502 A2=$abc$71324$new_n8504 ZN=$abc$71324$new_n8505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[77] I1=$abc$71324$new_n8505 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68947
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[62] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[14] I1=DAT_I[30] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8508
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[62] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8508 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8509
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8507 A2=$abc$71324$new_n8509 ZN=$abc$71324$new_n8510
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[78] I1=$abc$71324$new_n8510 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68949
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[63] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8512
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[15] I1=DAT_I[31] S=$abc$71324$new_n8366 Z=$abc$71324$new_n8513
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[63] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8513 B2=$abc$71324$new_n8358 ZN=$abc$71324$new_n8514
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8512 A2=$abc$71324$new_n8514 ZN=$abc$71324$new_n8515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[79] I1=$abc$71324$new_n8515 S=$abc$71324$new_n8436 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68951
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.size[1] A2=registers_m.size[2] ZN=$abc$71324$new_n8517
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[2] A2=$abc$71324$new_n3392 B=$abc$71324$new_n8384 ZN=$abc$71324$new_n8518
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[3] A2=$abc$71324$new_n8518 ZN=$abc$71324$new_n8519
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.current_state[3] A2=bus_control_m.current_state[12] B=ACK_I C=$abc$71324$new_n8519 ZN=$abc$71324$new_n8520
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[0] A2=registers_m.address[1] ZN=$abc$71324$new_n8521
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.size[2] A2=$abc$71324$new_n8521 Z=$abc$71324$new_n8522
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[2] A2=$abc$71324$new_n8521 ZN=$abc$71324$new_n8523
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[1] A2=registers_m.address[1] ZN=$abc$71324$new_n8524
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[0] A2=$abc$71324$new_n8524 ZN=$abc$71324$new_n8525
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8522 A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8526
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8522 A2=$abc$71324$new_n8525 Z=$abc$71324$new_n8527
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.size[1] A2=$abc$71324$new_n8521 Z=$abc$71324$new_n8528
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[1] A2=$abc$71324$new_n8521 ZN=$abc$71324$new_n8529
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3065 A2=$abc$71324$new_n3143 ZN=$abc$71324$new_n8530
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[0] A2=registers_m.address[0] ZN=$abc$71324$new_n8531
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[1] A2=$abc$71324$new_n8530 ZN=$abc$71324$new_n8532
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3065 A2=registers_m.address[0] ZN=$abc$71324$new_n8533
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[1] A2=$abc$71324$new_n8533 Z=$abc$71324$new_n8534
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[1] A2=$abc$71324$new_n8533 ZN=$abc$71324$new_n8535
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[1] A2=$abc$71324$new_n8531 ZN=$abc$71324$new_n8536
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[1] A2=$abc$71324$new_n8531 Z=$abc$71324$new_n8537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[16] A2=$abc$71324$new_n8536 ZN=$abc$71324$new_n8538
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[24] A2=$abc$71324$new_n8537 ZN=$abc$71324$new_n8539
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8535 A2=$abc$71324$new_n8538 A3=$abc$71324$new_n8539 ZN=$abc$71324$new_n8540
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[8] A2=$abc$71324$new_n8535 B=$abc$71324$new_n8540 C=$abc$71324$new_n8532 ZN=$abc$71324$new_n8541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3147 A2=$abc$71324$new_n8532 B=$abc$71324$new_n8541 C=$abc$71324$new_n8529 ZN=$abc$71324$new_n8542
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[12] A2=$abc$71324$new_n8086 ZN=$abc$71324$new_n8543
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[16] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8542 C=$abc$71324$new_n8526 ZN=$abc$71324$new_n8544
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3147 A2=$abc$71324$new_n8526 B=$abc$71324$new_n8544 ZN=$abc$71324$new_n8545
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[12] A2=DAT_I[16] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8545 C=$abc$71324$new_n8520 ZN=$abc$71324$new_n8546
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3203 A2=$abc$71324$new_n8520 B=$abc$71324$new_n8546 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68953
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[17] A2=$abc$71324$new_n8536 ZN=$abc$71324$new_n8548
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[25] A2=$abc$71324$new_n8537 ZN=$abc$71324$new_n8549
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8535 A2=$abc$71324$new_n8548 A3=$abc$71324$new_n8549 ZN=$abc$71324$new_n8550
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[9] A2=$abc$71324$new_n8535 B=$abc$71324$new_n8550 C=$abc$71324$new_n8532 ZN=$abc$71324$new_n8551
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3146 A2=$abc$71324$new_n8532 B=$abc$71324$new_n8551 C=$abc$71324$new_n8529 ZN=$abc$71324$new_n8552
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[17] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8552 C=$abc$71324$new_n8526 ZN=$abc$71324$new_n8553
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3146 A2=$abc$71324$new_n8526 B=$abc$71324$new_n8553 ZN=$abc$71324$new_n8554
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[12] A2=DAT_I[17] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8554 C=$abc$71324$new_n8520 ZN=$abc$71324$new_n8555
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3204 A2=$abc$71324$new_n8520 B=$abc$71324$new_n8555 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68955
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[18] A2=$abc$71324$new_n8537 ZN=$abc$71324$new_n8557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[10] A2=$abc$71324$new_n8534 ZN=$abc$71324$new_n8558
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[26] A2=$abc$71324$new_n8536 B=$abc$71324$new_n8535 ZN=$abc$71324$new_n8559
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8557 A2=$abc$71324$new_n8559 B=$abc$71324$new_n8558 C=$abc$71324$new_n8532 ZN=$abc$71324$new_n8560
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[2] A2=$abc$71324$new_n8532 B=$abc$71324$new_n8560 ZN=$abc$71324$new_n8561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8561 ZN=$abc$71324$new_n8562
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[2] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n8563
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[18] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8562 C=$abc$71324$new_n8526 ZN=$abc$71324$new_n8564
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8563 A2=$abc$71324$new_n8564 ZN=$abc$71324$new_n8565
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[12] A2=DAT_I[18] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8565 C=$abc$71324$new_n8520 ZN=$abc$71324$new_n8566
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3205 A2=$abc$71324$new_n8520 B=$abc$71324$new_n8566 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68957
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8526 A2=$abc$71324$new_n8532 ZN=$abc$71324$new_n8568
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8535 A2=$abc$71324$new_n8537 ZN=$abc$71324$new_n8569
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=DAT_I[11] A2=$abc$71324$new_n8535 B1=$abc$71324$new_n8569 B2=DAT_I[27] C=$abc$71324$new_n8532 ZN=$abc$71324$new_n8570
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8531 B=DAT_I[19] ZN=$abc$71324$new_n8571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3148 A2=$abc$71324$new_n8529 B1=$abc$71324$new_n8570 B2=$abc$71324$new_n8571 ZN=$abc$71324$new_n8572
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[3] A2=$abc$71324$new_n8568 B1=$abc$71324$new_n8572 B2=$abc$71324$new_n8526 ZN=$abc$71324$new_n8573
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8573 ZN=$abc$71324$new_n8574
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[12] A2=DAT_I[19] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8574 C=$abc$71324$new_n8520 ZN=$abc$71324$new_n8575
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3206 A2=$abc$71324$new_n8520 B=$abc$71324$new_n8575 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68959
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8537 B=DAT_I[20] ZN=$abc$71324$new_n8577
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=DAT_I[12] A2=$abc$71324$new_n8535 B1=$abc$71324$new_n8569 B2=DAT_I[28] ZN=$abc$71324$new_n8578
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3149 A2=$abc$71324$new_n8529 B1=$abc$71324$new_n8577 B2=$abc$71324$new_n8578 ZN=$abc$71324$new_n8579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8579 I1=DAT_I[4] S=$abc$71324$new_n8568 Z=$abc$71324$new_n8580
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[12] A2=DAT_I[20] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8580 ZN=$abc$71324$new_n8581
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[4] A2=$abc$71324$new_n8520 ZN=$abc$71324$new_n8582
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8520 A2=$abc$71324$new_n8581 B=$abc$71324$new_n8582 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68961
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[5] A2=$abc$71324$new_n8568 ZN=$abc$71324$new_n8584
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=DAT_I[13] A2=$abc$71324$new_n8535 B1=$abc$71324$new_n8569 B2=DAT_I[29] C=$abc$71324$new_n8532 ZN=$abc$71324$new_n8585
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8585 ZN=$abc$71324$new_n8586
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[21] A2=$abc$71324$new_n8528 B=$abc$71324$new_n8586 ZN=$abc$71324$new_n8587
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8531 B=DAT_I[21] ZN=$abc$71324$new_n8588
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8527 A2=$abc$71324$new_n8587 A3=$abc$71324$new_n8588 B=$abc$71324$new_n8584 ZN=$abc$71324$new_n8589
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[12] A2=DAT_I[21] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8589 ZN=$abc$71324$new_n8590
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[5] A2=$abc$71324$new_n8520 ZN=$abc$71324$new_n8591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8520 A2=$abc$71324$new_n8590 B=$abc$71324$new_n8591 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68963
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=DAT_I[14] A2=$abc$71324$new_n8535 B1=$abc$71324$new_n8569 B2=DAT_I[30] C=$abc$71324$new_n8532 ZN=$abc$71324$new_n8593
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8531 B=DAT_I[22] ZN=$abc$71324$new_n8594
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3150 A2=$abc$71324$new_n8529 B1=$abc$71324$new_n8593 B2=$abc$71324$new_n8594 ZN=$abc$71324$new_n8595
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[6] A2=$abc$71324$new_n8568 B1=$abc$71324$new_n8595 B2=$abc$71324$new_n8526 ZN=$abc$71324$new_n8596
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8596 ZN=$abc$71324$new_n8597
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[12] A2=DAT_I[22] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8597 ZN=$abc$71324$new_n8598
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[6] A2=$abc$71324$new_n8520 ZN=$abc$71324$new_n8599
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8520 A2=$abc$71324$new_n8598 B=$abc$71324$new_n8599 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68965
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[23] A2=$abc$71324$new_n8536 ZN=$abc$71324$new_n8601
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[31] A2=$abc$71324$new_n8537 ZN=$abc$71324$new_n8602
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8601 A2=$abc$71324$new_n8602 B=$abc$71324$new_n8534 ZN=$abc$71324$new_n8603
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[15] A2=$abc$71324$new_n8534 ZN=$abc$71324$new_n8604
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8532 A2=$abc$71324$new_n8604 ZN=$abc$71324$new_n8605
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=DAT_I[7] A2=$abc$71324$new_n8532 B1=$abc$71324$new_n8603 B2=$abc$71324$new_n8605 ZN=$abc$71324$new_n8606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8606 ZN=$abc$71324$new_n8607
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[23] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8607 ZN=$abc$71324$new_n8608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8526 A2=$abc$71324$new_n8608 ZN=$abc$71324$new_n8609
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[7] A2=$abc$71324$new_n8526 B=$abc$71324$new_n8543 C=$abc$71324$new_n8609 ZN=$abc$71324$new_n8610
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[23] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8611
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3207 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8610 B2=$abc$71324$new_n8611 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8529 A2=$abc$71324$new_n8606 B=$abc$71324$new_n8525 ZN=$abc$71324$new_n8613
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[24] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 ZN=$abc$71324$new_n8614
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[8] A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8523 A2=$abc$71324$new_n8614 A3=$abc$71324$new_n8615 ZN=$abc$71324$new_n8616
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[8] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8543 C=$abc$71324$new_n8616 ZN=$abc$71324$new_n8617
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[24] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8618
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3208 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8617 B2=$abc$71324$new_n8618 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68969
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[25] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 ZN=$abc$71324$new_n8620
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[9] A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8523 A2=$abc$71324$new_n8620 A3=$abc$71324$new_n8621 ZN=$abc$71324$new_n8622
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[9] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8543 C=$abc$71324$new_n8622 ZN=$abc$71324$new_n8623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[25] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8624
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3209 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8623 B2=$abc$71324$new_n8624 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68971
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[26] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 ZN=$abc$71324$new_n8626
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[10] A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8523 A2=$abc$71324$new_n8626 A3=$abc$71324$new_n8627 ZN=$abc$71324$new_n8628
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[10] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8543 C=$abc$71324$new_n8628 ZN=$abc$71324$new_n8629
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[26] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3210 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8629 B2=$abc$71324$new_n8630 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68973
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[11] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n8632
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[27] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 C=$abc$71324$new_n8523 ZN=$abc$71324$new_n8633
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8632 A2=$abc$71324$new_n8633 ZN=$abc$71324$new_n8634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[12] A2=DAT_I[27] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8634 C=$abc$71324$new_n8520 ZN=$abc$71324$new_n8635
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3211 A2=$abc$71324$new_n8520 B=$abc$71324$new_n8635 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68975
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[28] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 ZN=$abc$71324$new_n8637
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[12] A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8523 A2=$abc$71324$new_n8637 A3=$abc$71324$new_n8638 ZN=$abc$71324$new_n8639
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[12] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8543 C=$abc$71324$new_n8639 ZN=$abc$71324$new_n8640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[28] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3212 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8640 B2=$abc$71324$new_n8641 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[29] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 C=$abc$71324$new_n8523 ZN=$abc$71324$new_n8643
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[13] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n8644
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8643 A2=$abc$71324$new_n8644 ZN=$abc$71324$new_n8645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[12] A2=DAT_I[29] B1=$abc$71324$new_n8543 B2=$abc$71324$new_n8645 C=$abc$71324$new_n8520 ZN=$abc$71324$new_n8646
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3213 A2=$abc$71324$new_n8520 B=$abc$71324$new_n8646 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68979
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[30] A2=$abc$71324$new_n8529 B=$abc$71324$new_n8613 ZN=$abc$71324$new_n8648
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[14] A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8523 A2=$abc$71324$new_n8648 A3=$abc$71324$new_n8649 ZN=$abc$71324$new_n8650
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[14] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8543 C=$abc$71324$new_n8650 ZN=$abc$71324$new_n8651
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[30] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8652
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3214 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8651 B2=$abc$71324$new_n8652 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68981
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[15] A2=$abc$71324$new_n8525 ZN=$abc$71324$new_n8654
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8525 A2=$abc$71324$new_n8606 B=$abc$71324$new_n8654 C=$abc$71324$new_n8523 ZN=$abc$71324$new_n8655
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[15] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8543 C=$abc$71324$new_n8655 ZN=$abc$71324$new_n8656
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[12] A2=DAT_I[31] B=$abc$71324$new_n8520 ZN=$abc$71324$new_n8657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3215 A2=$abc$71324$new_n8520 B1=$abc$71324$new_n8656 B2=$abc$71324$new_n8657 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$68983
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.do_write_flag A2=$abc$71324$new_n8331 B=bus_control_m.current_state[0] ZN=$abc$71324$new_n8659
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8345 A2=$abc$71324$new_n8429 B=bus_control_m.current_state[1] ZN=$abc$71324$new_n8660
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8330 ZN=$abc$71324$new_n8661
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8389 ZN=$abc$71324$new_n8662
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=ACK_I A2=$abc$71324$new_n8388 ZN=$abc$71324$new_n8663
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=ACK_I A2=$abc$71324$new_n8388 B=reset_n ZN=$abc$71324$new_n8664
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.do_read_flag A2=$abc$71324$new_n8336 B=bus_control_m.current_state[0] ZN=$abc$71324$new_n8665
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8665 ZN=$abc$71324$new_n8666
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8347 A2=$abc$71324$new_n8662 A3=$abc$71324$new_n8664 A4=$abc$71324$new_n8666 ZN=$abc$71324$new_n8667
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8659 A2=$abc$71324$new_n8660 A3=$abc$71324$new_n8661 A4=$abc$71324$new_n8667 ZN=$abc$71324$new_n8668
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8367 A2=$abc$71324$new_n8668 Z=$abc$71324$new_n8669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[32] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8670
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8358 A2=$abc$71324$new_n8366 Z=$abc$71324$new_n8671
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=DAT_I[16] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[32] C1=$abc$71324$new_n8671 C2=DAT_I[0] ZN=$abc$71324$new_n8672
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8670 A2=$abc$71324$new_n8672 ZN=$abc$71324$new_n8673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8673 I1=bus_control_m.prefetch_ir_o[48] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68985
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[33] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8675
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[1] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8676
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[17] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[33] ZN=$abc$71324$new_n8677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8675 A2=$abc$71324$new_n8676 A3=$abc$71324$new_n8677 ZN=$abc$71324$new_n8678
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8678 I1=bus_control_m.prefetch_ir_o[49] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68987
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[34] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8680
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[2] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8681
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[18] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[34] ZN=$abc$71324$new_n8682
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8680 A2=$abc$71324$new_n8681 A3=$abc$71324$new_n8682 ZN=$abc$71324$new_n8683
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8683 I1=bus_control_m.prefetch_ir_o[50] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[35] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[3] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8686
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[19] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[35] ZN=$abc$71324$new_n8687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8685 A2=$abc$71324$new_n8686 A3=$abc$71324$new_n8687 ZN=$abc$71324$new_n8688
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8688 I1=bus_control_m.prefetch_ir_o[51] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[36] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8690
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[4] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8691
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[20] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[36] ZN=$abc$71324$new_n8692
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8690 A2=$abc$71324$new_n8691 A3=$abc$71324$new_n8692 ZN=$abc$71324$new_n8693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8693 I1=bus_control_m.prefetch_ir_o[52] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68993
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[37] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8695
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[5] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8696
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[21] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[37] ZN=$abc$71324$new_n8697
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8695 A2=$abc$71324$new_n8696 A3=$abc$71324$new_n8697 ZN=$abc$71324$new_n8698
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8698 I1=bus_control_m.prefetch_ir_o[53] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68995
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[38] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8700
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=DAT_I[22] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[38] C1=$abc$71324$new_n8671 C2=DAT_I[6] ZN=$abc$71324$new_n8701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8700 A2=$abc$71324$new_n8701 ZN=$abc$71324$new_n8702
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8702 I1=bus_control_m.prefetch_ir_o[54] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[39] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8704
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[7] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8705
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[23] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[39] ZN=$abc$71324$new_n8706
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8704 A2=$abc$71324$new_n8705 A3=$abc$71324$new_n8706 ZN=$abc$71324$new_n8707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8707 I1=bus_control_m.prefetch_ir_o[55] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$68999
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[40] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8709
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=DAT_I[24] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[40] C1=$abc$71324$new_n8671 C2=DAT_I[8] ZN=$abc$71324$new_n8710
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8709 A2=$abc$71324$new_n8710 ZN=$abc$71324$new_n8711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8711 I1=bus_control_m.prefetch_ir_o[56] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69001
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[41] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[9] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8714
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[25] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[41] ZN=$abc$71324$new_n8715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8713 A2=$abc$71324$new_n8714 A3=$abc$71324$new_n8715 ZN=$abc$71324$new_n8716
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8716 I1=bus_control_m.prefetch_ir_o[57] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[42] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[10] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8719
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[26] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[42] ZN=$abc$71324$new_n8720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8718 A2=$abc$71324$new_n8719 A3=$abc$71324$new_n8720 ZN=$abc$71324$new_n8721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8721 I1=bus_control_m.prefetch_ir_o[58] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69005
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[43] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8723
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=DAT_I[27] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[43] C1=$abc$71324$new_n8671 C2=DAT_I[11] ZN=$abc$71324$new_n8724
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8723 A2=$abc$71324$new_n8724 ZN=$abc$71324$new_n8725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8725 I1=bus_control_m.prefetch_ir_o[59] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69007
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[44] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[12] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8728
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[28] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[44] ZN=$abc$71324$new_n8729
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8727 A2=$abc$71324$new_n8728 A3=$abc$71324$new_n8729 ZN=$abc$71324$new_n8730
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8730 I1=bus_control_m.prefetch_ir_o[60] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[45] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8732
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=DAT_I[29] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[45] C1=$abc$71324$new_n8671 C2=DAT_I[13] ZN=$abc$71324$new_n8733
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8732 A2=$abc$71324$new_n8733 ZN=$abc$71324$new_n8734
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8734 I1=bus_control_m.prefetch_ir_o[61] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[46] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8736
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[14] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8737
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[30] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[46] ZN=$abc$71324$new_n8738
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8736 A2=$abc$71324$new_n8737 A3=$abc$71324$new_n8738 ZN=$abc$71324$new_n8739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8739 I1=bus_control_m.prefetch_ir_o[62] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69013
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[47] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[15] A2=$abc$71324$new_n8671 ZN=$abc$71324$new_n8742
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[31] A2=$abc$71324$new_n8378 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[47] ZN=$abc$71324$new_n8743
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8741 A2=$abc$71324$new_n8742 A3=$abc$71324$new_n8743 ZN=$abc$71324$new_n8744
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8744 I1=bus_control_m.prefetch_ir_o[63] S=$abc$71324$new_n8669 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[16] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8746
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[16] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8438 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8747
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8746 A2=$abc$71324$new_n8747 ZN=$abc$71324$new_n8748
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8748 I1=bus_control_m.prefetch_ir_o[32] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[17] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8750
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[17] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8443 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8750 A2=$abc$71324$new_n8751 ZN=$abc$71324$new_n8752
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8752 I1=bus_control_m.prefetch_ir_o[33] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[18] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8754
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[18] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8448 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8754 A2=$abc$71324$new_n8755 ZN=$abc$71324$new_n8756
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8756 I1=bus_control_m.prefetch_ir_o[34] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69021
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[19] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8453 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8758
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3148 A2=$abc$71324$new_n8346 A3=$abc$71324$new_n8429 B=$abc$71324$new_n8758 ZN=$abc$71324$new_n8759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8759 I1=bus_control_m.prefetch_ir_o[35] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69023
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[20] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8458 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8761
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3149 A2=$abc$71324$new_n8346 A3=$abc$71324$new_n8429 B=$abc$71324$new_n8761 ZN=$abc$71324$new_n8762
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8762 I1=bus_control_m.prefetch_ir_o[36] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69025
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[21] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8764
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[21] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8463 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8764 A2=$abc$71324$new_n8765 ZN=$abc$71324$new_n8766
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8766 I1=bus_control_m.prefetch_ir_o[37] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69027
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[22] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8468 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8768
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3150 A2=$abc$71324$new_n8346 A3=$abc$71324$new_n8429 B=$abc$71324$new_n8768 ZN=$abc$71324$new_n8769
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8769 I1=bus_control_m.prefetch_ir_o[38] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[23] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[23] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8473 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8772
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8771 A2=$abc$71324$new_n8772 ZN=$abc$71324$new_n8773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8773 I1=bus_control_m.prefetch_ir_o[39] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69031
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[24] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8775
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[24] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8478 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8776
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8775 A2=$abc$71324$new_n8776 ZN=$abc$71324$new_n8777
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8777 I1=bus_control_m.prefetch_ir_o[40] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69033
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[25] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8779
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[25] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8483 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8780
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8779 A2=$abc$71324$new_n8780 ZN=$abc$71324$new_n8781
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8781 I1=bus_control_m.prefetch_ir_o[41] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[26] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8783
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[26] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8488 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8784
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8783 A2=$abc$71324$new_n8784 ZN=$abc$71324$new_n8785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8785 I1=bus_control_m.prefetch_ir_o[42] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69037
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[27] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8787
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[27] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8493 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8788
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8787 A2=$abc$71324$new_n8788 ZN=$abc$71324$new_n8789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8789 I1=bus_control_m.prefetch_ir_o[43] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[28] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8791
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[28] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8498 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8792
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8791 A2=$abc$71324$new_n8792 ZN=$abc$71324$new_n8793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8793 I1=bus_control_m.prefetch_ir_o[44] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[29] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8795
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[29] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8503 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8796
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8795 A2=$abc$71324$new_n8796 ZN=$abc$71324$new_n8797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8797 I1=bus_control_m.prefetch_ir_o[45] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[30] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8799
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[30] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8508 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8800
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8799 A2=$abc$71324$new_n8800 ZN=$abc$71324$new_n8801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8801 I1=bus_control_m.prefetch_ir_o[46] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69045
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=DAT_I[31] A2=$abc$71324$new_n8345 A3=$abc$71324$new_n8430 ZN=$abc$71324$new_n8803
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[31] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n8513 B2=bus_control_m.current_state[8] ZN=$abc$71324$new_n8804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8803 A2=$abc$71324$new_n8804 ZN=$abc$71324$new_n8805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8805 I1=bus_control_m.prefetch_ir_o[47] S=$abc$71324$new_n8668 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8089 A2=$abc$71324$new_n8396 ZN=$abc$71324$new_n8807
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8331 A2=$abc$71324$new_n8339 ZN=$abc$71324$new_n8808
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=bus_control_m.current_state[15] A2=bus_control_m.current_state[6] A3=bus_control_m.current_state[7] A4=bus_control_m.current_state[17] Z=$abc$71324$new_n8809
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.current_state[10] A2=bus_control_m.current_state[13] A3=$abc$71324$new_n8809 ZN=$abc$71324$new_n8810
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3136 A2=$abc$71324$new_n8395 A3=$abc$71324$new_n8810 ZN=$abc$71324$new_n8811
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8404 A2=$abc$71324$new_n8432 ZN=$abc$71324$new_n8812
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8363 A2=$abc$71324$new_n8812 ZN=$abc$71324$new_n8813
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8088 A2=$abc$71324$new_n8371 B=$abc$71324$new_n8379 C=$abc$71324$new_n8811 ZN=$abc$71324$new_n8814
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8359 A2=$abc$71324$new_n8813 ZN=$abc$71324$new_n8815
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8808 A2=$abc$71324$new_n8814 A3=$abc$71324$new_n8815 ZN=$abc$71324$new_n8816
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8807 A2=$abc$71324$new_n8816 ZN=$abc$71324$new_n8817
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.STB_O A2=$abc$71324$new_n8401 B=$abc$71324$new_n8395 ZN=$abc$71324$new_n8818
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8810 A2=$abc$71324$new_n8818 ZN=$abc$71324$new_n8819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8819 I1=bus_control_m.STB_O S=$abc$71324$new_n8817 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69049
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8339 A2=$abc$71324$new_n8375 A3=$abc$71324$new_n8432 ZN=$abc$71324$new_n8821
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8393 A2=$abc$71324$new_n8397 B=$abc$71324$new_n8821 ZN=$abc$71324$new_n8822
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n8823
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[1] A2=bus_control_m.current_state[15] ZN=$abc$71324$new_n8824
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[0] A2=bus_control_m.current_state[15] ZN=$abc$71324$new_n8825
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8384 A2=$abc$71324$new_n8823 B1=$abc$71324$new_n8825 B2=$abc$71324$new_n8392 ZN=$abc$71324$new_n8826
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8822 A2=$abc$71324$new_n8826 ZN=$abc$71324$new_n8827
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.current_state[14] A2=$abc$71324$new_n8095 A3=$abc$71324$new_n8822 ZN=$abc$71324$new_n8828
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.current_state[14] A2=$abc$71324$new_n8826 B=$abc$71324$new_n8822 C=$abc$71324$new_n8095 ZN=$abc$71324$new_n8829
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=ACK_I A2=bus_control_m.current_state[14] Z=$abc$71324$new_n8830
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[0] A2=$abc$71324$new_n8830 ZN=$abc$71324$new_n8831
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3127 A2=$abc$71324$new_n8403 B=$abc$71324$new_n8831 C=$abc$71324$new_n8396 ZN=$abc$71324$new_n8832
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8832 I1=bus_control_m.interrupt_trap_o[0] S=$abc$71324$new_n8829 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_mask_o[1] A2=$abc$71324$new_n8078 ZN=$abc$71324$new_n8834
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=ACK_I A2=DAT_I[1] ZN=$abc$71324$new_n8835
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.current_state[14] A2=$abc$71324$new_n8392 A3=$abc$71324$new_n8834 A4=$abc$71324$new_n8835 ZN=$abc$71324$new_n8836
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8836 I1=bus_control_m.interrupt_trap_o[1] S=$abc$71324$new_n8829 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[2] A2=$abc$71324$new_n8830 ZN=$abc$71324$new_n8838
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.interrupt_mask_o[2] A2=bus_control_m.current_state[14] A3=$abc$71324$new_n8078 ZN=$abc$71324$new_n8839
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8838 A2=$abc$71324$new_n8839 ZN=$abc$71324$new_n8840
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8840 I1=bus_control_m.interrupt_trap_o[2] S=$abc$71324$new_n8829 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[3] A2=$abc$71324$new_n8829 ZN=$abc$71324$new_n8842
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3134 A2=DAT_I[3] ZN=$abc$71324$new_n8843
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8828 A2=$abc$71324$new_n8843 B=$abc$71324$new_n8842 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69057
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[4] A2=$abc$71324$new_n8829 ZN=$abc$71324$new_n8845
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3134 A2=DAT_I[4] ZN=$abc$71324$new_n8846
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8828 A2=$abc$71324$new_n8846 B=$abc$71324$new_n8845 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[5] A2=$abc$71324$new_n8830 ZN=$abc$71324$new_n8848
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[5] A2=$abc$71324$new_n8829 ZN=$abc$71324$new_n8849
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8829 A2=$abc$71324$new_n8848 B=$abc$71324$new_n8849 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69061
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[6] A2=$abc$71324$new_n8830 ZN=$abc$71324$new_n8851
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[6] A2=$abc$71324$new_n8829 ZN=$abc$71324$new_n8852
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8829 A2=$abc$71324$new_n8851 B=$abc$71324$new_n8852 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=DAT_I[7] A2=$abc$71324$new_n8830 ZN=$abc$71324$new_n8854
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[7] A2=$abc$71324$new_n8829 ZN=$abc$71324$new_n8855
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8829 A2=$abc$71324$new_n8854 B=$abc$71324$new_n8855 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69065
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3136 A2=bus_control_m.current_state[9] B1=$abc$71324$new_n8334 B2=registers_m.do_reset_flag ZN=$abc$71324$new_n8857
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n3144 B=$abc$71324$new_n8352 ZN=$abc$71324$new_n8858
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.reset_counter[0] A2=$abc$71324$new_n8857 ZN=$abc$71324$new_n8859
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[9] A2=$abc$71324$new_n8858 ZN=$abc$71324$new_n8860
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.reset_counter[0] A2=$abc$71324$new_n8860 B=$abc$71324$new_n8859 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69067
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.reset_counter[0] A2=bus_control_m.current_state[9] ZN=$abc$71324$new_n8862
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8858 A2=$abc$71324$new_n8862 ZN=$abc$71324$new_n8863
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.reset_counter[1] A2=$abc$71324$new_n8863 ZN=$abc$71324$new_n8864
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.reset_counter[1] A2=bus_control_m.reset_counter[0] A3=$abc$71324$new_n8860 B=$abc$71324$new_n8864 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69069
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.reset_counter[1] A2=bus_control_m.reset_counter[0] A3=$abc$71324$new_n8857 B=bus_control_m.reset_counter[2] ZN=$abc$71324$new_n8866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[9] A2=$abc$71324$new_n8353 ZN=$abc$71324$new_n8867
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8858 A2=$abc$71324$new_n8867 ZN=$abc$71324$new_n8868
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8866 A2=$abc$71324$new_n8868 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8353 A2=$abc$71324$new_n8860 B=bus_control_m.reset_counter[3] ZN=$abc$71324$new_n8870
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.reset_counter[3] A2=$abc$71324$new_n8868 B=$abc$71324$new_n8870 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69073
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.reset_counter[3] A2=$abc$71324$new_n8353 A3=$abc$71324$new_n8857 B=bus_control_m.reset_counter[4] ZN=$abc$71324$new_n8872
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[9] A2=$abc$71324$new_n8354 ZN=$abc$71324$new_n8873
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8858 A2=$abc$71324$new_n8873 ZN=$abc$71324$new_n8874
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8872 A2=$abc$71324$new_n8874 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69075
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8354 A2=$abc$71324$new_n8860 B=bus_control_m.reset_counter[5] ZN=$abc$71324$new_n8876
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.reset_counter[5] A2=$abc$71324$new_n8874 B=$abc$71324$new_n8876 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69077
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.reset_counter[5] A2=$abc$71324$new_n8354 A3=$abc$71324$new_n8857 B=bus_control_m.reset_counter[6] ZN=$abc$71324$new_n8878
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.reset_counter[5] A2=bus_control_m.reset_counter[6] A3=$abc$71324$new_n8354 B=bus_control_m.current_state[9] ZN=$abc$71324$new_n8879
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8858 A2=$abc$71324$new_n8879 ZN=$abc$71324$new_n8880
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8878 A2=$abc$71324$new_n8880 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69079
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.reset_counter[7] A2=$abc$71324$new_n8880 ZN=$abc$71324$new_n8882
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8355 A2=$abc$71324$new_n8860 B=$abc$71324$new_n8882 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69081
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8089 A2=$abc$71324$new_n8395 B=bus_control_m.CYC_O ZN=$abc$71324$new_n8884
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8395 A2=$abc$71324$new_n8401 ZN=$abc$71324$new_n8885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.current_state[3] A2=ACK_I A3=registers_m.read_modify_write_flag ZN=$abc$71324$new_n8886
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8810 A2=$abc$71324$new_n8884 A3=$abc$71324$new_n8885 A4=$abc$71324$new_n8886 ZN=$abc$71324$new_n8887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.CYC_O I1=$abc$71324$new_n8887 S=$abc$71324$new_n8816 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69083
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n8389 ZN=$abc$71324$new_n8889
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3137 A2=$abc$71324$new_n8388 ZN=$abc$71324$new_n8890
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8890 ZN=$abc$71324$new_n8891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8088 I1=$abc$71324$new_n8891 S=$abc$71324$new_n8371 Z=$abc$71324$new_n8892
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8363 A2=$abc$71324$new_n8808 ZN=$abc$71324$new_n8893
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8345 A2=$abc$71324$new_n8367 A3=$abc$71324$new_n8663 A4=$abc$71324$new_n8812 ZN=$abc$71324$new_n8894
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8893 A2=$abc$71324$new_n8894 ZN=$abc$71324$new_n8895
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8892 A2=$abc$71324$new_n8895 ZN=$abc$71324$new_n8896
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8892 A2=$abc$71324$new_n8895 Z=$abc$71324$new_n8897
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8372 A2=$abc$71324$new_n8890 ZN=$abc$71324$new_n8898
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8371 A2=$abc$71324$new_n8889 ZN=$abc$71324$new_n8899
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[2] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8900
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[2] A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n8901
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n8900 A3=$abc$71324$new_n8901 ZN=$abc$71324$new_n8902
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.last_interrupt_mask[0] A2=$abc$71324$new_n8333 B=$abc$71324$new_n8898 C=$abc$71324$new_n8902 ZN=$abc$71324$new_n8903
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3137 A2=bus_control_m.prefetch_ir_valid_32_o ZN=$abc$71324$new_n8904
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n3188 ZN=$abc$71324$new_n8905
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.pc[1] A2=registers_m.pc[2] Z=$abc$71324$new_n8906
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=registers_m.pc[2] ZN=$abc$71324$new_n8907
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8906 A2=$abc$71324$new_n8907 ZN=$abc$71324$new_n8908
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3137 A2=$abc$71324$new_n3188 ZN=$abc$71324$new_n8909
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[8] A2=$abc$71324$new_n8909 ZN=$abc$71324$new_n8910
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3137 A2=$abc$71324$new_n3188 B=$abc$71324$new_n3132 ZN=$abc$71324$new_n8911
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc[2] A2=$abc$71324$new_n8904 B1=$abc$71324$new_n8908 B2=$abc$71324$new_n8911 ZN=$abc$71324$new_n8912
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[4] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n8913
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3131 A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n8914
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[2] I1=registers_m.address[2] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8915
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n8915 B=$abc$71324$new_n8903 C=$abc$71324$new_n8912 ZN=$abc$71324$new_n8916
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[2] I1=$abc$71324$new_n8916 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[3] I1=registers_m.address[3] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8918
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n8915 A2=$abc$71324$new_n8918 ZN=$abc$71324$new_n8919
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[3] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8920
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3157 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8920 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n8921
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.last_interrupt_mask[1] A2=$abc$71324$new_n8333 B=$abc$71324$new_n8898 C=$abc$71324$new_n8921 ZN=$abc$71324$new_n8922
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[3] ZN=$abc$71324$new_n8923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n8923 ZN=$abc$71324$new_n8924
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[3] A2=$abc$71324$new_n8905 A3=$abc$71324$new_n8906 ZN=$abc$71324$new_n8925
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.pc[3] A2=$abc$71324$new_n8906 B=$abc$71324$new_n8924 C=$abc$71324$new_n8925 ZN=$abc$71324$new_n8926
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n8919 B=$abc$71324$new_n8922 C=$abc$71324$new_n8926 ZN=$abc$71324$new_n8927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[3] I1=$abc$71324$new_n8927 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[4] I1=registers_m.address[4] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8915 A2=$abc$71324$new_n8918 A3=$abc$71324$new_n8929 ZN=$abc$71324$new_n8930
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n8930 ZN=$abc$71324$new_n8931
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8915 A2=$abc$71324$new_n8918 B=$abc$71324$new_n8929 ZN=$abc$71324$new_n8932
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n8932 ZN=$abc$71324$new_n8933
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[4] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8934
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3159 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8934 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n8935
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.last_interrupt_mask[2] A2=$abc$71324$new_n8333 B=$abc$71324$new_n8898 C=$abc$71324$new_n8935 ZN=$abc$71324$new_n8936
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[3] A2=registers_m.pc[4] A3=$abc$71324$new_n8906 Z=$abc$71324$new_n8937
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8905 A2=$abc$71324$new_n8937 ZN=$abc$71324$new_n8938
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[3] A2=$abc$71324$new_n8906 B=registers_m.pc[4] ZN=$abc$71324$new_n8939
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[4] ZN=$abc$71324$new_n8940
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n8939 B=$abc$71324$new_n8940 ZN=$abc$71324$new_n8941
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8930 A2=$abc$71324$new_n8933 B1=$abc$71324$new_n8938 B2=$abc$71324$new_n8941 ZN=$abc$71324$new_n8942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8936 A2=$abc$71324$new_n8942 ZN=$abc$71324$new_n8943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[4] I1=$abc$71324$new_n8943 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[5] I1=registers_m.address[5] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8931 A2=$abc$71324$new_n8945 ZN=$abc$71324$new_n8946
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n8930 A2=$abc$71324$new_n8945 Z=$abc$71324$new_n8947
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=bus_control_m.ADR_O[5] A2=$abc$71324$new_n8383 Z=$abc$71324$new_n8948
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[5] A2=$abc$71324$new_n8384 B=$abc$71324$new_n8948 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n8949
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[5] ZN=$abc$71324$new_n8950
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[5] A2=$abc$71324$new_n8937 B=$abc$71324$new_n8911 ZN=$abc$71324$new_n8951
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8950 A2=$abc$71324$new_n8951 ZN=$abc$71324$new_n8952
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3160 A2=$abc$71324$new_n8938 B=$abc$71324$new_n8952 ZN=$abc$71324$new_n8953
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n8947 B1=$abc$71324$new_n8949 B2=$abc$71324$new_n8899 C=$abc$71324$new_n8953 ZN=$abc$71324$new_n8954
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[5] I1=$abc$71324$new_n8954 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[6] I1=registers_m.address[6] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8956
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n8931 A2=$abc$71324$new_n8945 A3=$abc$71324$new_n8956 Z=$abc$71324$new_n8957
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n8946 A2=$abc$71324$new_n8956 Z=$abc$71324$new_n8958
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[6] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8959
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3162 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8959 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n8960
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc[6] A2=$abc$71324$new_n8904 B1=$abc$71324$new_n8960 B2=$abc$71324$new_n8898 ZN=$abc$71324$new_n8961
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[5] A2=$abc$71324$new_n8937 B=registers_m.pc[6] ZN=$abc$71324$new_n8962
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[5] A2=registers_m.pc[6] A3=$abc$71324$new_n8937 Z=$abc$71324$new_n8963
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n8962 A3=$abc$71324$new_n8963 Z=$abc$71324$new_n8964
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n8958 B=$abc$71324$new_n8961 C=$abc$71324$new_n8964 ZN=$abc$71324$new_n8965
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[6] I1=$abc$71324$new_n8965 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[7] I1=registers_m.address[7] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8967
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8957 A2=$abc$71324$new_n8967 ZN=$abc$71324$new_n8968
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8957 A2=$abc$71324$new_n8967 Z=$abc$71324$new_n8969
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8968 A2=$abc$71324$new_n8969 ZN=$abc$71324$new_n8970
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[7] A2=$abc$71324$new_n8963 Z=$abc$71324$new_n8971
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[7] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8972
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3163 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8972 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n8973
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc[7] A2=$abc$71324$new_n8904 B1=$abc$71324$new_n8909 B2=$abc$71324$new_n8971 ZN=$abc$71324$new_n8974
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[8] A2=$abc$71324$new_n8971 B1=$abc$71324$new_n8973 B2=$abc$71324$new_n8898 C1=$abc$71324$new_n8914 C2=$abc$71324$new_n8970 ZN=$abc$71324$new_n8975
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8974 A2=$abc$71324$new_n8975 ZN=$abc$71324$new_n8976
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[7] I1=$abc$71324$new_n8976 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[8] I1=registers_m.address[8] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8978
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8969 A2=$abc$71324$new_n8978 ZN=$abc$71324$new_n8979
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n8969 A2=$abc$71324$new_n8978 ZN=$abc$71324$new_n8980
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[7] A2=$abc$71324$new_n8963 B=registers_m.pc[8] ZN=$abc$71324$new_n8981
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[7] A2=registers_m.pc[8] A3=$abc$71324$new_n8963 Z=$abc$71324$new_n8982
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[8] ZN=$abc$71324$new_n8983
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n8983 B=$abc$71324$new_n8982 C=$abc$71324$new_n8981 ZN=$abc$71324$new_n8984
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[8] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8985
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3164 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8985 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n8986
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8898 A2=$abc$71324$new_n8986 B=$abc$71324$new_n8984 ZN=$abc$71324$new_n8987
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n8980 B1=$abc$71324$new_n8983 B2=bus_control_m.prefetch_ir_valid_32_o C=$abc$71324$new_n8987 ZN=$abc$71324$new_n8988
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[8] I1=$abc$71324$new_n8988 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69097
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[9] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n8990
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[9] I1=registers_m.address[9] S=$abc$71324$new_n8372 Z=$abc$71324$new_n8991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8969 A2=$abc$71324$new_n8978 A3=$abc$71324$new_n8991 ZN=$abc$71324$new_n8992
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n8979 A2=$abc$71324$new_n8991 ZN=$abc$71324$new_n8993
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[9] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n8994
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3166 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8994 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n8995
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[9] A2=$abc$71324$new_n8905 A3=$abc$71324$new_n8982 Z=$abc$71324$new_n8996
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[9] ZN=$abc$71324$new_n8997
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[9] A2=$abc$71324$new_n8982 B=$abc$71324$new_n8911 ZN=$abc$71324$new_n8998
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8997 A2=$abc$71324$new_n8998 B=$abc$71324$new_n8996 ZN=$abc$71324$new_n8999
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n8993 B1=$abc$71324$new_n8995 B2=$abc$71324$new_n8898 C=$abc$71324$new_n8999 ZN=$abc$71324$new_n9000
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9000 B=$abc$71324$new_n8990 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69099
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[10] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9002
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[10] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9002 A2=$abc$71324$new_n9003 ZN=$abc$71324$new_n9004
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9002 A2=$abc$71324$new_n9003 B=$abc$71324$new_n8992 ZN=$abc$71324$new_n9005
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n8992 A2=$abc$71324$new_n9004 Z=$abc$71324$new_n9006
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[9] A2=$abc$71324$new_n8982 B=registers_m.pc[10] ZN=$abc$71324$new_n9007
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[9] A2=registers_m.pc[10] A3=$abc$71324$new_n8982 Z=$abc$71324$new_n9008
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[10] ZN=$abc$71324$new_n9009
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9009 B=$abc$71324$new_n9008 C=$abc$71324$new_n9007 ZN=$abc$71324$new_n9010
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[10] I1=registers_m.address[10] S=$abc$71324$new_n8384 Z=$abc$71324$new_n9011
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8332 A2=$abc$71324$new_n9011 B=$abc$71324$new_n8898 ZN=$abc$71324$new_n9012
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9006 B1=$abc$71324$new_n9009 B2=bus_control_m.prefetch_ir_valid_32_o C=$abc$71324$new_n9012 ZN=$abc$71324$new_n9013
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9010 A2=$abc$71324$new_n9013 B=$abc$71324$new_n8896 ZN=$abc$71324$new_n9014
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[10] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9014 A2=$abc$71324$new_n9015 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[11] I1=registers_m.address[11] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9005 A2=$abc$71324$new_n9017 ZN=$abc$71324$new_n9018
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n9005 A2=$abc$71324$new_n9017 Z=$abc$71324$new_n9019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[11] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9020
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3167 A2=$abc$71324$new_n8383 B=$abc$71324$new_n9020 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n9021
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[11] A2=$abc$71324$new_n9008 Z=$abc$71324$new_n9022
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[11] ZN=$abc$71324$new_n9023
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[11] A2=$abc$71324$new_n9008 B=$abc$71324$new_n8911 ZN=$abc$71324$new_n9024
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8905 A2=$abc$71324$new_n9022 B1=$abc$71324$new_n9023 B2=$abc$71324$new_n9024 ZN=$abc$71324$new_n9025
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9019 B1=$abc$71324$new_n9021 B2=$abc$71324$new_n8898 C=$abc$71324$new_n9025 ZN=$abc$71324$new_n9026
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[11] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9027
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9026 B=$abc$71324$new_n9027 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69103
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[12] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[12] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9030
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9029 A2=$abc$71324$new_n9030 B=$abc$71324$new_n9018 ZN=$abc$71324$new_n9031
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9018 A2=$abc$71324$new_n9029 A3=$abc$71324$new_n9030 ZN=$abc$71324$new_n9032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9032 ZN=$abc$71324$new_n9033
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[12] A2=$abc$71324$new_n9022 ZN=$abc$71324$new_n9034
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[12] A2=$abc$71324$new_n9022 Z=$abc$71324$new_n9035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[12] ZN=$abc$71324$new_n9036
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9036 B=$abc$71324$new_n9035 C=$abc$71324$new_n9034 ZN=$abc$71324$new_n9037
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[12] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9038
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3168 A2=$abc$71324$new_n8383 B=$abc$71324$new_n9038 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n9039
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9036 ZN=$abc$71324$new_n9040
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8898 A2=$abc$71324$new_n9039 B=$abc$71324$new_n9040 C=$abc$71324$new_n9037 ZN=$abc$71324$new_n9041
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9031 A2=$abc$71324$new_n9033 B=$abc$71324$new_n9041 ZN=$abc$71324$new_n9042
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[12] I1=$abc$71324$new_n9042 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[13] I1=registers_m.address[13] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9044
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9031 A2=$abc$71324$new_n9044 ZN=$abc$71324$new_n9045
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n9031 A2=$abc$71324$new_n9044 ZN=$abc$71324$new_n9046
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[13] A2=$abc$71324$new_n8905 A3=$abc$71324$new_n9035 ZN=$abc$71324$new_n9047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[13] ZN=$abc$71324$new_n9048
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9048 ZN=$abc$71324$new_n9049
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.pc[13] A2=$abc$71324$new_n9035 B=$abc$71324$new_n9047 C=$abc$71324$new_n9049 ZN=$abc$71324$new_n9050
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[13] A2=$abc$71324$new_n8384 Z=$abc$71324$new_n9051
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[13] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9051 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9052
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9046 B1=$abc$71324$new_n9052 B2=$abc$71324$new_n8899 C=$abc$71324$new_n9050 ZN=$abc$71324$new_n9053
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[13] I1=$abc$71324$new_n9053 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69107
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[14] I1=registers_m.address[14] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9031 A2=$abc$71324$new_n9044 A3=$abc$71324$new_n9055 ZN=$abc$71324$new_n9056
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n9045 A2=$abc$71324$new_n9055 Z=$abc$71324$new_n9057
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[13] A2=registers_m.pc[14] A3=$abc$71324$new_n9035 Z=$abc$71324$new_n9058
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[14] ZN=$abc$71324$new_n9059
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[13] A2=$abc$71324$new_n9035 B=registers_m.pc[14] ZN=$abc$71324$new_n9060
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9059 B=$abc$71324$new_n9060 C=$abc$71324$new_n9058 ZN=$abc$71324$new_n9061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[14] I1=registers_m.address[14] S=$abc$71324$new_n8384 Z=$abc$71324$new_n9062
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8332 A2=$abc$71324$new_n9062 B=$abc$71324$new_n8898 ZN=$abc$71324$new_n9063
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9057 B1=$abc$71324$new_n9059 B2=bus_control_m.prefetch_ir_valid_32_o C=$abc$71324$new_n9063 ZN=$abc$71324$new_n9064
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9061 A2=$abc$71324$new_n9064 B=$abc$71324$new_n8896 ZN=$abc$71324$new_n9065
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[14] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9066
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9065 A2=$abc$71324$new_n9066 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[15] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9068
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[15] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9069
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n9056 A2=$abc$71324$new_n9068 A3=$abc$71324$new_n9069 Z=$abc$71324$new_n9070
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9068 A2=$abc$71324$new_n9069 B=$abc$71324$new_n9056 ZN=$abc$71324$new_n9071
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[15] A2=$abc$71324$new_n8905 A3=$abc$71324$new_n9058 ZN=$abc$71324$new_n9072
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[15] ZN=$abc$71324$new_n9073
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[15] A2=$abc$71324$new_n9058 B=$abc$71324$new_n8911 ZN=$abc$71324$new_n9074
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9073 A2=$abc$71324$new_n9074 ZN=$abc$71324$new_n9075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[15] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9076
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3170 A2=$abc$71324$new_n8383 B=$abc$71324$new_n9076 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n9077
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n9072 A2=$abc$71324$new_n9075 B1=$abc$71324$new_n9077 B2=$abc$71324$new_n8898 ZN=$abc$71324$new_n9078
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9070 A3=$abc$71324$new_n9071 B=$abc$71324$new_n9078 ZN=$abc$71324$new_n9079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[15] I1=$abc$71324$new_n9079 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[16] I1=registers_m.address[16] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9081
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9071 A2=$abc$71324$new_n9081 Z=$abc$71324$new_n9082
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n9071 A2=$abc$71324$new_n9081 ZN=$abc$71324$new_n9083
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[15] A2=$abc$71324$new_n9058 B=registers_m.pc[16] ZN=$abc$71324$new_n9084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[16] ZN=$abc$71324$new_n9085
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9085 ZN=$abc$71324$new_n9086
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[15] A2=registers_m.pc[16] A3=$abc$71324$new_n9058 Z=$abc$71324$new_n9087
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9084 A2=$abc$71324$new_n9087 ZN=$abc$71324$new_n9088
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[16] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9089
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[16] A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n9090
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n9089 A3=$abc$71324$new_n9090 ZN=$abc$71324$new_n9091
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n9086 A2=$abc$71324$new_n9088 B1=$abc$71324$new_n9091 B2=$abc$71324$new_n8898 ZN=$abc$71324$new_n9092
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9083 B1=$abc$71324$new_n9085 B2=bus_control_m.prefetch_ir_valid_32_o C=$abc$71324$new_n9092 ZN=$abc$71324$new_n9093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[16] I1=$abc$71324$new_n9093 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[17] I1=registers_m.address[17] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9095
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9082 A2=$abc$71324$new_n9095 ZN=$abc$71324$new_n9096
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n9082 A2=$abc$71324$new_n9095 Z=$abc$71324$new_n9097
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[17] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9098
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[17] A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n9099
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n9098 A3=$abc$71324$new_n9099 ZN=$abc$71324$new_n9100
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[17] A2=$abc$71324$new_n9087 Z=$abc$71324$new_n9101
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[17] ZN=$abc$71324$new_n9102
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[17] A2=$abc$71324$new_n9087 B=$abc$71324$new_n8911 ZN=$abc$71324$new_n9103
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8905 A2=$abc$71324$new_n9101 B1=$abc$71324$new_n9102 B2=$abc$71324$new_n9103 ZN=$abc$71324$new_n9104
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9097 B1=$abc$71324$new_n9100 B2=$abc$71324$new_n8898 C=$abc$71324$new_n9104 ZN=$abc$71324$new_n9105
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.ADR_O[17] A2=$abc$71324$new_n8896 ZN=$abc$71324$new_n9106
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8896 A2=$abc$71324$new_n9105 B=$abc$71324$new_n9106 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69115
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[18] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9108
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[18] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9096 A2=$abc$71324$new_n9108 A3=$abc$71324$new_n9109 ZN=$abc$71324$new_n9110
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9108 A2=$abc$71324$new_n9109 B=$abc$71324$new_n9096 ZN=$abc$71324$new_n9111
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9111 ZN=$abc$71324$new_n9112
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9110 A2=$abc$71324$new_n9112 ZN=$abc$71324$new_n9113
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[18] A2=$abc$71324$new_n9101 Z=$abc$71324$new_n9114
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[18] ZN=$abc$71324$new_n9115
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9115 ZN=$abc$71324$new_n9116
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[18] A2=$abc$71324$new_n9101 B=$abc$71324$new_n9116 ZN=$abc$71324$new_n9117
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[18] A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n9118
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3171 A2=$abc$71324$new_n8384 B=$abc$71324$new_n9118 C=$abc$71324$new_n8333 ZN=$abc$71324$new_n9119
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9115 B1=$abc$71324$new_n9117 B2=$abc$71324$new_n9114 ZN=$abc$71324$new_n9120
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8898 A2=$abc$71324$new_n9119 B=$abc$71324$new_n9120 C=$abc$71324$new_n8897 ZN=$abc$71324$new_n9121
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3171 A2=$abc$71324$new_n8897 B1=$abc$71324$new_n9113 B2=$abc$71324$new_n9121 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69117
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[19] I1=registers_m.address[19] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9123
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9111 A2=$abc$71324$new_n9123 ZN=$abc$71324$new_n9124
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9111 A2=$abc$71324$new_n9123 Z=$abc$71324$new_n9125
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9124 A2=$abc$71324$new_n9125 ZN=$abc$71324$new_n9126
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[19] ZN=$abc$71324$new_n9127
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc[19] A2=$abc$71324$new_n9114 B1=$abc$71324$new_n9127 B2=$abc$71324$new_n8910 ZN=$abc$71324$new_n9128
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[19] A2=$abc$71324$new_n9114 B=$abc$71324$new_n9128 ZN=$abc$71324$new_n9129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[19] I1=registers_m.address[19] S=$abc$71324$new_n8384 Z=$abc$71324$new_n9130
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8332 A2=$abc$71324$new_n9130 B=$abc$71324$new_n8898 ZN=$abc$71324$new_n9131
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9127 B=$abc$71324$new_n9129 C=$abc$71324$new_n9131 ZN=$abc$71324$new_n9132
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.ADR_O[19] A2=$abc$71324$new_n8896 ZN=$abc$71324$new_n9133
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9126 B=$abc$71324$new_n9132 C=$abc$71324$new_n8897 ZN=$abc$71324$new_n9134
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9133 A2=$abc$71324$new_n9134 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[20] I1=registers_m.address[20] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9136
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9125 A2=$abc$71324$new_n9136 ZN=$abc$71324$new_n9137
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9125 A2=$abc$71324$new_n9136 ZN=$abc$71324$new_n9138
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9138 ZN=$abc$71324$new_n9139
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[19] A2=$abc$71324$new_n9114 B=registers_m.pc[20] ZN=$abc$71324$new_n9140
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[20] ZN=$abc$71324$new_n9141
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[19] A2=registers_m.pc[20] A3=$abc$71324$new_n9114 Z=$abc$71324$new_n9142
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9141 B=$abc$71324$new_n9142 C=$abc$71324$new_n9140 ZN=$abc$71324$new_n9143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[20] A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9144
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[20] A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n9145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n9144 A3=$abc$71324$new_n9145 ZN=$abc$71324$new_n9146
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8898 A2=$abc$71324$new_n9146 B=$abc$71324$new_n9143 ZN=$abc$71324$new_n9147
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n9137 A2=$abc$71324$new_n9139 B1=$abc$71324$new_n9141 B2=bus_control_m.prefetch_ir_valid_32_o C=$abc$71324$new_n9147 ZN=$abc$71324$new_n9148
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[20] I1=$abc$71324$new_n9148 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69121
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[21] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9150
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[21] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9151
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9138 A2=$abc$71324$new_n9150 A3=$abc$71324$new_n9151 ZN=$abc$71324$new_n9152
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9150 A2=$abc$71324$new_n9151 B=$abc$71324$new_n9138 ZN=$abc$71324$new_n9153
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9153 ZN=$abc$71324$new_n9154
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[21] A2=$abc$71324$new_n9142 Z=$abc$71324$new_n9155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[21] ZN=$abc$71324$new_n9156
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9156 B=$abc$71324$new_n9155 ZN=$abc$71324$new_n9157
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[21] A2=$abc$71324$new_n9142 B=$abc$71324$new_n9157 ZN=$abc$71324$new_n9158
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[21] A2=$abc$71324$new_n8384 Z=$abc$71324$new_n9159
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[21] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9159 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9160
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9156 B1=$abc$71324$new_n9160 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9161
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8896 A2=$abc$71324$new_n9158 ZN=$abc$71324$new_n9162
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n9152 A2=$abc$71324$new_n9154 B=$abc$71324$new_n9161 C=$abc$71324$new_n9162 ZN=$abc$71324$new_n9163
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.ADR_O[21] A2=$abc$71324$new_n8896 ZN=$abc$71324$new_n9164
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9163 A2=$abc$71324$new_n9164 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[22] I1=registers_m.address[22] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9166
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9153 A2=$abc$71324$new_n9166 Z=$abc$71324$new_n9167
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9153 A2=$abc$71324$new_n9166 ZN=$abc$71324$new_n9168
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9167 A2=$abc$71324$new_n9168 ZN=$abc$71324$new_n9169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[22] ZN=$abc$71324$new_n9170
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3172 A2=$abc$71324$new_n8383 B=$abc$71324$new_n8333 ZN=$abc$71324$new_n9171
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.ADR_O[22] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9171 ZN=$abc$71324$new_n9172
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9170 B1=$abc$71324$new_n9172 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9170 ZN=$abc$71324$new_n9174
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[22] A2=$abc$71324$new_n9155 Z=$abc$71324$new_n9175
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9169 B1=$abc$71324$new_n9174 B2=$abc$71324$new_n9175 C=$abc$71324$new_n9173 ZN=$abc$71324$new_n9176
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[22] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9177
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9176 B=$abc$71324$new_n9177 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[23] I1=registers_m.address[23] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9179
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9167 A2=$abc$71324$new_n9179 ZN=$abc$71324$new_n9180
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n9167 A2=$abc$71324$new_n9179 Z=$abc$71324$new_n9181
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[22] A2=$abc$71324$new_n9155 B=registers_m.pc[23] ZN=$abc$71324$new_n9182
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[23] ZN=$abc$71324$new_n9183
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[22] A2=registers_m.pc[23] A3=$abc$71324$new_n9155 Z=$abc$71324$new_n9184
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9183 B=$abc$71324$new_n9184 C=$abc$71324$new_n9182 ZN=$abc$71324$new_n9185
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[23] A2=$abc$71324$new_n8384 Z=$abc$71324$new_n9186
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[23] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9186 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9187
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9183 B1=$abc$71324$new_n9187 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9188
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9181 B=$abc$71324$new_n9185 C=$abc$71324$new_n9188 ZN=$abc$71324$new_n9189
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[23] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9190
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9189 B=$abc$71324$new_n9190 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69127
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[24] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9192
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[24] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9180 A2=$abc$71324$new_n9192 A3=$abc$71324$new_n9193 ZN=$abc$71324$new_n9194
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9192 A2=$abc$71324$new_n9193 B=$abc$71324$new_n9180 ZN=$abc$71324$new_n9195
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9195 ZN=$abc$71324$new_n9196
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[24] ZN=$abc$71324$new_n9197
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3173 A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9198
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[24] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9198 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9199
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9197 B1=$abc$71324$new_n9199 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9200
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[24] A2=$abc$71324$new_n9184 ZN=$abc$71324$new_n9201
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[24] A2=$abc$71324$new_n9184 Z=$abc$71324$new_n9202
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9197 B=$abc$71324$new_n9201 C=$abc$71324$new_n9202 ZN=$abc$71324$new_n9203
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n9194 A2=$abc$71324$new_n9196 B=$abc$71324$new_n9200 C=$abc$71324$new_n9203 ZN=$abc$71324$new_n9204
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[24] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9205
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9204 B=$abc$71324$new_n9205 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[25] I1=registers_m.address[25] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9195 A2=$abc$71324$new_n9207 ZN=$abc$71324$new_n9208
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9195 A2=$abc$71324$new_n9207 Z=$abc$71324$new_n9209
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9208 A2=$abc$71324$new_n9209 ZN=$abc$71324$new_n9210
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[25] ZN=$abc$71324$new_n9211
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3175 A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9212
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[25] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9212 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9213
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9211 B1=$abc$71324$new_n9213 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9214
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9211 ZN=$abc$71324$new_n9215
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3174 A2=$abc$71324$new_n9202 ZN=$abc$71324$new_n9216
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9210 B1=$abc$71324$new_n9215 B2=$abc$71324$new_n9216 C=$abc$71324$new_n9214 ZN=$abc$71324$new_n9217
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[25] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9218
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9217 B=$abc$71324$new_n9218 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69131
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[26] I1=registers_m.address[26] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9220
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9209 A2=$abc$71324$new_n9220 ZN=$abc$71324$new_n9221
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n9209 A2=$abc$71324$new_n9220 Z=$abc$71324$new_n9222
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[25] A2=$abc$71324$new_n9202 B=registers_m.pc[26] ZN=$abc$71324$new_n9223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[25] A2=registers_m.pc[26] A3=$abc$71324$new_n9202 ZN=$abc$71324$new_n9224
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[26] ZN=$abc$71324$new_n9225
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9225 B=$abc$71324$new_n9223 ZN=$abc$71324$new_n9226
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3176 A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9227
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[26] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9227 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9228
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9225 B1=$abc$71324$new_n9228 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9229
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9222 B1=$abc$71324$new_n9224 B2=$abc$71324$new_n9226 C=$abc$71324$new_n9229 ZN=$abc$71324$new_n9230
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[26] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9231
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9230 B=$abc$71324$new_n9231 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69133
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[27] A2=$abc$71324$new_n8371 ZN=$abc$71324$new_n9233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[27] A2=$abc$71324$new_n8372 ZN=$abc$71324$new_n9234
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9221 A2=$abc$71324$new_n9233 A3=$abc$71324$new_n9234 ZN=$abc$71324$new_n9235
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9233 A2=$abc$71324$new_n9234 B=$abc$71324$new_n9221 ZN=$abc$71324$new_n9236
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8913 A2=$abc$71324$new_n9236 ZN=$abc$71324$new_n9237
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3177 A2=$abc$71324$new_n9224 ZN=$abc$71324$new_n9238
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[27] ZN=$abc$71324$new_n9239
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9239 ZN=$abc$71324$new_n9240
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[27] A2=$abc$71324$new_n9224 ZN=$abc$71324$new_n9241
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=bus_control_m.ADR_O[27] A2=$abc$71324$new_n8383 Z=$abc$71324$new_n9242
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[27] A2=$abc$71324$new_n8384 B=$abc$71324$new_n9242 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9243
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9239 B1=$abc$71324$new_n9243 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9244
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9235 A2=$abc$71324$new_n9237 B1=$abc$71324$new_n9240 B2=$abc$71324$new_n9241 C=$abc$71324$new_n9244 ZN=$abc$71324$new_n9245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[27] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9246
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9245 B=$abc$71324$new_n9246 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[28] I1=registers_m.address[28] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9248
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9236 A2=$abc$71324$new_n9248 ZN=$abc$71324$new_n9249
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9236 A2=$abc$71324$new_n9248 Z=$abc$71324$new_n9250
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9249 A2=$abc$71324$new_n9250 ZN=$abc$71324$new_n9251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[28] ZN=$abc$71324$new_n9252
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9252 ZN=$abc$71324$new_n9253
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc[28] A2=$abc$71324$new_n9238 B1=$abc$71324$new_n9252 B2=$abc$71324$new_n8910 ZN=$abc$71324$new_n9254
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[28] A2=$abc$71324$new_n9238 B=$abc$71324$new_n9254 ZN=$abc$71324$new_n9255
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.ADR_O[28] I1=registers_m.address[28] S=$abc$71324$new_n8384 Z=$abc$71324$new_n9256
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8332 A2=$abc$71324$new_n9256 B=$abc$71324$new_n8898 ZN=$abc$71324$new_n9257
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9252 B=$abc$71324$new_n9255 C=$abc$71324$new_n9257 ZN=$abc$71324$new_n9258
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9251 B=$abc$71324$new_n9258 ZN=$abc$71324$new_n9259
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[28] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9260
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9259 B=$abc$71324$new_n9260 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[29] I1=registers_m.address[29] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9262
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9250 A2=$abc$71324$new_n9262 ZN=$abc$71324$new_n9263
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n9250 A2=$abc$71324$new_n9262 Z=$abc$71324$new_n9264
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[28] A2=$abc$71324$new_n9238 B=registers_m.pc[29] ZN=$abc$71324$new_n9265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[29] ZN=$abc$71324$new_n9266
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[28] A2=registers_m.pc[29] A3=$abc$71324$new_n9238 Z=$abc$71324$new_n9267
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9266 B=$abc$71324$new_n9267 C=$abc$71324$new_n9265 ZN=$abc$71324$new_n9268
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3178 A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9269
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.ADR_O[29] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9269 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9270
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9266 B1=$abc$71324$new_n9270 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9271
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9264 B=$abc$71324$new_n9268 C=$abc$71324$new_n9271 ZN=$abc$71324$new_n9272
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[29] A2=$abc$71324$new_n8897 ZN=$abc$71324$new_n9273
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8897 A2=$abc$71324$new_n9272 B=$abc$71324$new_n9273 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69139
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[30] I1=registers_m.address[30] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9275
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9250 A2=$abc$71324$new_n9262 A3=$abc$71324$new_n9275 ZN=$abc$71324$new_n9276
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n9263 A2=$abc$71324$new_n9275 ZN=$abc$71324$new_n9277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[30] A2=$abc$71324$new_n9267 ZN=$abc$71324$new_n9278
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[30] ZN=$abc$71324$new_n9279
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[30] A2=$abc$71324$new_n9267 ZN=$abc$71324$new_n9280
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9279 B=$abc$71324$new_n9280 ZN=$abc$71324$new_n9281
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9278 A2=$abc$71324$new_n9281 ZN=$abc$71324$new_n9282
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3179 A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n9283
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[30] A2=$abc$71324$new_n8384 B=$abc$71324$new_n9283 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9284
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9279 B1=$abc$71324$new_n9284 B2=$abc$71324$new_n8899 ZN=$abc$71324$new_n9285
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9277 B=$abc$71324$new_n9285 C=$abc$71324$new_n8897 ZN=$abc$71324$new_n9286
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3179 A2=$abc$71324$new_n8897 B1=$abc$71324$new_n9282 B2=$abc$71324$new_n9286 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69141
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.ADR_O[31] A2=$abc$71324$new_n8896 ZN=$abc$71324$new_n9288
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc[31] I1=registers_m.address[31] S=$abc$71324$new_n8372 Z=$abc$71324$new_n9289
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n9276 A2=$abc$71324$new_n9289 ZN=$abc$71324$new_n9290
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[31] ZN=$abc$71324$new_n9291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8910 A2=$abc$71324$new_n9291 ZN=$abc$71324$new_n9292
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[31] A2=$abc$71324$new_n9278 ZN=$abc$71324$new_n9293
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=bus_control_m.ADR_O[31] A2=$abc$71324$new_n8383 Z=$abc$71324$new_n9294
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[31] A2=$abc$71324$new_n8384 B=$abc$71324$new_n9294 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9295
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9291 B1=$abc$71324$new_n9295 B2=$abc$71324$new_n8899 C=$abc$71324$new_n8896 ZN=$abc$71324$new_n9296
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8914 A2=$abc$71324$new_n9290 B1=$abc$71324$new_n9292 B2=$abc$71324$new_n9293 C=$abc$71324$new_n9296 ZN=$abc$71324$new_n9297
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9288 A2=$abc$71324$new_n9297 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.current_state[2] I1=$abc$71324$new_n8384 S=bus_control_m.current_state[0] Z=$abc$71324$new_n9299
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[2] A2=$abc$71324$new_n8088 B1=$abc$71324$new_n8518 B2=bus_control_m.current_state[0] C=$abc$71324$new_n8338 ZN=$abc$71324$new_n9300
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8665 A2=$abc$71324$new_n9299 A3=$abc$71324$new_n9300 ZN=$abc$71324$new_n9301
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[0] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9302
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[16] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9303
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[0] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9304
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9302 A3=$abc$71324$new_n9303 B=$abc$71324$new_n9304 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69145
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[1] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9306
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[17] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9307
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[1] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9308
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9306 A3=$abc$71324$new_n9307 B=$abc$71324$new_n9308 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69147
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[2] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9310
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[18] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9311
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[2] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9312
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9310 A3=$abc$71324$new_n9311 B=$abc$71324$new_n9312 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69149
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[3] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9314
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[19] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9315
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[3] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9316
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9314 A3=$abc$71324$new_n9315 B=$abc$71324$new_n9316 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69151
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[4] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9318
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[20] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[4] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9320
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9318 A3=$abc$71324$new_n9319 B=$abc$71324$new_n9320 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69153
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[5] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9322
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[21] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9323
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[5] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9324
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9322 A3=$abc$71324$new_n9323 B=$abc$71324$new_n9324 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69155
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[6] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9326
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[22] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9327
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[6] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9328
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9326 A3=$abc$71324$new_n9327 B=$abc$71324$new_n9328 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69157
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[7] A2=$abc$71324$new_n8568 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9330
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[23] A2=$abc$71324$new_n8087 B=$abc$71324$new_n3129 ZN=$abc$71324$new_n9331
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[7] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9332
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9330 A3=$abc$71324$new_n9331 B=$abc$71324$new_n9332 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69159
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[0] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9334
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[8] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n9335
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9334 A3=$abc$71324$new_n9335 ZN=$abc$71324$new_n9336
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.data_write[24] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9336 C=$abc$71324$new_n3129 ZN=$abc$71324$new_n9337
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[8] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9338
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9337 B=$abc$71324$new_n9338 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69161
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[1] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9340
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[9] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n9341
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9340 A3=$abc$71324$new_n9341 ZN=$abc$71324$new_n9342
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.data_write[25] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9342 C=$abc$71324$new_n3129 ZN=$abc$71324$new_n9343
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[9] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9344
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9343 B=$abc$71324$new_n9344 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69163
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[2] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9346
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[10] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n9347
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9346 A3=$abc$71324$new_n9347 ZN=$abc$71324$new_n9348
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.data_write[26] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9348 C=$abc$71324$new_n3129 ZN=$abc$71324$new_n9349
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[10] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9350
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9349 B=$abc$71324$new_n9350 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69165
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[3] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9352
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[11] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n9353
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9352 A3=$abc$71324$new_n9353 ZN=$abc$71324$new_n9354
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.data_write[27] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9354 C=$abc$71324$new_n3129 ZN=$abc$71324$new_n9355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[11] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9355 B=$abc$71324$new_n9356 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69167
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[4] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9358
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[12] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n9359
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9358 A3=$abc$71324$new_n9359 ZN=$abc$71324$new_n9360
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.data_write[28] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9360 C=$abc$71324$new_n3129 ZN=$abc$71324$new_n9361
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[12] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9361 B=$abc$71324$new_n9362 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[5] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9364
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[13] A2=$abc$71324$new_n8527 ZN=$abc$71324$new_n9365
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9364 A3=$abc$71324$new_n9365 ZN=$abc$71324$new_n9366
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.data_write[29] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9366 C=$abc$71324$new_n3129 ZN=$abc$71324$new_n9367
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[13] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9368
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9367 B=$abc$71324$new_n9368 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[6] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9370
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[14] A2=$abc$71324$new_n8527 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9371
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3152 A2=$abc$71324$new_n8086 B1=$abc$71324$new_n9370 B2=$abc$71324$new_n9371 C=bus_control_m.current_state[2] ZN=$abc$71324$new_n9372
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9372 I1=bus_control_m.DAT_O[14] S=$abc$71324$new_n9301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[7] A2=$abc$71324$new_n8526 A3=$abc$71324$new_n8534 ZN=$abc$71324$new_n9374
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.data_write[15] A2=$abc$71324$new_n8527 B=$abc$71324$new_n8086 ZN=$abc$71324$new_n9375
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3153 A2=$abc$71324$new_n8086 B1=$abc$71324$new_n9374 B2=$abc$71324$new_n9375 C=bus_control_m.current_state[2] ZN=$abc$71324$new_n9376
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9376 I1=bus_control_m.DAT_O[15] S=$abc$71324$new_n9301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69175
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[2] A2=$abc$71324$new_n8523 ZN=$abc$71324$new_n9378
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=bus_control_m.current_state[2] A2=$abc$71324$new_n8523 Z=$abc$71324$new_n9379
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[16] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9380
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.address[0] A2=registers_m.address[1] A3=$abc$71324$new_n8517 B=$abc$71324$new_n8537 ZN=$abc$71324$new_n9381
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[2] A2=$abc$71324$new_n9381 ZN=$abc$71324$new_n9382
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[0] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9380 ZN=$abc$71324$new_n9383
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[16] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9384
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9383 B=$abc$71324$new_n9384 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69177
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[17] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9386
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[1] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9386 ZN=$abc$71324$new_n9387
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[17] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9388
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9387 B=$abc$71324$new_n9388 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69179
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[18] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[2] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9390 ZN=$abc$71324$new_n9391
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[18] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9392
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9391 B=$abc$71324$new_n9392 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69181
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[19] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9394
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[3] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9394 ZN=$abc$71324$new_n9395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[19] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9396
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9395 B=$abc$71324$new_n9396 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69183
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[20] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9398
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[4] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9398 ZN=$abc$71324$new_n9399
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[20] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9400
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9399 B=$abc$71324$new_n9400 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69185
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[21] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9402
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[5] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9402 ZN=$abc$71324$new_n9403
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[21] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9403 B=$abc$71324$new_n9404 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69187
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[22] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9406
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[6] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9406 ZN=$abc$71324$new_n9407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[22] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9407 B=$abc$71324$new_n9408 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69189
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.data_write[23] A2=$abc$71324$new_n9379 Z=$abc$71324$new_n9410
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.data_write[7] A2=$abc$71324$new_n9378 B=$abc$71324$new_n9410 ZN=$abc$71324$new_n9411
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[23] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9412
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9382 A3=$abc$71324$new_n9411 B=$abc$71324$new_n9412 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69191
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[2] A2=$abc$71324$new_n8086 ZN=$abc$71324$new_n9414
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[0] A2=registers_m.address[1] B=registers_m.size[0] ZN=$abc$71324$new_n9415
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8526 A2=$abc$71324$new_n9415 Z=$abc$71324$new_n9416
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[0] I1=registers_m.data_write[8] S=$abc$71324$new_n8528 Z=$abc$71324$new_n9417
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[24] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n9416 B2=$abc$71324$new_n9417 ZN=$abc$71324$new_n9418
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9418 ZN=$abc$71324$new_n9419
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[8] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9419 C=$abc$71324$new_n9301 ZN=$abc$71324$new_n9420
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3216 A2=$abc$71324$new_n9301 B=$abc$71324$new_n9420 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69193
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[1] I1=registers_m.data_write[9] S=$abc$71324$new_n8528 Z=$abc$71324$new_n9422
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[25] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n9416 B2=$abc$71324$new_n9422 ZN=$abc$71324$new_n9423
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9423 ZN=$abc$71324$new_n9424
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[9] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9424 C=$abc$71324$new_n9301 ZN=$abc$71324$new_n9425
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3217 A2=$abc$71324$new_n9301 B=$abc$71324$new_n9425 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[2] I1=registers_m.data_write[10] S=$abc$71324$new_n8528 Z=$abc$71324$new_n9427
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[26] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n9416 B2=$abc$71324$new_n9427 ZN=$abc$71324$new_n9428
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9428 ZN=$abc$71324$new_n9429
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[10] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9429 ZN=$abc$71324$new_n9430
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[26] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9431
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9430 B=$abc$71324$new_n9431 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[3] I1=registers_m.data_write[11] S=$abc$71324$new_n8528 Z=$abc$71324$new_n9433
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[27] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n9416 B2=$abc$71324$new_n9433 ZN=$abc$71324$new_n9434
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9434 ZN=$abc$71324$new_n9435
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[11] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9435 C=$abc$71324$new_n9301 ZN=$abc$71324$new_n9436
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3218 A2=$abc$71324$new_n9301 B=$abc$71324$new_n9436 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69199
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[12] A2=$abc$71324$new_n8528 ZN=$abc$71324$new_n9438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[4] A2=$abc$71324$new_n8529 A3=$abc$71324$new_n9415 ZN=$abc$71324$new_n9439
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9438 A2=$abc$71324$new_n9439 ZN=$abc$71324$new_n9440
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[28] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n8526 B2=$abc$71324$new_n9440 ZN=$abc$71324$new_n9441
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9441 ZN=$abc$71324$new_n9442
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[12] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9442 C=$abc$71324$new_n9301 ZN=$abc$71324$new_n9443
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3219 A2=$abc$71324$new_n9301 B=$abc$71324$new_n9443 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69201
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[5] I1=registers_m.data_write[13] S=$abc$71324$new_n8528 Z=$abc$71324$new_n9445
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[29] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n9416 B2=$abc$71324$new_n9445 ZN=$abc$71324$new_n9446
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9446 ZN=$abc$71324$new_n9447
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[13] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9447 C=$abc$71324$new_n9301 ZN=$abc$71324$new_n9448
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3220 A2=$abc$71324$new_n9301 B=$abc$71324$new_n9448 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69203
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[6] I1=registers_m.data_write[14] S=$abc$71324$new_n8528 Z=$abc$71324$new_n9450
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[30] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n9416 B2=$abc$71324$new_n9450 ZN=$abc$71324$new_n9451
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9451 ZN=$abc$71324$new_n9452
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[14] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9452 ZN=$abc$71324$new_n9453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[30] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9454
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9453 B=$abc$71324$new_n9454 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69205
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.data_write[15] A2=$abc$71324$new_n8528 ZN=$abc$71324$new_n9456
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.data_write[7] A2=$abc$71324$new_n8529 A3=$abc$71324$new_n9415 ZN=$abc$71324$new_n9457
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9456 A2=$abc$71324$new_n9457 ZN=$abc$71324$new_n9458
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.data_write[31] A2=$abc$71324$new_n8522 B1=$abc$71324$new_n8526 B2=$abc$71324$new_n9458 ZN=$abc$71324$new_n9459
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9459 ZN=$abc$71324$new_n9460
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[2] A2=registers_m.data_write[15] B1=$abc$71324$new_n9414 B2=$abc$71324$new_n9460 ZN=$abc$71324$new_n9461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.DAT_O[31] A2=$abc$71324$new_n9301 ZN=$abc$71324$new_n9462
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9301 A2=$abc$71324$new_n9461 B=$abc$71324$new_n9462 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69207
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8401 A2=$abc$71324$new_n8409 ZN=$abc$71324$new_n9464
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8518 A3=$abc$71324$new_n9464 ZN=$abc$71324$new_n9465
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8896 A2=$abc$71324$new_n9465 ZN=$abc$71324$new_n9466
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8086 A2=$abc$71324$new_n8409 A3=$abc$71324$new_n8568 ZN=$abc$71324$new_n9467
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[1] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n9468
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8533 A2=$abc$71324$new_n9468 B=registers_m.do_read_flag ZN=$abc$71324$new_n9469
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8371 A2=$abc$71324$new_n9469 ZN=$abc$71324$new_n9470
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9467 A2=$abc$71324$new_n9470 B=$abc$71324$new_n8889 ZN=$abc$71324$new_n9471
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9471 I1=bus_control_m.SEL_O[0] S=$abc$71324$new_n9466 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69209
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8086 A2=$abc$71324$new_n8409 A3=$abc$71324$new_n8527 A4=$abc$71324$new_n8534 ZN=$abc$71324$new_n9473
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8530 A2=$abc$71324$new_n9468 B=registers_m.do_read_flag ZN=$abc$71324$new_n9474
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8371 A2=$abc$71324$new_n9474 ZN=$abc$71324$new_n9475
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9473 A2=$abc$71324$new_n9475 B=$abc$71324$new_n8889 ZN=$abc$71324$new_n9476
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9476 I1=bus_control_m.SEL_O[1] S=$abc$71324$new_n9466 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69211
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8371 A2=$abc$71324$new_n8910 ZN=$abc$71324$new_n9478
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n8366 B=$abc$71324$new_n9478 C=bus_control_m.current_state[4] ZN=$abc$71324$new_n9479
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[1] A2=$abc$71324$new_n8533 B=registers_m.do_read_flag ZN=$abc$71324$new_n9480
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8409 A2=$abc$71324$new_n9381 B=$abc$71324$new_n9480 C=$abc$71324$new_n8898 ZN=$abc$71324$new_n9481
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9479 A2=$abc$71324$new_n9481 ZN=$abc$71324$new_n9482
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9482 I1=bus_control_m.SEL_O[2] S=$abc$71324$new_n9466 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69213
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8409 A2=$abc$71324$new_n8518 A3=$abc$71324$new_n8521 ZN=$abc$71324$new_n9484
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[1] A2=$abc$71324$new_n8530 B=registers_m.do_read_flag ZN=$abc$71324$new_n9485
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8898 A2=$abc$71324$new_n9485 ZN=$abc$71324$new_n9486
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9484 A2=$abc$71324$new_n9486 B=$abc$71324$new_n9479 ZN=$abc$71324$new_n9487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9487 I1=bus_control_m.SEL_O[3] S=$abc$71324$new_n9466 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69215
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.current_state[0] A2=bus_control_m.current_state[15] B=$abc$71324$new_n8432 C=$abc$71324$new_n8893 ZN=$abc$71324$new_n9489
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.WE_O A2=$abc$71324$new_n9489 ZN=$abc$71324$new_n9490
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n8409 A3=$abc$71324$new_n9489 B=$abc$71324$new_n9490 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69217
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8891 A2=$abc$71324$new_n8895 Z=$abc$71324$new_n9492
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.read_modify_write_flag A2=$abc$71324$new_n8383 ZN=$abc$71324$new_n9493
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.SGL_O A2=$abc$71324$new_n8383 B1=$abc$71324$new_n9493 B2=$abc$71324$new_n8087 C=$abc$71324$new_n8332 ZN=$abc$71324$new_n9494
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3137 A2=$abc$71324$new_n3188 B1=$abc$71324$new_n8890 B2=$abc$71324$new_n9494 ZN=$abc$71324$new_n9495
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9495 I1=bus_control_m.SGL_O S=$abc$71324$new_n9492 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69219
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3151 A2=$abc$71324$new_n8086 B1=$abc$71324$new_n8383 B2=bus_control_m.BLK_O C=bus_control_m.current_state[15] ZN=$abc$71324$new_n9497
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n8333 ZN=$abc$71324$new_n9498
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8909 A2=$abc$71324$new_n9497 A3=$abc$71324$new_n9498 B=$abc$71324$new_n8388 ZN=$abc$71324$new_n9499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9499 I1=bus_control_m.BLK_O S=$abc$71324$new_n9492 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69221
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.RMW_O A2=$abc$71324$new_n8384 ZN=$abc$71324$new_n9501
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8332 A2=$abc$71324$new_n8890 A3=$abc$71324$new_n9493 A4=$abc$71324$new_n9501 ZN=$abc$71324$new_n9502
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9502 I1=bus_control_m.RMW_O S=$abc$71324$new_n9492 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69223
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.current_state[4] A2=$abc$71324$new_n8366 B=$abc$71324$new_n9478 ZN=$abc$71324$new_n9504
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.read_modify_write_flag A2=$abc$71324$new_n8087 B=$abc$71324$new_n8384 ZN=$abc$71324$new_n9505
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8333 A2=$abc$71324$new_n9505 ZN=$abc$71324$new_n9506
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.CTI_O[0] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9506 ZN=$abc$71324$new_n9507
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8899 A2=$abc$71324$new_n9507 B=$abc$71324$new_n9504 ZN=$abc$71324$new_n9508
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.CTI_O[0] I1=$abc$71324$new_n9508 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69225
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8401 A2=$abc$71324$new_n8899 B=$abc$71324$new_n8896 ZN=$abc$71324$new_n9510
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3135 A2=$abc$71324$new_n9510 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69227
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.CTI_O[2] A2=$abc$71324$new_n8383 B=$abc$71324$new_n9506 ZN=$abc$71324$new_n9512
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8899 A2=$abc$71324$new_n9512 B=$abc$71324$new_n9504 ZN=$abc$71324$new_n9513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.CTI_O[2] I1=$abc$71324$new_n9513 S=$abc$71324$new_n8896 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69229
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_read_flag A2=registers_m.address_type ZN=$abc$71324$new_n9515
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.do_read_flag A2=registers_m.address_type B=$abc$71324$new_n9489 C=bus_control_m.current_state[15] ZN=$abc$71324$new_n9516
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.fc_o[0] A2=$abc$71324$new_n9489 B=$abc$71324$new_n9516 ZN=$abc$71324$new_n9517
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9517 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69231
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3180 A2=$abc$71324$new_n9489 B1=$abc$71324$new_n9516 B2=$abc$71324$new_n8333 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69233
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.sr[13] A2=$abc$71324$new_n9498 ZN=$abc$71324$new_n9520
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fc_o[2] A2=$abc$71324$new_n9489 ZN=$abc$71324$new_n9521
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9489 A2=$abc$71324$new_n9520 B=$abc$71324$new_n9521 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69235
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3136 A2=bus_control_m.reset_o ZN=$abc$71324$new_n9523
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8352 A2=$abc$71324$new_n9523 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69237
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[0] A2=bus_control_m.blocked_o ZN=$abc$71324$new_n9525
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8334 A2=$abc$71324$new_n9525 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69239
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.current_state[12] A2=$abc$71324$new_n8092 A3=$abc$71324$new_n8518 ZN=$abc$71324$new_n9527
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=bus_control_m.current_state[12] A2=$abc$71324$new_n8092 A3=$abc$71324$new_n8518 Z=$abc$71324$new_n9528
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[16] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9529
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[16] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9530
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9530 ZN=$abc$71324$new_n9531
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[0] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9531 ZN=$abc$71324$new_n9532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9529 A2=$abc$71324$new_n9532 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[17] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9534
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[17] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9535
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9535 ZN=$abc$71324$new_n9536
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[1] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9536 ZN=$abc$71324$new_n9537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9534 A2=$abc$71324$new_n9537 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69243
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[18] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9539
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[18] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9540
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9540 ZN=$abc$71324$new_n9541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[2] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9541 ZN=$abc$71324$new_n9542
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9539 A2=$abc$71324$new_n9542 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[19] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9544
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[19] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9545
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9545 ZN=$abc$71324$new_n9546
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[3] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9546 ZN=$abc$71324$new_n9547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9544 A2=$abc$71324$new_n9547 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[20] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9549
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[20] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9550
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9550 ZN=$abc$71324$new_n9551
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[4] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9551 ZN=$abc$71324$new_n9552
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9549 A2=$abc$71324$new_n9552 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69249
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[21] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9554
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[21] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9555
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9555 ZN=$abc$71324$new_n9556
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[5] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9556 ZN=$abc$71324$new_n9557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9554 A2=$abc$71324$new_n9557 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[22] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9559
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[22] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9560
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9560 ZN=$abc$71324$new_n9561
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[6] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9561 ZN=$abc$71324$new_n9562
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9559 A2=$abc$71324$new_n9562 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69253
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[23] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[23] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9565 ZN=$abc$71324$new_n9566
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[7] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9566 ZN=$abc$71324$new_n9567
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9564 A2=$abc$71324$new_n9567 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69255
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[24] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9569
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[24] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9570
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9570 ZN=$abc$71324$new_n9571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[8] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9571 ZN=$abc$71324$new_n9572
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9569 A2=$abc$71324$new_n9572 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69257
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[25] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9574
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[25] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9575
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9575 ZN=$abc$71324$new_n9576
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[9] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9576 ZN=$abc$71324$new_n9577
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9574 A2=$abc$71324$new_n9577 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69259
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[26] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9579
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[26] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9580
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9580 ZN=$abc$71324$new_n9581
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[10] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9581 ZN=$abc$71324$new_n9582
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9579 A2=$abc$71324$new_n9582 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69261
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[27] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9584
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[27] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9585 ZN=$abc$71324$new_n9586
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[11] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9586 ZN=$abc$71324$new_n9587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9584 A2=$abc$71324$new_n9587 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69263
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[28] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9589
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[28] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9590
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9590 ZN=$abc$71324$new_n9591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[12] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9591 ZN=$abc$71324$new_n9592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9589 A2=$abc$71324$new_n9592 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[29] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9594
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[29] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9595
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9595 ZN=$abc$71324$new_n9596
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[13] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9596 ZN=$abc$71324$new_n9597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9594 A2=$abc$71324$new_n9597 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[30] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9599
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=DAT_I[30] A2=$abc$71324$new_n8523 B=$abc$71324$new_n8655 ZN=$abc$71324$new_n9600
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8087 A2=$abc$71324$new_n9600 ZN=$abc$71324$new_n9601
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[14] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9601 ZN=$abc$71324$new_n9602
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9599 A2=$abc$71324$new_n9602 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69269
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8525 A2=$abc$71324$new_n8606 B=$abc$71324$new_n8654 C=$abc$71324$new_n8087 ZN=$abc$71324$new_n9604
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=DAT_I[15] A2=$abc$71324$new_n8087 B=$abc$71324$new_n9527 C=$abc$71324$new_n9604 ZN=$abc$71324$new_n9605
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[31] A2=$abc$71324$new_n9528 ZN=$abc$71324$new_n9606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9605 A2=$abc$71324$new_n9606 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69271
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3130 A2=$abc$71324$new_n8662 B=$abc$71324$new_n8664 C=$abc$71324$new_n8347 ZN=$abc$71324$new_n9608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8079 A2=$abc$71324$new_n8431 A3=$abc$71324$new_n8432 A4=$abc$71324$new_n9608 ZN=$abc$71324$new_n9609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[0] I1=DAT_I[16] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9610
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[16] B1=bus_control_m.prefetch_ir_o[0] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n9610 C2=$abc$71324$new_n8345 ZN=$abc$71324$new_n9611
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[0] A2=$abc$71324$new_n8367 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9612
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3181 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9611 B2=$abc$71324$new_n9612 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[1] I1=DAT_I[17] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9614
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[17] B1=bus_control_m.prefetch_ir_o[1] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n9614 C2=$abc$71324$new_n8345 ZN=$abc$71324$new_n9615
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[1] A2=$abc$71324$new_n8367 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9616
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3182 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9615 B2=$abc$71324$new_n9616 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69275
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[18] A2=$abc$71324$new_n8430 ZN=$abc$71324$new_n9618
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[2] A2=$abc$71324$new_n8429 ZN=$abc$71324$new_n9619
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[18] B1=bus_control_m.prefetch_ir_o[2] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n8367 C2=DAT_I[2] ZN=$abc$71324$new_n9620
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n9618 A3=$abc$71324$new_n9619 B=$abc$71324$new_n9620 ZN=$abc$71324$new_n9621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9621 I1=bus_control_m.prefetch_ir_o[18] S=$abc$71324$new_n9609 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69277
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[19] A2=$abc$71324$new_n8430 ZN=$abc$71324$new_n9623
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[3] A2=$abc$71324$new_n8429 ZN=$abc$71324$new_n9624
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[19] B1=bus_control_m.prefetch_ir_o[3] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n8367 C2=DAT_I[3] ZN=$abc$71324$new_n9625
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n9623 A3=$abc$71324$new_n9624 B=$abc$71324$new_n9625 ZN=$abc$71324$new_n9626
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9626 I1=bus_control_m.prefetch_ir_o[19] S=$abc$71324$new_n9609 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[4] I1=DAT_I[20] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9628
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[4] A2=$abc$71324$new_n8367 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[4] ZN=$abc$71324$new_n9629
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9629 ZN=$abc$71324$new_n9630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[1] A2=DAT_I[20] B1=$abc$71324$new_n8345 B2=$abc$71324$new_n9628 C=$abc$71324$new_n9630 ZN=$abc$71324$new_n9631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[20] A2=$abc$71324$new_n9609 ZN=$abc$71324$new_n9632
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9609 A2=$abc$71324$new_n9631 B=$abc$71324$new_n9632 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[5] I1=DAT_I[21] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[21] B1=bus_control_m.prefetch_ir_o[5] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n9634 C2=$abc$71324$new_n8345 ZN=$abc$71324$new_n9635
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[5] A2=$abc$71324$new_n8367 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9636
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3183 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9635 B2=$abc$71324$new_n9636 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[6] I1=DAT_I[22] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9638
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=DAT_I[6] A2=$abc$71324$new_n8367 B1=$abc$71324$new_n8390 B2=bus_control_m.prefetch_ir_o[6] ZN=$abc$71324$new_n9639
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9639 ZN=$abc$71324$new_n9640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[1] A2=DAT_I[22] B1=$abc$71324$new_n8345 B2=$abc$71324$new_n9638 C=$abc$71324$new_n9640 ZN=$abc$71324$new_n9641
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[22] A2=$abc$71324$new_n9609 ZN=$abc$71324$new_n9642
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9609 A2=$abc$71324$new_n9641 B=$abc$71324$new_n9642 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69285
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[23] A2=$abc$71324$new_n8430 ZN=$abc$71324$new_n9644
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[7] A2=$abc$71324$new_n8429 ZN=$abc$71324$new_n9645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[23] B1=bus_control_m.prefetch_ir_o[7] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n8367 C2=DAT_I[7] ZN=$abc$71324$new_n9646
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n9644 A3=$abc$71324$new_n9645 B=$abc$71324$new_n9646 ZN=$abc$71324$new_n9647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9647 I1=bus_control_m.prefetch_ir_o[23] S=$abc$71324$new_n9609 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[8] I1=DAT_I[24] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9649
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[24] B1=$abc$71324$new_n8345 B2=$abc$71324$new_n9649 C1=$abc$71324$new_n8367 C2=DAT_I[8] ZN=$abc$71324$new_n9650
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[8] A2=$abc$71324$new_n8390 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9651
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3184 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9650 B2=$abc$71324$new_n9651 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[9] I1=DAT_I[25] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9653
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[25] B1=bus_control_m.prefetch_ir_o[9] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n9653 C2=$abc$71324$new_n8345 ZN=$abc$71324$new_n9654
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[9] A2=$abc$71324$new_n8367 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9655
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3185 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9654 B2=$abc$71324$new_n9655 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[10] I1=DAT_I[26] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[1] A2=DAT_I[26] B1=$abc$71324$new_n8367 B2=DAT_I[10] ZN=$abc$71324$new_n9658
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9658 ZN=$abc$71324$new_n9659
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[10] A2=$abc$71324$new_n8390 B1=$abc$71324$new_n9657 B2=$abc$71324$new_n8345 C=$abc$71324$new_n9659 ZN=$abc$71324$new_n9660
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[26] A2=$abc$71324$new_n9609 ZN=$abc$71324$new_n9661
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9609 A2=$abc$71324$new_n9660 B=$abc$71324$new_n9661 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69293
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[11] I1=DAT_I[27] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9663
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[27] B1=bus_control_m.prefetch_ir_o[11] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n9663 C2=$abc$71324$new_n8345 ZN=$abc$71324$new_n9664
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[11] A2=$abc$71324$new_n8367 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9665
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3186 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9664 B2=$abc$71324$new_n9665 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=DAT_I[12] I1=DAT_I[28] S=$abc$71324$new_n8429 Z=$abc$71324$new_n9667
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[28] B1=bus_control_m.prefetch_ir_o[12] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n9667 C2=$abc$71324$new_n8345 ZN=$abc$71324$new_n9668
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=DAT_I[12] A2=$abc$71324$new_n8367 B=$abc$71324$new_n9609 ZN=$abc$71324$new_n9669
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3187 A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9668 B2=$abc$71324$new_n9669 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69297
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[29] A2=$abc$71324$new_n8430 ZN=$abc$71324$new_n9671
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[13] A2=$abc$71324$new_n8429 ZN=$abc$71324$new_n9672
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[29] B1=bus_control_m.prefetch_ir_o[13] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n8367 C2=DAT_I[13] ZN=$abc$71324$new_n9673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n9671 A3=$abc$71324$new_n9672 B=$abc$71324$new_n9673 ZN=$abc$71324$new_n9674
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9674 I1=bus_control_m.prefetch_ir_o[29] S=$abc$71324$new_n9609 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69299
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[30] A2=$abc$71324$new_n8430 ZN=$abc$71324$new_n9676
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[14] A2=$abc$71324$new_n8429 ZN=$abc$71324$new_n9677
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[30] B1=bus_control_m.prefetch_ir_o[14] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n8367 C2=DAT_I[14] ZN=$abc$71324$new_n9678
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n9676 A3=$abc$71324$new_n9677 B=$abc$71324$new_n9678 ZN=$abc$71324$new_n9679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9679 I1=bus_control_m.prefetch_ir_o[30] S=$abc$71324$new_n9609 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69301
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[31] A2=$abc$71324$new_n8430 ZN=$abc$71324$new_n9681
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=DAT_I[15] A2=$abc$71324$new_n8429 ZN=$abc$71324$new_n9682
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.current_state[1] A2=DAT_I[31] B1=bus_control_m.prefetch_ir_o[15] B2=$abc$71324$new_n8390 C1=$abc$71324$new_n8367 C2=DAT_I[15] ZN=$abc$71324$new_n9683
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8346 A2=$abc$71324$new_n9681 A3=$abc$71324$new_n9682 B=$abc$71324$new_n9683 ZN=$abc$71324$new_n9684
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9684 I1=bus_control_m.prefetch_ir_o[31] S=$abc$71324$new_n9609 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n3134 I1=$abc$71324$new_n8825 S=$abc$71324$new_n8390 Z=$abc$71324$new_n9686
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8358 A2=$abc$71324$new_n8378 A3=$abc$71324$new_n9686 ZN=$abc$71324$new_n9687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8659 A2=$abc$71324$new_n8665 A3=$abc$71324$new_n9687 ZN=$abc$71324$new_n9688
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8329 A2=$abc$71324$new_n8388 A3=$abc$71324$new_n8824 ZN=$abc$71324$new_n9689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8365 A2=$abc$71324$new_n8387 A3=$abc$71324$new_n8404 A4=$abc$71324$new_n9689 ZN=$abc$71324$new_n9690
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9690 I1=bus_control_m.prefetch_ir_valid_32_o S=$abc$71324$new_n9688 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8375 A2=$abc$71324$new_n8659 A3=$abc$71324$new_n8665 A4=$abc$71324$new_n9687 ZN=$abc$71324$new_n9692
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3137 A2=$abc$71324$new_n8365 A3=$abc$71324$new_n8387 Z=$abc$71324$new_n9693
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8349 A2=$abc$71324$new_n9689 B=$abc$71324$new_n9693 ZN=$abc$71324$new_n9694
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9694 I1=bus_control_m.prefetch_ir_valid_o S=$abc$71324$new_n9692 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69307
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8365 A2=$abc$71324$new_n8430 B=$abc$71324$new_n8824 ZN=$abc$71324$new_n9696
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9696 I1=bus_control_m.prefetch_ir_valid_80_o S=$abc$71324$new_n9692 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[0] A2=bus_control_m.current_state[16] ZN=$abc$71324$new_n9698
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.current_state[16] A2=$abc$71324$new_n8336 A3=$abc$71324$new_n8401 ZN=$abc$71324$new_n9699
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.current_state[0] A2=bus_control_m.current_state[16] B=$abc$71324$new_n9699 C=$abc$71324$new_n3137 ZN=$abc$71324$new_n9700
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n9698 B=bus_control_m.jmp_address_trap_o ZN=$abc$71324$new_n9701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8404 A2=$abc$71324$new_n9700 A3=$abc$71324$new_n9701 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69311
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8393 A2=$abc$71324$new_n9698 B=bus_control_m.jmp_bus_trap_o ZN=$abc$71324$new_n9703
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8392 A2=$abc$71324$new_n8397 B=$abc$71324$new_n9703 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69313
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3144 A2=$abc$71324$new_n8394 A3=$abc$71324$new_n9698 ZN=$abc$71324$new_n9705
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8371 A2=$abc$71324$new_n9705 ZN=$abc$71324$new_n9706
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=ACK_I A2=$abc$71324$new_n8391 B=$abc$71324$new_n8402 C=$abc$71324$new_n8095 ZN=$abc$71324$new_n9707
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.current_state[9] A2=$abc$71324$new_n8355 B1=$abc$71324$new_n8399 B2=$abc$71324$new_n9706 C=$abc$71324$new_n9707 ZN=$abc$71324$new_n9708
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3144 A2=$abc$71324$new_n8371 A3=$abc$71324$new_n8394 ZN=$abc$71324$new_n9709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.finished_o I1=$abc$71324$new_n9709 S=$abc$71324$new_n9708 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69315
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n8392 ZN=$abc$71324$new_n9711
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[0] A2=$abc$71324$new_n8392 B=$abc$71324$new_n8827 C=bus_control_m.current_state[15] ZN=$abc$71324$new_n9712
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3221 A2=$abc$71324$new_n8827 B=$abc$71324$new_n9712 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69317
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[1] B1=registers_m.address[1] B2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[1] A2=$abc$71324$new_n8827 ZN=$abc$71324$new_n9715
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8827 A2=$abc$71324$new_n9714 B=$abc$71324$new_n9715 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[2] A2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9717
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[2] B1=$abc$71324$new_n8393 B2=bus_control_m.ADR_O[2] ZN=$abc$71324$new_n9718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9717 A2=$abc$71324$new_n9718 ZN=$abc$71324$new_n9719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9719 I1=bus_control_m.fault_address_state_o[2] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69321
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[3] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[3] ZN=$abc$71324$new_n9721
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8923 A2=$abc$71324$new_n9721 ZN=$abc$71324$new_n9722
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9722 I1=bus_control_m.fault_address_state_o[3] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69323
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[4] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[4] ZN=$abc$71324$new_n9724
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8940 A2=$abc$71324$new_n9724 ZN=$abc$71324$new_n9725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9725 I1=bus_control_m.fault_address_state_o[4] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69325
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[5] A2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[5] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n9728
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8950 A2=$abc$71324$new_n9727 A3=$abc$71324$new_n9728 ZN=$abc$71324$new_n9729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9729 I1=bus_control_m.fault_address_state_o[5] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69327
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[6] B1=$abc$71324$new_n8393 B2=bus_control_m.ADR_O[6] ZN=$abc$71324$new_n9731
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n3162 A3=$abc$71324$new_n8393 B=$abc$71324$new_n9731 ZN=$abc$71324$new_n9732
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9732 I1=bus_control_m.fault_address_state_o[6] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69329
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[15] A2=registers_m.pc[7] B1=$abc$71324$new_n8393 B2=bus_control_m.ADR_O[7] ZN=$abc$71324$new_n9734
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.current_state[15] A2=$abc$71324$new_n3163 A3=$abc$71324$new_n8393 B=$abc$71324$new_n9734 ZN=$abc$71324$new_n9735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9735 I1=bus_control_m.fault_address_state_o[7] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69331
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[8] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[8] ZN=$abc$71324$new_n9737
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8983 A2=$abc$71324$new_n9737 ZN=$abc$71324$new_n9738
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9738 I1=bus_control_m.fault_address_state_o[8] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69333
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[9] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[9] ZN=$abc$71324$new_n9740
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8997 A2=$abc$71324$new_n9740 ZN=$abc$71324$new_n9741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9741 I1=bus_control_m.fault_address_state_o[9] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69335
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[10] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[10] ZN=$abc$71324$new_n9743
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9009 A2=$abc$71324$new_n9743 ZN=$abc$71324$new_n9744
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9744 I1=bus_control_m.fault_address_state_o[10] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69337
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[11] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[11] ZN=$abc$71324$new_n9746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9023 A2=$abc$71324$new_n9746 ZN=$abc$71324$new_n9747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9747 I1=bus_control_m.fault_address_state_o[11] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69339
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[12] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[12] ZN=$abc$71324$new_n9749
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9036 A2=$abc$71324$new_n9749 ZN=$abc$71324$new_n9750
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9750 I1=bus_control_m.fault_address_state_o[12] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69341
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[13] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[13] ZN=$abc$71324$new_n9752
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9048 A2=$abc$71324$new_n9752 ZN=$abc$71324$new_n9753
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9753 I1=bus_control_m.fault_address_state_o[13] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69343
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[14] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[14] ZN=$abc$71324$new_n9755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9059 A2=$abc$71324$new_n9755 ZN=$abc$71324$new_n9756
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9756 I1=bus_control_m.fault_address_state_o[14] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69345
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[15] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[15] ZN=$abc$71324$new_n9758
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9073 A2=$abc$71324$new_n9758 ZN=$abc$71324$new_n9759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9759 I1=bus_control_m.fault_address_state_o[15] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69347
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[16] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[16] ZN=$abc$71324$new_n9761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9085 A2=$abc$71324$new_n9761 ZN=$abc$71324$new_n9762
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9762 I1=bus_control_m.fault_address_state_o[16] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69349
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[17] A2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9764
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[17] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n9765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9102 A2=$abc$71324$new_n9764 A3=$abc$71324$new_n9765 ZN=$abc$71324$new_n9766
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9766 I1=bus_control_m.fault_address_state_o[17] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[18] A2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9768
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[18] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n9769
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9115 A2=$abc$71324$new_n9768 A3=$abc$71324$new_n9769 ZN=$abc$71324$new_n9770
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9770 I1=bus_control_m.fault_address_state_o[18] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69353
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[19] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[19] ZN=$abc$71324$new_n9772
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9127 A2=$abc$71324$new_n9772 ZN=$abc$71324$new_n9773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9773 I1=bus_control_m.fault_address_state_o[19] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[20] A2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[20] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n9776
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9141 A2=$abc$71324$new_n9775 A3=$abc$71324$new_n9776 ZN=$abc$71324$new_n9777
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9777 I1=bus_control_m.fault_address_state_o[20] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69357
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[21] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[21] ZN=$abc$71324$new_n9779
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9156 A2=$abc$71324$new_n9779 ZN=$abc$71324$new_n9780
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9780 I1=bus_control_m.fault_address_state_o[21] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69359
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[22] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[22] ZN=$abc$71324$new_n9782
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9170 A2=$abc$71324$new_n9782 ZN=$abc$71324$new_n9783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9783 I1=bus_control_m.fault_address_state_o[22] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69361
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[23] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[23] ZN=$abc$71324$new_n9785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9183 A2=$abc$71324$new_n9785 ZN=$abc$71324$new_n9786
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9786 I1=bus_control_m.fault_address_state_o[23] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69363
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[24] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[24] ZN=$abc$71324$new_n9788
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9197 A2=$abc$71324$new_n9788 ZN=$abc$71324$new_n9789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9789 I1=bus_control_m.fault_address_state_o[24] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69365
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[25] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[25] ZN=$abc$71324$new_n9791
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9211 A2=$abc$71324$new_n9791 ZN=$abc$71324$new_n9792
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9792 I1=bus_control_m.fault_address_state_o[25] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69367
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[26] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[26] ZN=$abc$71324$new_n9794
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9225 A2=$abc$71324$new_n9794 ZN=$abc$71324$new_n9795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9795 I1=bus_control_m.fault_address_state_o[26] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69369
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[27] A2=$abc$71324$new_n8823 ZN=$abc$71324$new_n9797
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.ADR_O[27] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n9798
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9239 A2=$abc$71324$new_n9797 A3=$abc$71324$new_n9798 ZN=$abc$71324$new_n9799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9799 I1=bus_control_m.fault_address_state_o[27] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69371
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.ADR_O[28] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[28] C=$abc$71324$new_n9253 ZN=$abc$71324$new_n9801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[28] A2=$abc$71324$new_n8827 ZN=$abc$71324$new_n9802
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8827 A2=$abc$71324$new_n9801 B=$abc$71324$new_n9802 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69373
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[29] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[29] ZN=$abc$71324$new_n9804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9266 A2=$abc$71324$new_n9804 ZN=$abc$71324$new_n9805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9805 I1=bus_control_m.fault_address_state_o[29] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69375
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[30] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[30] ZN=$abc$71324$new_n9807
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9279 A2=$abc$71324$new_n9807 ZN=$abc$71324$new_n9808
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9808 I1=bus_control_m.fault_address_state_o[30] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69377
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.ADR_O[31] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=registers_m.address[31] ZN=$abc$71324$new_n9810
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9291 A2=$abc$71324$new_n9810 ZN=$abc$71324$new_n9811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9811 I1=bus_control_m.fault_address_state_o[31] S=$abc$71324$new_n8827 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69379
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.current_state[0] A2=$abc$71324$new_n8384 B1=$abc$71324$new_n8392 B2=$abc$71324$new_n8825 ZN=$abc$71324$new_n9813
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8822 A2=$abc$71324$new_n9813 Z=$abc$71324$new_n9814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3140 A2=$abc$71324$new_n8823 B1=$abc$71324$new_n9711 B2=bus_control_m.WE_O ZN=$abc$71324$new_n9815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.rw_state_o I1=$abc$71324$new_n9815 S=$abc$71324$new_n9814 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69381
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.fc_o[0] A2=$abc$71324$new_n8393 B1=$abc$71324$new_n8823 B2=$abc$71324$new_n9515 ZN=$abc$71324$new_n9817
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.fc_state_o[0] A2=$abc$71324$new_n9814 ZN=$abc$71324$new_n9818
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9814 A2=$abc$71324$new_n9817 B=$abc$71324$new_n9818 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69383
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8823 A2=$abc$71324$new_n9515 B1=$abc$71324$new_n9711 B2=$abc$71324$new_n3180 ZN=$abc$71324$new_n9820
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.fc_state_o[1] I1=$abc$71324$new_n9820 S=$abc$71324$new_n9814 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69385
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fc_o[2] A2=$abc$71324$new_n8393 ZN=$abc$71324$new_n9822
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3126 A2=$abc$71324$new_n9711 B=$abc$71324$new_n9822 ZN=$abc$71324$new_n9823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.fc_state_o[2] I1=$abc$71324$new_n9823 S=$abc$71324$new_n9814 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.current_state[4] I1=$abc$71324$new_n3139 S=bus_control_m.current_state[15] Z=$abc$71324$new_n9825
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3131 A2=$abc$71324$new_n8325 A3=$abc$71324$new_n8328 B=$abc$71324$new_n9825 ZN=$abc$71324$new_n9826
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8324 A2=$abc$71324$new_n8327 ZN=$abc$71324$new_n9827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9827 I1=bus_control_m.saved_pc_change[0] S=$abc$71324$new_n9826 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69389
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8328 A2=$abc$71324$new_n9825 B1=$abc$71324$new_n9826 B2=bus_control_m.saved_pc_change[1] ZN=$abc$71324$new_n9829
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9829 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69391
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8660 A2=$abc$71324$new_n9609 ZN=$abc$71324$new_n9831
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[15] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[15] ZN=$abc$71324$new_n9832
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9832 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69395
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[14] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[14] ZN=$abc$71324$new_n9834
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9834 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69399
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[13] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[13] ZN=$abc$71324$new_n9836
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9836 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69403
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[12] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[12] ZN=$abc$71324$new_n9838
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9838 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69407
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[11] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[11] ZN=$abc$71324$new_n9840
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9840 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[10] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[10] ZN=$abc$71324$new_n9842
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9842 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69415
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[9] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[9] ZN=$abc$71324$new_n9844
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9844 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69419
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[8] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[8] ZN=$abc$71324$new_n9846
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9846 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69423
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[7] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[7] ZN=$abc$71324$new_n9848
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9848 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69427
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[6] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[6] ZN=$abc$71324$new_n9850
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9850 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69431
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[5] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[5] ZN=$abc$71324$new_n9852
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9852 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69435
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[4] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[4] ZN=$abc$71324$new_n9854
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9854 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69439
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[3] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[3] ZN=$abc$71324$new_n9856
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9856 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69443
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[2] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[2] ZN=$abc$71324$new_n9858
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9858 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69447
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[1] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[1] ZN=$abc$71324$new_n9860
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9860 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69451
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[0] A2=$abc$71324$new_n9609 B1=$abc$71324$new_n9831 B2=DAT_I[0] ZN=$abc$71324$new_n9862
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9862 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69455
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[81] A2=memory_registers_m.micro_data[80] ZN=$abc$71324$new_n9864
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3232 A2=memory_registers_m.micro_data[83] ZN=$abc$71324$new_n9865
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9864 A2=$abc$71324$new_n9865 ZN=$abc$71324$new_n9866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[82] A2=memory_registers_m.micro_data[83] ZN=$abc$71324$new_n9867
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9864 A2=$abc$71324$new_n9867 ZN=$abc$71324$new_n9868
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n9864 A2=$abc$71324$new_n9867 Z=$abc$71324$new_n9869
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[87] A2=$abc$71324$new_n3235 ZN=$abc$71324$new_n9870
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n3233 Z=$abc$71324$new_n9871
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n3233 ZN=$abc$71324$new_n9872
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[85] A2=memory_registers_m.micro_data[84] ZN=$abc$71324$new_n9873
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=bus_control_m.finished_o A2=$abc$71324$new_n9872 B1=$abc$71324$new_n9873 B2=bus_control_m.prefetch_ir_valid_o ZN=$abc$71324$new_n9874
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9870 A2=$abc$71324$new_n9874 ZN=$abc$71324$new_n9875
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3234 A2=memory_registers_m.micro_data[86] ZN=$abc$71324$new_n9876
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[85] A2=memory_registers_m.micro_data[84] ZN=$abc$71324$new_n9877
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9876 A2=$abc$71324$new_n9877 ZN=$abc$71324$new_n9878
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_valid_32_o A2=$abc$71324$new_n9878 B=$abc$71324$new_n9875 ZN=$abc$71324$new_n9879
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3141 A2=$abc$71324$new_n9866 B1=$abc$71324$new_n9868 B2=$abc$71324$new_n9879 ZN=$abc$71324$new_n9880
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9880 ZN=$abc$71324$new_n9881
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[0] A2=microcode_branch_m.micro_pc_0[1] ZN=$abc$71324$new_n9882
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=microcode_branch_m.micro_pc_0[0] A2=microcode_branch_m.micro_pc_0[1] A3=microcode_branch_m.micro_pc_0[2] ZN=$abc$71324$new_n9883
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3238 A2=$abc$71324$new_n9883 ZN=$abc$71324$new_n9884
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=microcode_branch_m.micro_pc_0[4] A2=$abc$71324$new_n9884 Z=$abc$71324$new_n9885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[5] A2=$abc$71324$new_n9885 ZN=$abc$71324$new_n9886
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=microcode_branch_m.micro_pc_0[5] A2=microcode_branch_m.micro_pc_0[6] A3=$abc$71324$new_n9885 ZN=$abc$71324$new_n9887
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=microcode_branch_m.micro_pc_0[5] A2=microcode_branch_m.micro_pc_0[6] A3=microcode_branch_m.micro_pc_0[7] A4=$abc$71324$new_n9885 ZN=$abc$71324$new_n9888
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=microcode_branch_m.micro_pc_0[7] A2=$abc$71324$new_n9887 Z=$abc$71324$new_n9889
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9880 A2=$abc$71324$new_n9889 ZN=$abc$71324$new_n9890
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n3233 ZN=$abc$71324$new_n9891
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n9891 Z=$abc$71324$new_n9892
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9870 A2=$abc$71324$new_n9892 Z=$abc$71324$new_n9893
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9870 A2=$abc$71324$new_n9892 ZN=$abc$71324$new_n9894
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=bus_control_m.interrupt_mask_o[0] A2=bus_control_m.interrupt_mask_o[1] A3=bus_control_m.interrupt_mask_o[2] ZN=$abc$71324$new_n9895
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9895 ZN=$abc$71324$new_n9896
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3234 A2=$abc$71324$new_n3235 ZN=$abc$71324$new_n9897
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[87] A2=memory_registers_m.micro_data[86] ZN=$abc$71324$new_n9898
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9892 A2=$abc$71324$new_n9895 A3=$abc$71324$new_n9897 ZN=$abc$71324$new_n9899
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9894 A2=$abc$71324$new_n9899 Z=$abc$71324$new_n9900
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=microcode_branch_m.micro_pc_0[7] A2=$abc$71324$new_n9880 B=$abc$71324$new_n9890 C=$abc$71324$new_n9900 ZN=$abc$71324$new_n9901
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[7] A2=$abc$71324$new_n9893 ZN=$abc$71324$new_n9902
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=bus_control_m.prefetch_ir_valid_o A2=$abc$71324$new_n8305 A3=$abc$71324$new_n9866 Z=$abc$71324$new_n9903
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_valid_o A2=$abc$71324$new_n8305 A3=$abc$71324$new_n9866 ZN=$abc$71324$new_n9904
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3231 A2=memory_registers_m.micro_data[80] ZN=$abc$71324$new_n9905
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.trace_flag A2=$abc$71324$new_n9867 A3=$abc$71324$new_n9905 ZN=$abc$71324$new_n9906
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n9876 A2=$abc$71324$new_n9892 B1=$abc$71324$new_n9895 B2=$abc$71324$new_n9906 ZN=$abc$71324$new_n9907
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n9907 Z=$abc$71324$new_n9908
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n9907 ZN=$abc$71324$new_n9909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[85] A2=memory_registers_m.micro_data[84] A3=$abc$71324$new_n9876 ZN=$abc$71324$new_n9910
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n9869 A2=$abc$71324$new_n9910 Z=$abc$71324$new_n9911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n9868 A3=$abc$71324$new_n9897 ZN=$abc$71324$new_n9912
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n9868 A3=$abc$71324$new_n9897 ZN=$abc$71324$new_n9913
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9911 A2=$abc$71324$new_n9913 Z=$abc$71324$new_n9914
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_type[3] A2=registers_m.ea_type[2] ZN=$abc$71324$new_n9915
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.ea_type[0] A2=$abc$71324$new_n3225 A3=$abc$71324$new_n9915 ZN=$abc$71324$new_n9916
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_type[0] A2=$abc$71324$new_n3225 ZN=$abc$71324$new_n9917
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.ea_type[3] A2=$abc$71324$new_n3226 Z=$abc$71324$new_n9918
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ea_type[0] A2=$abc$71324$new_n3225 A3=$abc$71324$new_n9918 B=$abc$71324$new_n9916 ZN=$abc$71324$new_n9919
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3222 A2=$abc$71324$new_n9919 ZN=$abc$71324$new_n9920
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_mod[1] A2=$abc$71324$new_n9920 ZN=$abc$71324$new_n9921
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3224 A2=$abc$71324$new_n3225 A3=registers_m.ea_type[3] A4=$abc$71324$new_n3226 ZN=$abc$71324$new_n9922
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9916 A2=$abc$71324$new_n9922 ZN=$abc$71324$new_n9923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ea_mod[1] A2=registers_m.ea_mod[0] ZN=$abc$71324$new_n9924
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3222 A2=$abc$71324$new_n9924 ZN=$abc$71324$new_n9925
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_reg[0] A2=registers_m.ea_reg[1] ZN=$abc$71324$new_n9926
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.ea_reg[2] A2=$abc$71324$new_n9923 A3=$abc$71324$new_n9925 A4=$abc$71324$new_n9926 ZN=$abc$71324$new_n9927
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9927 ZN=$abc$71324$new_n9928
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3224 A2=registers_m.ea_type[1] A3=$abc$71324$new_n9918 B=$abc$71324$new_n9922 ZN=$abc$71324$new_n9929
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_mod[1] A2=registers_m.ea_mod[0] ZN=$abc$71324$new_n9930
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.ea_mod[2] A2=registers_m.ea_mod[1] A3=registers_m.ea_mod[0] ZN=$abc$71324$new_n9931
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n9929 A2=$abc$71324$new_n9931 B=$abc$71324$new_n9921 C=$abc$71324$new_n9928 ZN=$abc$71324$new_n9932
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9932 ZN=$abc$71324$new_n9933
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[87] A2=memory_registers_m.micro_data[86] ZN=$abc$71324$new_n9934
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9891 A2=$abc$71324$new_n9932 A3=$abc$71324$new_n9934 ZN=$abc$71324$new_n9935
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n9869 A2=$abc$71324$new_n9935 Z=$abc$71324$new_n9936
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3224 A2=registers_m.ea_type[3] B=$abc$71324$new_n9922 ZN=$abc$71324$new_n9937
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.ea_mod[2] A2=$abc$71324$new_n9930 A3=$abc$71324$new_n9937 ZN=$abc$71324$new_n9938
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9915 A2=$abc$71324$new_n9917 B=$abc$71324$new_n9923 ZN=$abc$71324$new_n9939
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3224 A2=$abc$71324$new_n9918 B=$abc$71324$new_n9939 ZN=$abc$71324$new_n9940
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3222 A2=registers_m.ea_mod[1] A3=registers_m.ea_mod[0] A4=$abc$71324$new_n9940 ZN=$abc$71324$new_n9941
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n9941 ZN=$abc$71324$new_n9942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9938 A2=$abc$71324$new_n9941 ZN=$abc$71324$new_n9943
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9870 A2=$abc$71324$new_n9877 A3=$abc$71324$new_n9943 ZN=$abc$71324$new_n9944
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n9869 A2=$abc$71324$new_n9944 Z=$abc$71324$new_n9945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n9934 ZN=$abc$71324$new_n9946
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9869 A2=$abc$71324$new_n9946 ZN=$abc$71324$new_n9947
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[85] A2=$abc$71324$new_n9868 A3=$abc$71324$new_n9934 ZN=$abc$71324$new_n9948
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9945 A2=$abc$71324$new_n9948 Z=$abc$71324$new_n9949
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n9908 A2=$abc$71324$new_n9914 A3=$abc$71324$new_n9936 A4=$abc$71324$new_n9949 ZN=$abc$71324$new_n9950
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9901 A2=$abc$71324$new_n9902 B=$abc$71324$new_n9950 ZN=$abc$71324$new_n9951
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=reset_n A2=$abc$71324$new_n8162 A3=$abc$71324$new_n9903 Z=$abc$71324$new_n9952
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8266 A2=$abc$71324$new_n8278 A3=$abc$71324$new_n8287 A4=$abc$71324$new_n8292 ZN=$abc$71324$new_n9953
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8252 ZN=$abc$71324$new_n9954
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n9954 ZN=$abc$71324$new_n9955
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8096 A2=$abc$71324$new_n8108 A3=$abc$71324$new_n9955 ZN=$abc$71324$new_n9956
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n8150 A2=$abc$71324$new_n9956 Z=$abc$71324$new_n9957
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8127 A2=$abc$71324$new_n8301 A3=$abc$71324$new_n9953 A4=$abc$71324$new_n9957 ZN=$abc$71324$new_n9958
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8251 A2=$abc$71324$new_n8299 ZN=$abc$71324$new_n9959
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8260 A2=$abc$71324$new_n8268 ZN=$abc$71324$new_n9960
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8149 A2=$abc$71324$new_n8213 A3=$abc$71324$new_n8296 ZN=$abc$71324$new_n9961
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8247 A2=$abc$71324$new_n9959 A3=$abc$71324$new_n9960 A4=$abc$71324$new_n9961 ZN=$abc$71324$new_n9962
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8201 A2=$abc$71324$new_n9958 A3=$abc$71324$new_n9962 ZN=$abc$71324$new_n9963
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.ir[8] A2=alu_m.sr[2] ZN=$abc$71324$new_n9964
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.ir[9] A2=registers_m.ir[10] A3=$abc$71324$new_n3102 A4=$abc$71324$new_n9964 ZN=$abc$71324$new_n9965
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.sr[2] A2=alu_m.sr[0] ZN=$abc$71324$new_n9966
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[8] A2=registers_m.ir[9] B=$abc$71324$new_n9966 ZN=$abc$71324$new_n9967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4300 A2=$abc$71324$new_n9966 B=$abc$71324$new_n9967 ZN=$abc$71324$new_n9968
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3003 A2=registers_m.ir[9] ZN=$abc$71324$new_n9969
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[0] A2=$abc$71324$new_n9969 ZN=$abc$71324$new_n9970
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.sr[0] A2=$abc$71324$new_n3702 B=$abc$71324$new_n9970 C=registers_m.ir[10] ZN=$abc$71324$new_n9971
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ir[10] A2=$abc$71324$new_n3701 A3=$abc$71324$new_n9968 B=$abc$71324$new_n9971 ZN=$abc$71324$new_n9972
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=alu_m.sr[1] A2=alu_m.sr[3] Z=$abc$71324$new_n9973
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[9] A2=alu_m.sr[2] B=$abc$71324$new_n9973 ZN=$abc$71324$new_n9974
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n9974 ZN=$abc$71324$new_n9975
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[1] A2=$abc$71324$new_n9969 ZN=$abc$71324$new_n9976
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.ir[8] A2=registers_m.ir[9] A3=alu_m.sr[3] ZN=$abc$71324$new_n9977
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9976 A2=$abc$71324$new_n9977 ZN=$abc$71324$new_n9978
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.sr[3] A2=$abc$71324$new_n4300 B=$abc$71324$new_n3101 ZN=$abc$71324$new_n9979
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3101 A2=$abc$71324$new_n9975 B1=$abc$71324$new_n9978 B2=$abc$71324$new_n9979 ZN=$abc$71324$new_n9980
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9972 I1=$abc$71324$new_n9980 S=registers_m.ir[11] Z=$abc$71324$new_n9981
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.sr[1] A2=$abc$71324$new_n3703 B=$abc$71324$new_n9965 C=$abc$71324$new_n9981 ZN=$abc$71324$new_n9982
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3232 A2=memory_registers_m.micro_data[83] Z=$abc$71324$new_n9983
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3231 A2=memory_registers_m.micro_data[80] Z=$abc$71324$new_n9984
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n9984 I1=$abc$71324$new_n9864 S=$abc$71324$new_n9982 Z=$abc$71324$new_n9985
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[81] A2=memory_registers_m.micro_data[80] A3=$abc$71324$new_n4284 ZN=$abc$71324$new_n9986
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.movem_loop[3] A2=registers_m.movem_loop[2] ZN=$abc$71324$new_n9987
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.movem_loop[1] A2=registers_m.movem_loop[0] A3=$abc$71324$new_n9905 ZN=$abc$71324$new_n9988
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.movem_loop[4] A2=$abc$71324$new_n9987 A3=$abc$71324$new_n9988 ZN=$abc$71324$new_n9989
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.movem_reg[0] A2=$abc$71324$new_n9984 B=$abc$71324$new_n9986 C=$abc$71324$new_n9989 ZN=$abc$71324$new_n9990
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[82] A2=memory_registers_m.micro_data[83] ZN=$abc$71324$new_n9991
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[81] A2=memory_registers_m.micro_data[80] ZN=$abc$71324$new_n9992
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.ir[1] A2=registers_m.ir[0] A3=registers_m.ir[2] ZN=$abc$71324$new_n9993
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n4069 A2=$abc$71324$new_n6891 A3=$abc$71324$new_n9993 Z=$abc$71324$new_n9994
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.alu_signal A2=$abc$71324$new_n9983 B1=$abc$71324$new_n9994 B2=$abc$71324$new_n9867 ZN=$abc$71324$new_n9995
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.result[15] A2=alu_m.result[12] A3=$abc$71324$new_n4752 A4=$abc$71324$new_n9992 ZN=$abc$71324$new_n9996
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.result[3] A2=alu_m.result[4] A3=alu_m.result[5] A4=alu_m.result[6] ZN=$abc$71324$new_n9997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.result[7] A2=alu_m.result[0] A3=alu_m.result[1] A4=alu_m.result[2] ZN=$abc$71324$new_n9998
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=alu_m.result[10] A2=alu_m.result[11] A3=alu_m.result[8] A4=alu_m.result[9] ZN=$abc$71324$new_n9999
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n9996 A2=$abc$71324$new_n9997 A3=$abc$71324$new_n9998 A4=$abc$71324$new_n9999 ZN=$abc$71324$new_n10000
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[81] A2=memory_registers_m.micro_data[80] A3=registers_m.stop_flag ZN=$abc$71324$new_n10001
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=alu_m.sr[1] A2=$abc$71324$new_n9905 B1=$abc$71324$new_n9984 B2=registers_m.ir[6] C=$abc$71324$new_n10001 ZN=$abc$71324$new_n10002
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10000 A2=$abc$71324$new_n10002 ZN=$abc$71324$new_n10003
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.group_0_flag A2=$abc$71324$new_n9867 A3=$abc$71324$new_n9984 ZN=$abc$71324$new_n10004
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3295 A2=$abc$71324$new_n9905 A3=$abc$71324$new_n9983 ZN=$abc$71324$new_n10005
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n9896 A2=$abc$71324$new_n9906 B=$abc$71324$new_n10004 C=$abc$71324$new_n10005 ZN=$abc$71324$new_n10006
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9865 A2=$abc$71324$new_n10003 B=$abc$71324$new_n10006 ZN=$abc$71324$new_n10007
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9990 A2=$abc$71324$new_n9991 B1=$abc$71324$new_n9992 B2=$abc$71324$new_n9995 C=$abc$71324$new_n10007 ZN=$abc$71324$new_n10008
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9983 A2=$abc$71324$new_n9985 B=$abc$71324$new_n10008 ZN=$abc$71324$new_n10009
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n9952 A2=$abc$71324$new_n9963 B=$abc$71324$new_n10009 C=$abc$71324$new_n9951 ZN=$abc$71324$new_n10010
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[87] A2=microcode_branch_m.micro_pc_0[3] ZN=$abc$71324$new_n10011
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[87] A2=microcode_branch_m.micro_pc_0[3] ZN=$abc$71324$new_n10012
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3235 A2=$abc$71324$new_n3237 ZN=$abc$71324$new_n10013
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3235 A2=$abc$71324$new_n3237 ZN=$abc$71324$new_n10014
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[85] A2=microcode_branch_m.micro_pc_0[1] ZN=$abc$71324$new_n10015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[84] A2=microcode_branch_m.micro_pc_0[0] ZN=$abc$71324$new_n10016
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[85] A2=microcode_branch_m.micro_pc_0[1] ZN=$abc$71324$new_n10017
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10016 A2=$abc$71324$new_n10017 B=$abc$71324$new_n10015 ZN=$abc$71324$new_n10018
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10014 A2=$abc$71324$new_n10018 B=$abc$71324$new_n10013 ZN=$abc$71324$new_n10019
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10011 A2=$abc$71324$new_n10019 B=$abc$71324$new_n10012 ZN=$abc$71324$new_n10020
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=microcode_branch_m.micro_pc_0[4] A2=$abc$71324$new_n10020 Z=$abc$71324$new_n10021
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=microcode_branch_m.micro_pc_0[5] A2=$abc$71324$new_n10021 Z=$abc$71324$new_n10022
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[6] A2=$abc$71324$new_n10022 ZN=$abc$71324$new_n10023
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=microcode_branch_m.micro_pc_0[6] A2=microcode_branch_m.micro_pc_0[7] A3=$abc$71324$new_n10022 ZN=$abc$71324$new_n10024
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=microcode_branch_m.micro_pc_0[7] A2=$abc$71324$new_n10023 Z=$abc$71324$new_n10025
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.jmp_address_trap_o A2=bus_control_m.jmp_bus_trap_o ZN=$abc$71324$new_n10026
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reset_n A2=$abc$71324$new_n10026 ZN=$abc$71324$new_n10027
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10025 B=$abc$71324$new_n10027 C=$abc$71324$new_n10010 ZN=memory_registers_m.micro_pc[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n10029
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=microcode_branch_m.micro_pc_0[8] A2=$abc$71324$new_n9888 Z=$abc$71324$new_n10030
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9880 A2=$abc$71324$new_n10030 ZN=$abc$71324$new_n10031
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=microcode_branch_m.micro_pc_0[8] A2=$abc$71324$new_n9880 B=$abc$71324$new_n9900 C=$abc$71324$new_n10031 ZN=$abc$71324$new_n10032
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[8] A2=$abc$71324$new_n9893 ZN=$abc$71324$new_n10033
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10032 A2=$abc$71324$new_n10033 B=$abc$71324$new_n9950 ZN=$abc$71324$new_n10034
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8256 A2=$abc$71324$new_n8289 ZN=$abc$71324$new_n10035
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8264 A2=$abc$71324$new_n8294 ZN=$abc$71324$new_n10036
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8268 A2=$abc$71324$new_n8271 A3=$abc$71324$new_n10036 ZN=$abc$71324$new_n10037
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8282 A2=$abc$71324$new_n10035 A3=$abc$71324$new_n10037 ZN=$abc$71324$new_n10038
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8222 A2=$abc$71324$new_n10038 ZN=$abc$71324$new_n10039
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n9952 A2=$abc$71324$new_n10039 B=$abc$71324$new_n10034 C=$abc$71324$new_n10009 ZN=$abc$71324$new_n10040
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=microcode_branch_m.micro_pc_0[8] A2=$abc$71324$new_n10024 Z=$abc$71324$new_n10041
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10041 B=$abc$71324$new_n10040 C=$abc$71324$new_n10027 ZN=memory_registers_m.micro_pc[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10043
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9919 A2=$abc$71324$new_n9929 B=$abc$71324$new_n9931 ZN=$abc$71324$new_n10044
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[84] A2=$abc$71324$new_n9947 A3=$abc$71324$new_n10044 ZN=$abc$71324$new_n10045
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9941 A2=$abc$71324$new_n9945 ZN=$abc$71324$new_n10046
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[2] A2=$abc$71324$new_n9882 ZN=$abc$71324$new_n10047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9880 A2=$abc$71324$new_n10047 ZN=$abc$71324$new_n10048
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3237 A2=$abc$71324$new_n9880 B=$abc$71324$new_n9900 C=$abc$71324$new_n10048 ZN=$abc$71324$new_n10049
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9873 A2=$abc$71324$new_n9898 ZN=$abc$71324$new_n10050
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n10050 ZN=$abc$71324$new_n10051
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9911 A2=$abc$71324$new_n10051 Z=$abc$71324$new_n10052
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=microcode_branch_m.micro_pc_1[2] A2=$abc$71324$new_n9894 B=$abc$71324$new_n10049 C=$abc$71324$new_n10052 ZN=$abc$71324$new_n10053
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9872 A2=$abc$71324$new_n9898 ZN=$abc$71324$new_n10054
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9871 A2=$abc$71324$new_n9897 ZN=$abc$71324$new_n10055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n10054 ZN=$abc$71324$new_n10056
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n10044 A3=$abc$71324$new_n10050 ZN=$abc$71324$new_n10057
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10053 A2=$abc$71324$new_n10056 A3=$abc$71324$new_n10057 ZN=$abc$71324$new_n10058
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9933 A2=$abc$71324$new_n10055 ZN=$abc$71324$new_n10059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9932 A2=$abc$71324$new_n10054 ZN=$abc$71324$new_n10060
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n10059 ZN=$abc$71324$new_n10061
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ea_type[0] A2=registers_m.ea_type[1] A3=$abc$71324$new_n9918 B=$abc$71324$new_n9939 ZN=$abc$71324$new_n10062
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3222 A2=registers_m.ea_reg[2] A3=$abc$71324$new_n9924 ZN=$abc$71324$new_n10063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.ea_reg[0] A2=registers_m.ea_reg[1] A3=$abc$71324$new_n10062 A4=$abc$71324$new_n10063 ZN=$abc$71324$new_n10064
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.ea_type[0] A2=registers_m.ea_type[1] B=$abc$71324$new_n9915 ZN=$abc$71324$new_n10065
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9917 A2=$abc$71324$new_n9918 B=$abc$71324$new_n9922 C=$abc$71324$new_n10065 ZN=$abc$71324$new_n10066
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.ea_mod[1] A2=$abc$71324$new_n3223 A3=$abc$71324$new_n10066 ZN=$abc$71324$new_n10067
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3227 A2=registers_m.ea_reg[1] A3=$abc$71324$new_n10062 A4=$abc$71324$new_n10063 ZN=$abc$71324$new_n10068
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10068 ZN=$abc$71324$new_n10069
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10064 A2=$abc$71324$new_n10067 A3=$abc$71324$new_n10068 ZN=$abc$71324$new_n10070
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9943 A2=$abc$71324$new_n10070 ZN=$abc$71324$new_n10071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n9943 A2=$abc$71324$new_n10061 A3=$abc$71324$new_n10070 B=$abc$71324$new_n9945 ZN=$abc$71324$new_n10072
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10072 ZN=$abc$71324$new_n10073
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10058 A2=$abc$71324$new_n10073 B=$abc$71324$new_n10046 ZN=$abc$71324$new_n10074
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9947 A2=$abc$71324$new_n10074 B=$abc$71324$new_n10045 ZN=$abc$71324$new_n10075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10075 ZN=$abc$71324$new_n10076
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=memory_registers_m.micro_data[84] A2=$abc$71324$new_n9932 A3=$abc$71324$new_n9948 B1=$abc$71324$new_n10071 B2=$abc$71324$new_n9936 ZN=$abc$71324$new_n10077
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10077 ZN=$abc$71324$new_n10078
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9907 A2=$abc$71324$new_n10076 A3=$abc$71324$new_n10078 ZN=$abc$71324$new_n10079
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8121 A2=$abc$71324$new_n8205 ZN=$abc$71324$new_n10080
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8274 A2=$abc$71324$new_n8299 ZN=$abc$71324$new_n10081
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n8198 B=$abc$71324$new_n8235 C=$abc$71324$new_n10081 ZN=$abc$71324$new_n10082
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10082 ZN=$abc$71324$new_n10083
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8185 A2=$abc$71324$new_n10080 A3=$abc$71324$new_n10083 ZN=$abc$71324$new_n10084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8107 A2=$abc$71324$new_n8131 A3=$abc$71324$new_n8133 A4=$abc$71324$new_n8176 ZN=$abc$71324$new_n10085
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n8199 B=$abc$71324$new_n10085 ZN=$abc$71324$new_n10086
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8169 A2=$abc$71324$new_n8241 ZN=$abc$71324$new_n10087
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8188 A2=$abc$71324$new_n8246 Z=$abc$71324$new_n10088
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8207 A2=$abc$71324$new_n8231 A3=$abc$71324$new_n8294 A4=$abc$71324$new_n9956 ZN=$abc$71324$new_n10089
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8125 A2=$abc$71324$new_n8151 ZN=$abc$71324$new_n10090
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8271 A2=$abc$71324$new_n10088 A3=$abc$71324$new_n10089 A4=$abc$71324$new_n10090 ZN=$abc$71324$new_n10091
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10035 A2=$abc$71324$new_n10086 A3=$abc$71324$new_n10087 A4=$abc$71324$new_n10091 ZN=$abc$71324$new_n10092
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10084 A2=$abc$71324$new_n10092 ZN=$abc$71324$new_n10093
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10079 B1=$abc$71324$new_n10093 B2=$abc$71324$new_n9952 ZN=$abc$71324$new_n10094
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3235 A2=$abc$71324$new_n3237 A3=$abc$71324$new_n10018 ZN=$abc$71324$new_n10095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n10094 I1=$abc$71324$new_n10095 S=$abc$71324$new_n10009 Z=$abc$71324$new_n10096
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10027 A2=$abc$71324$new_n10096 Z=$abc$71324$new_n10097
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10097 ZN=memory_registers_m.micro_pc[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_mod[2] A2=$abc$71324$new_n10067 ZN=$abc$71324$new_n10099
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9943 A2=$abc$71324$new_n10099 ZN=$abc$71324$new_n10100
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9932 A2=$abc$71324$new_n10100 B=$abc$71324$new_n9936 ZN=$abc$71324$new_n10101
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9909 A2=$abc$71324$new_n10101 ZN=$abc$71324$new_n10102
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[6] A2=$abc$71324$new_n9886 ZN=$abc$71324$new_n10103
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9881 A2=$abc$71324$new_n10103 ZN=$abc$71324$new_n10104
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_0[6] A2=$abc$71324$new_n9880 B=$abc$71324$new_n9900 ZN=$abc$71324$new_n10105
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3240 A2=$abc$71324$new_n9894 B1=$abc$71324$new_n10104 B2=$abc$71324$new_n10105 ZN=$abc$71324$new_n10106
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9911 A2=$abc$71324$new_n10106 ZN=$abc$71324$new_n10107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9913 A2=$abc$71324$new_n10107 ZN=$abc$71324$new_n10108
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10061 A2=$abc$71324$new_n10100 B=$abc$71324$new_n10108 ZN=$abc$71324$new_n10109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n9949 A3=$abc$71324$new_n10109 ZN=$abc$71324$new_n10110
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8172 A2=$abc$71324$new_n8193 A3=$abc$71324$new_n8242 A4=$abc$71324$new_n10080 ZN=$abc$71324$new_n10111
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8154 A2=$abc$71324$new_n8196 ZN=$abc$71324$new_n10112
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n8213 ZN=$abc$71324$new_n10113
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8208 A2=$abc$71324$new_n9955 B=$abc$71324$new_n8294 C=$abc$71324$new_n8206 ZN=$abc$71324$new_n10114
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8260 A2=$abc$71324$new_n8276 A3=$abc$71324$new_n10114 ZN=$abc$71324$new_n10115
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8178 A2=$abc$71324$new_n10112 A3=$abc$71324$new_n10113 A4=$abc$71324$new_n10115 ZN=$abc$71324$new_n10116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8285 A2=$abc$71324$new_n10111 A3=$abc$71324$new_n10116 ZN=$abc$71324$new_n10117
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10102 A2=$abc$71324$new_n10110 B1=$abc$71324$new_n10117 B2=$abc$71324$new_n9952 C=$abc$71324$new_n10009 ZN=$abc$71324$new_n10118
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10118 ZN=$abc$71324$new_n10119
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[6] A2=$abc$71324$new_n10022 ZN=$abc$71324$new_n10120
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10120 B=$abc$71324$new_n10027 ZN=$abc$71324$new_n10121
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10119 A2=$abc$71324$new_n10121 ZN=$abc$71324$new_n10122
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10122 ZN=memory_registers_m.micro_pc[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10063 A2=$abc$71324$new_n10066 ZN=$abc$71324$new_n10124
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ea_reg[1] A2=$abc$71324$new_n10124 ZN=$abc$71324$new_n10125
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ea_reg[0] A2=registers_m.ea_reg[1] A3=$abc$71324$new_n10124 B=$abc$71324$new_n10068 ZN=$abc$71324$new_n10126
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10069 A2=$abc$71324$new_n10125 ZN=$abc$71324$new_n10127
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10064 A2=$abc$71324$new_n10127 Z=$abc$71324$new_n10128
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10100 A2=$abc$71324$new_n10128 ZN=$abc$71324$new_n10129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10061 ZN=$abc$71324$new_n10130
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3238 A2=$abc$71324$new_n9883 ZN=$abc$71324$new_n10131
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9880 A2=$abc$71324$new_n10131 ZN=$abc$71324$new_n10132
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=microcode_branch_m.micro_pc_0[3] A2=$abc$71324$new_n9880 B=$abc$71324$new_n9900 C=$abc$71324$new_n10132 ZN=$abc$71324$new_n10133
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3239 A2=$abc$71324$new_n9894 B=$abc$71324$new_n10133 ZN=$abc$71324$new_n10134
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9911 A2=$abc$71324$new_n10134 ZN=$abc$71324$new_n10135
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9913 A2=$abc$71324$new_n10135 ZN=$abc$71324$new_n10136
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9945 A2=$abc$71324$new_n10056 A3=$abc$71324$new_n10136 ZN=$abc$71324$new_n10137
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9947 A2=$abc$71324$new_n10046 ZN=$abc$71324$new_n10138
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10137 A2=$abc$71324$new_n10138 ZN=$abc$71324$new_n10139
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10129 A2=$abc$71324$new_n10130 B1=$abc$71324$new_n10139 B2=$abc$71324$new_n9936 ZN=$abc$71324$new_n10140
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=memory_registers_m.micro_data[84] A2=$abc$71324$new_n9932 A3=$abc$71324$new_n9948 B=$abc$71324$new_n9908 ZN=$abc$71324$new_n10141
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10140 A2=$abc$71324$new_n10141 Z=$abc$71324$new_n10142
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[70] A2=bus_control_m.prefetch_ir_o[71] A3=$abc$71324$new_n8116 A4=$abc$71324$new_n8212 ZN=$abc$71324$new_n10143
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8204 A2=$abc$71324$new_n10143 ZN=$abc$71324$new_n10144
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10144 ZN=$abc$71324$new_n10145
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8096 A2=$abc$71324$new_n8108 B=$abc$71324$new_n8232 C=$abc$71324$new_n10090 ZN=$abc$71324$new_n10146
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8106 A2=$abc$71324$new_n8118 B1=$abc$71324$new_n8279 B2=bus_control_m.prefetch_ir_o[71] C=$abc$71324$new_n10146 ZN=$abc$71324$new_n10147
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3190 A2=$abc$71324$new_n8192 ZN=$abc$71324$new_n10148
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8229 A2=$abc$71324$new_n8288 ZN=$abc$71324$new_n10149
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8150 A2=$abc$71324$new_n8172 A3=$abc$71324$new_n10148 A4=$abc$71324$new_n10149 ZN=$abc$71324$new_n10150
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8267 A2=$abc$71324$new_n10088 A3=$abc$71324$new_n10147 A4=$abc$71324$new_n10150 ZN=$abc$71324$new_n10151
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n8104 A3=$abc$71324$new_n8116 A4=$abc$71324$new_n8191 ZN=$abc$71324$new_n10152
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$71324$new_n9959 A2=$abc$71324$new_n9960 A3=$abc$71324$new_n10144 A4=$abc$71324$new_n10151 Z=$abc$71324$new_n10153
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9952 A2=$abc$71324$new_n10153 B=$abc$71324$new_n10009 ZN=$abc$71324$new_n10154
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10142 A2=$abc$71324$new_n10154 ZN=$abc$71324$new_n10155
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3234 A2=microcode_branch_m.micro_pc_0[3] A3=$abc$71324$new_n10019 ZN=$abc$71324$new_n10156
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10156 B=$abc$71324$new_n10027 ZN=$abc$71324$new_n10157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10155 A2=$abc$71324$new_n10157 ZN=$abc$71324$new_n10158
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10158 ZN=memory_registers_m.micro_pc[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[4] A2=$abc$71324$new_n9884 ZN=$abc$71324$new_n10160
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[4] A2=$abc$71324$new_n9881 ZN=$abc$71324$new_n10161
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9881 A2=$abc$71324$new_n10160 B=$abc$71324$new_n10161 C=$abc$71324$new_n9900 ZN=$abc$71324$new_n10162
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=microcode_branch_m.micro_pc_1[4] A2=$abc$71324$new_n9894 B=$abc$71324$new_n10052 C=$abc$71324$new_n10162 ZN=$abc$71324$new_n10163
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9933 A2=$abc$71324$new_n10054 ZN=$abc$71324$new_n10164
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n9933 A3=$abc$71324$new_n10054 ZN=$abc$71324$new_n10165
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10051 A2=$abc$71324$new_n10163 A3=$abc$71324$new_n10165 ZN=$abc$71324$new_n10166
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9945 A2=$abc$71324$new_n10061 A3=$abc$71324$new_n10166 ZN=$abc$71324$new_n10167
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10138 A2=$abc$71324$new_n10167 ZN=$abc$71324$new_n10168
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3222 A2=$abc$71324$new_n9930 ZN=$abc$71324$new_n10169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9924 A2=$abc$71324$new_n10066 A3=$abc$71324$new_n10169 ZN=$abc$71324$new_n10170
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9932 A2=$abc$71324$new_n10170 ZN=$abc$71324$new_n10171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10128 A2=$abc$71324$new_n10130 ZN=$abc$71324$new_n10172
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10171 A2=$abc$71324$new_n10172 B=$abc$71324$new_n9907 ZN=$abc$71324$new_n10173
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10168 B=$abc$71324$new_n10173 ZN=$abc$71324$new_n10174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8229 A2=$abc$71324$new_n8236 A3=$abc$71324$new_n8246 ZN=$abc$71324$new_n10175
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8156 A2=$abc$71324$new_n8207 ZN=$abc$71324$new_n10176
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8221 A2=$abc$71324$new_n8234 A3=$abc$71324$new_n8292 ZN=$abc$71324$new_n10177
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8153 A2=$abc$71324$new_n10086 ZN=$abc$71324$new_n10178
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n8274 A2=$abc$71324$new_n8288 A3=$abc$71324$new_n10152 A4=$abc$71324$new_n10176 Z=$abc$71324$new_n10179
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8175 A2=$abc$71324$new_n10036 A3=$abc$71324$new_n10178 A4=$abc$71324$new_n10179 ZN=$abc$71324$new_n10180
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8257 A2=$abc$71324$new_n10175 A3=$abc$71324$new_n10177 A4=$abc$71324$new_n10180 ZN=$abc$71324$new_n10181
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8278 A2=$abc$71324$new_n8281 A3=$abc$71324$new_n10145 A4=$abc$71324$new_n10181 ZN=$abc$71324$new_n10182
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9952 A2=$abc$71324$new_n10182 B=$abc$71324$new_n10009 ZN=$abc$71324$new_n10183
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10174 B=$abc$71324$new_n10183 ZN=$abc$71324$new_n10184
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[4] A2=$abc$71324$new_n10020 ZN=$abc$71324$new_n10185
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10185 B=$abc$71324$new_n10027 ZN=$abc$71324$new_n10186
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10184 A2=$abc$71324$new_n10186 ZN=$abc$71324$new_n10187
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10187 ZN=memory_registers_m.micro_pc[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[5] A2=$abc$71324$new_n9885 ZN=$abc$71324$new_n10189
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9881 A2=$abc$71324$new_n10189 B=$abc$71324$new_n9899 ZN=$abc$71324$new_n10190
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=microcode_branch_m.micro_pc_0[5] A2=$abc$71324$new_n9881 B=$abc$71324$new_n10190 ZN=$abc$71324$new_n10191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[5] A2=$abc$71324$new_n9893 ZN=$abc$71324$new_n10192
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9893 A2=$abc$71324$new_n10191 B=$abc$71324$new_n10192 C=$abc$71324$new_n9911 ZN=$abc$71324$new_n10193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9913 A2=$abc$71324$new_n10193 ZN=$abc$71324$new_n10194
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10061 A2=$abc$71324$new_n10100 B=$abc$71324$new_n10194 C=$abc$71324$new_n9945 ZN=$abc$71324$new_n10195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10138 A3=$abc$71324$new_n10195 ZN=$abc$71324$new_n10196
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8225 A2=$abc$71324$new_n8301 ZN=$abc$71324$new_n10197
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8186 A2=$abc$71324$new_n8190 A3=$abc$71324$new_n10197 ZN=$abc$71324$new_n10198
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8132 A2=$abc$71324$new_n8270 B=$abc$71324$new_n8209 C=$abc$71324$new_n8121 ZN=$abc$71324$new_n10199
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8246 A2=$abc$71324$new_n8266 A3=$abc$71324$new_n8278 ZN=$abc$71324$new_n10200
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n3190 A2=$abc$71324$new_n8104 A3=$abc$71324$new_n8116 A4=$abc$71324$new_n8191 Z=$abc$71324$new_n10201
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10149 A2=$abc$71324$new_n10199 A3=$abc$71324$new_n10200 A4=$abc$71324$new_n10201 ZN=$abc$71324$new_n10202
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10082 A2=$abc$71324$new_n10143 ZN=$abc$71324$new_n10203
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8178 A2=$abc$71324$new_n10112 A3=$abc$71324$new_n10203 ZN=$abc$71324$new_n10204
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8262 A2=$abc$71324$new_n10202 A3=$abc$71324$new_n10204 ZN=$abc$71324$new_n10205
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10198 A2=$abc$71324$new_n10205 B=reset_n C=$abc$71324$new_n8162 ZN=$abc$71324$new_n10206
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10102 A2=$abc$71324$new_n10196 B1=$abc$71324$new_n10206 B2=$abc$71324$new_n9903 ZN=$abc$71324$new_n10207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10207 ZN=$abc$71324$new_n10208
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[5] A2=$abc$71324$new_n10021 ZN=$abc$71324$new_n10209
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10209 Z=$abc$71324$new_n10210
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n10027 A2=$abc$71324$new_n10208 A3=$abc$71324$new_n10210 Z=$abc$71324$new_n10211
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10211 ZN=memory_registers_m.micro_pc[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8232 A2=$abc$71324$new_n8240 A3=$abc$71324$new_n10085 ZN=$abc$71324$new_n10213
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8121 A2=$abc$71324$new_n8299 ZN=$abc$71324$new_n10214
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8228 A2=$abc$71324$new_n8264 A3=$abc$71324$new_n10213 A4=$abc$71324$new_n10214 ZN=$abc$71324$new_n10215
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8183 A2=$abc$71324$new_n8208 A3=$abc$71324$new_n8272 ZN=$abc$71324$new_n10216
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8290 A2=$abc$71324$new_n8291 B=$abc$71324$new_n9961 C=$abc$71324$new_n8235 ZN=$abc$71324$new_n10217
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8256 A2=$abc$71324$new_n10215 A3=$abc$71324$new_n10216 A4=$abc$71324$new_n10217 ZN=$abc$71324$new_n10218
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8284 A2=$abc$71324$new_n10198 A3=$abc$71324$new_n10218 B=$abc$71324$new_n9952 ZN=$abc$71324$new_n10219
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=microcode_branch_m.micro_pc_0[0] A2=microcode_branch_m.micro_pc_0[1] Z=$abc$71324$new_n10220
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=microcode_branch_m.micro_pc_0[1] I1=$abc$71324$new_n10220 S=$abc$71324$new_n9880 Z=$abc$71324$new_n10221
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9900 A2=$abc$71324$new_n10221 ZN=$abc$71324$new_n10222
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[1] A2=$abc$71324$new_n9893 ZN=$abc$71324$new_n10223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10052 A2=$abc$71324$new_n10222 A3=$abc$71324$new_n10223 ZN=$abc$71324$new_n10224
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10057 A2=$abc$71324$new_n10224 ZN=$abc$71324$new_n10225
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ea_mod[0] A2=$abc$71324$new_n9921 ZN=$abc$71324$new_n10226
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9927 A2=$abc$71324$new_n10226 ZN=$abc$71324$new_n10227
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10126 A2=$abc$71324$new_n10171 ZN=$abc$71324$new_n10228
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10165 A2=$abc$71324$new_n10227 B1=$abc$71324$new_n10228 B2=$abc$71324$new_n10061 C=$abc$71324$new_n9945 ZN=$abc$71324$new_n10229
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10056 A2=$abc$71324$new_n10225 B=$abc$71324$new_n10229 ZN=$abc$71324$new_n10230
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.micro_data[84] A2=$abc$71324$new_n9947 B=$abc$71324$new_n10046 C=$abc$71324$new_n10230 ZN=$abc$71324$new_n10231
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10231 ZN=$abc$71324$new_n10232
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.micro_data[84] A2=$abc$71324$new_n9948 B=$abc$71324$new_n10045 C=$abc$71324$new_n10232 ZN=$abc$71324$new_n10233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3233 A2=$abc$71324$new_n9947 A3=$abc$71324$new_n10227 ZN=$abc$71324$new_n10234
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10233 A3=$abc$71324$new_n10234 ZN=$abc$71324$new_n10235
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10228 B=$abc$71324$new_n10235 C=$abc$71324$new_n9908 ZN=$abc$71324$new_n10236
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10219 A2=$abc$71324$new_n10236 B=$abc$71324$new_n10009 ZN=$abc$71324$new_n10237
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=memory_registers_m.micro_data[85] A2=microcode_branch_m.micro_pc_0[1] A3=$abc$71324$new_n10016 ZN=$abc$71324$new_n10238
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10238 ZN=$abc$71324$new_n10239
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10026 A2=$abc$71324$new_n10239 ZN=$abc$71324$new_n10240
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10237 A2=$abc$71324$new_n10240 Z=$abc$71324$new_n10241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reset_n A2=$abc$71324$new_n10241 ZN=$abc$71324$new_n10242
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10242 ZN=memory_registers_m.micro_pc[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8119 A2=$abc$71324$new_n8196 A3=$abc$71324$new_n8297 A4=$abc$71324$new_n10145 ZN=$abc$71324$new_n10244
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10113 A2=$abc$71324$new_n10175 ZN=$abc$71324$new_n10245
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8126 A2=$abc$71324$new_n8130 B=$abc$71324$new_n8256 C=$abc$71324$new_n10085 ZN=$abc$71324$new_n10246
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8190 A2=$abc$71324$new_n8287 ZN=$abc$71324$new_n10247
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n8172 A2=$abc$71324$new_n8189 A3=$abc$71324$new_n10246 A4=$abc$71324$new_n10247 ZN=$abc$71324$new_n10248
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10216 A2=$abc$71324$new_n10245 A3=$abc$71324$new_n10248 ZN=$abc$71324$new_n10249
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10244 A2=$abc$71324$new_n10249 B=$abc$71324$new_n9952 ZN=$abc$71324$new_n10250
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=microcode_branch_m.micro_pc_0[0] A2=$abc$71324$new_n9880 ZN=$abc$71324$new_n10251
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9899 A2=$abc$71324$new_n10251 ZN=$abc$71324$new_n10252
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9894 A2=$abc$71324$new_n10252 ZN=$abc$71324$new_n10253
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3236 A2=$abc$71324$new_n9894 B=$abc$71324$new_n9914 C=$abc$71324$new_n10253 ZN=$abc$71324$new_n10254
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9912 A2=$abc$71324$new_n10226 B=$abc$71324$new_n10254 C=$abc$71324$new_n10061 ZN=$abc$71324$new_n10255
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n9932 A2=$abc$71324$new_n9941 A3=$abc$71324$new_n10067 A4=$abc$71324$new_n10127 ZN=$abc$71324$new_n10256
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10056 A2=$abc$71324$new_n10256 B=$abc$71324$new_n10255 C=$abc$71324$new_n9949 ZN=$abc$71324$new_n10257
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9948 A2=$abc$71324$new_n10226 B=$abc$71324$new_n10257 C=$abc$71324$new_n9936 ZN=$abc$71324$new_n10258
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9936 A2=$abc$71324$new_n10256 B=$abc$71324$new_n10258 C=$abc$71324$new_n9907 ZN=$abc$71324$new_n10259
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10259 ZN=$abc$71324$new_n10260
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10250 A2=$abc$71324$new_n10260 B=$abc$71324$new_n10009 ZN=$abc$71324$new_n10261
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=memory_registers_m.micro_data[84] A2=microcode_branch_m.micro_pc_0[0] Z=$abc$71324$new_n10262
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10009 A2=$abc$71324$new_n10262 ZN=$abc$71324$new_n10263
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10026 A2=$abc$71324$new_n10263 ZN=$abc$71324$new_n10264
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10261 A2=$abc$71324$new_n10264 Z=$abc$71324$new_n10265
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10265 ZN=$abc$71324$new_n10266
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reset_n A2=$abc$71324$new_n10265 ZN=$abc$71324$new_n10267
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10267 ZN=memory_registers_m.micro_pc[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=memory_registers_m.micro_pc[1] ZN=$abc$71324$new_n10269
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10269 ZN=$abc$71324$new_n10270
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10158 A3=memory_registers_m.micro_pc[1] ZN=$abc$71324$new_n10271
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10242 A2=$abc$71324$new_n10266 ZN=$abc$71324$new_n10272
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10241 A2=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10273
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10273 ZN=$abc$71324$new_n10274
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10267 ZN=$abc$71324$new_n10275
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10276
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10273 ZN=$abc$71324$new_n10277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10272 ZN=$abc$71324$new_n10278
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10266 A2=$abc$71324$new_n10271 ZN=$abc$71324$new_n10279
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10277 ZN=$abc$71324$new_n10280
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10280 ZN=$abc$71324$new_n10281
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10282
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10283
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10280 A2=$abc$71324$new_n10283 ZN=$abc$71324$new_n10284
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10279 A2=$abc$71324$new_n10282 ZN=$abc$71324$new_n10285
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10241 A2=$abc$71324$new_n10267 ZN=$abc$71324$new_n10286
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10241 A2=$abc$71324$new_n10267 Z=$abc$71324$new_n10287
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10288
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10287 ZN=$abc$71324$new_n10289
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10286 ZN=$abc$71324$new_n10290
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10289 ZN=$abc$71324$new_n10291
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10285 A2=$abc$71324$new_n10291 B=$abc$71324$new_n10122 ZN=$abc$71324$new_n10292
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[6] A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10293
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10267 ZN=$abc$71324$new_n10294
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[2] A2=memory_registers_m.micro_pc[3] A3=$abc$71324$new_n10267 ZN=$abc$71324$new_n10295
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=memory_registers_m.micro_pc[1] ZN=$abc$71324$new_n10296
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10242 ZN=$abc$71324$new_n10297
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[0] A2=$abc$71324$new_n10297 ZN=$abc$71324$new_n10298
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10267 A2=$abc$71324$new_n10296 ZN=$abc$71324$new_n10299
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10287 ZN=$abc$71324$new_n10300
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10287 ZN=$abc$71324$new_n10301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10286 ZN=$abc$71324$new_n10302
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10302 ZN=$abc$71324$new_n10303
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10301 ZN=$abc$71324$new_n10304
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n10304 ZN=$abc$71324$new_n10305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10296 ZN=$abc$71324$new_n10306
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10299 ZN=$abc$71324$new_n10307
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10298 ZN=$abc$71324$new_n10308
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10304 A2=$abc$71324$new_n10308 ZN=$abc$71324$new_n10309
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10309 ZN=$abc$71324$new_n10310
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10295 A2=$abc$71324$new_n10310 ZN=$abc$71324$new_n10311
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10311 ZN=$abc$71324$new_n10312
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[1] A2=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10313
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10242 A2=$abc$71324$new_n10267 ZN=$abc$71324$new_n10314
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10313 ZN=$abc$71324$new_n10315
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10316
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10187 ZN=$abc$71324$new_n10317
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10313 A2=$abc$71324$new_n10316 ZN=$abc$71324$new_n10318
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10187 ZN=$abc$71324$new_n10320
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10267 ZN=$abc$71324$new_n10321
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10322
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10287 ZN=$abc$71324$new_n10323
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10286 ZN=$abc$71324$new_n10324
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10322 ZN=$abc$71324$new_n10325
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10324 ZN=$abc$71324$new_n10326
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10323 ZN=$abc$71324$new_n10327
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10320 A2=$abc$71324$new_n10324 ZN=$abc$71324$new_n10328
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10323 ZN=$abc$71324$new_n10329
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10318 A2=$abc$71324$new_n10329 Z=$abc$71324$new_n10330
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10312 A2=$abc$71324$new_n10330 ZN=$abc$71324$new_n10331
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10097 A2=memory_registers_m.micro_pc[3] A3=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10332
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=memory_registers_m.micro_pc[1] ZN=$abc$71324$new_n10333
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10333 ZN=$abc$71324$new_n10334
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10273 ZN=$abc$71324$new_n10335
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10272 ZN=$abc$71324$new_n10336
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10336 ZN=$abc$71324$new_n10337
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10335 ZN=$abc$71324$new_n10338
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10187 ZN=$abc$71324$new_n10339
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10340
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10301 A2=$abc$71324$new_n10339 ZN=$abc$71324$new_n10341
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10337 B1=$abc$71324$new_n10339 B2=$abc$71324$new_n10301 ZN=$abc$71324$new_n10342
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10269 ZN=$abc$71324$new_n10343
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10299 B=$abc$71324$new_n10342 ZN=$abc$71324$new_n10344
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10345
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10331 B1=$abc$71324$new_n10344 B2=$abc$71324$new_n10345 C=$abc$71324$new_n10292 ZN=$abc$71324$new_n10346
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[7] A2=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10347
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10122 ZN=$abc$71324$new_n10348
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10321 ZN=$abc$71324$new_n10349
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10323 ZN=$abc$71324$new_n10350
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10272 ZN=$abc$71324$new_n10351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10273 ZN=$abc$71324$new_n10352
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10352 ZN=$abc$71324$new_n10353
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10269 A3=$abc$71324$new_n10352 ZN=$abc$71324$new_n10354
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10275 A2=$abc$71324$new_n10354 Z=$abc$71324$new_n10355
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10355 ZN=$abc$71324$new_n10356
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10350 A2=$abc$71324$new_n10355 ZN=$abc$71324$new_n10357
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10357 ZN=$abc$71324$new_n10358
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=memory_registers_m.micro_pc[1] ZN=$abc$71324$new_n10359
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10273 ZN=$abc$71324$new_n10360
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10272 ZN=$abc$71324$new_n10361
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10360 ZN=$abc$71324$new_n10362
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10362 ZN=$abc$71324$new_n10363
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10278 A2=$abc$71324$new_n10320 ZN=$abc$71324$new_n10364
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10364 ZN=$abc$71324$new_n10365
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10187 ZN=$abc$71324$new_n10366
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10367
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10286 ZN=$abc$71324$new_n10368
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10287 ZN=$abc$71324$new_n10369
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10321 A2=$abc$71324$new_n10367 A3=$abc$71324$new_n10368 ZN=$abc$71324$new_n10370
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10363 A2=$abc$71324$new_n10364 A3=$abc$71324$new_n10370 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10371
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10358 A2=$abc$71324$new_n10371 ZN=$abc$71324$new_n10372
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n10372 ZN=$abc$71324$new_n10373
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10122 ZN=$abc$71324$new_n10374
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10029 A2=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10375
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10242 ZN=$abc$71324$new_n10376
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10377
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10187 A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10378
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=memory_registers_m.micro_pc[0] ZN=$abc$71324$new_n10379
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10379 ZN=$abc$71324$new_n10380
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[0] A2=$abc$71324$new_n10376 ZN=$abc$71324$new_n10381
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10242 A2=$abc$71324$new_n10379 ZN=$abc$71324$new_n10382
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10377 A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10383
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10316 A2=$abc$71324$new_n10323 ZN=$abc$71324$new_n10384
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10286 A2=$abc$71324$new_n10316 ZN=$abc$71324$new_n10385
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10314 A2=$abc$71324$new_n10367 B=$abc$71324$new_n10384 ZN=$abc$71324$new_n10386
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10386 ZN=$abc$71324$new_n10387
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10323 A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10388
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10383 A2=$abc$71324$new_n10387 ZN=$abc$71324$new_n10390
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n10390 ZN=$abc$71324$new_n10391
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[1] A2=$abc$71324$new_n10266 ZN=$abc$71324$new_n10392
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10392 ZN=$abc$71324$new_n10393
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10393 ZN=$abc$71324$new_n10394
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10333 A2=$abc$71324$new_n10380 ZN=$abc$71324$new_n10395
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10334 A2=$abc$71324$new_n10379 ZN=$abc$71324$new_n10396
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10397
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10398
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10348 ZN=$abc$71324$new_n10399
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n10397 ZN=$abc$71324$new_n10400
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10308 A2=$abc$71324$new_n10396 B=$abc$71324$new_n10400 ZN=$abc$71324$new_n10401
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10122 A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10402
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10403
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10403 ZN=$abc$71324$new_n10404
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10374 ZN=$abc$71324$new_n10405
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10297 A2=$abc$71324$new_n10320 ZN=$abc$71324$new_n10406
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10267 A2=$abc$71324$new_n10406 ZN=$abc$71324$new_n10407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10385 A2=$abc$71324$new_n10407 ZN=$abc$71324$new_n10408
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10392 ZN=$abc$71324$new_n10409
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10393 ZN=$abc$71324$new_n10410
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10287 ZN=$abc$71324$new_n10411
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10392 ZN=$abc$71324$new_n10412
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10412 ZN=$abc$71324$new_n10413
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10411 A2=$abc$71324$new_n10412 ZN=$abc$71324$new_n10414
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10410 ZN=$abc$71324$new_n10415
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10415 ZN=$abc$71324$new_n10416
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10290 A2=$abc$71324$new_n10416 ZN=$abc$71324$new_n10417
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10417 ZN=$abc$71324$new_n10418
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10375 A2=$abc$71324$new_n10418 B=$abc$71324$new_n10391 ZN=$abc$71324$new_n10419
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10404 A2=$abc$71324$new_n10408 B=$abc$71324$new_n10419 C=$abc$71324$new_n10401 ZN=$abc$71324$new_n10420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10346 B=$abc$71324$new_n10373 C=$abc$71324$new_n10420 ZN=$abc$71324$new_n10421
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10421 ZN=$abc$71324$new_n10422
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10029 A2=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10423
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10392 ZN=$abc$71324$new_n10424
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10393 ZN=$abc$71324$new_n10425
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10278 A2=$abc$71324$new_n10317 B1=$abc$71324$new_n10425 B2=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10426
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10363 A2=$abc$71324$new_n10426 B=$abc$71324$new_n10402 ZN=$abc$71324$new_n10427
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10242 B=$abc$71324$new_n10158 ZN=$abc$71324$new_n10428
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10409 ZN=$abc$71324$new_n10429
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10428 B1=$abc$71324$new_n10429 B2=$abc$71324$new_n10367 ZN=$abc$71324$new_n10430
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10430 ZN=$abc$71324$new_n10431
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10333 ZN=$abc$71324$new_n10432
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10334 ZN=$abc$71324$new_n10433
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n10433 B=$abc$71324$new_n10431 ZN=$abc$71324$new_n10434
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10265 A2=$abc$71324$new_n10271 ZN=$abc$71324$new_n10435
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10409 ZN=$abc$71324$new_n10436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10409 ZN=$abc$71324$new_n10437
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10318 ZN=$abc$71324$new_n10438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10316 A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10439
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10437 A2=$abc$71324$new_n10439 ZN=$abc$71324$new_n10440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n10187 A3=$abc$71324$new_n10388 A4=$abc$71324$new_n10389 ZN=$abc$71324$new_n10441
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10440 A2=$abc$71324$new_n10441 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10442
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[1] A2=$abc$71324$new_n10295 ZN=$abc$71324$new_n10443
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10298 ZN=$abc$71324$new_n10444
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10323 A2=$abc$71324$new_n10339 ZN=$abc$71324$new_n10445
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10396 A2=$abc$71324$new_n10444 A3=$abc$71324$new_n10445 ZN=$abc$71324$new_n10446
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10278 A2=$abc$71324$new_n10340 ZN=$abc$71324$new_n10447
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10447 ZN=$abc$71324$new_n10448
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10272 A2=$abc$71324$new_n10313 ZN=$abc$71324$new_n10449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10273 A2=$abc$71324$new_n10314 ZN=$abc$71324$new_n10450
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10450 ZN=$abc$71324$new_n10451
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10451 B=$abc$71324$new_n10320 ZN=$abc$71324$new_n10452
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10446 A2=$abc$71324$new_n10447 A3=$abc$71324$new_n10452 ZN=$abc$71324$new_n10453
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10453 ZN=$abc$71324$new_n10454
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10434 A2=$abc$71324$new_n10454 B=$abc$71324$new_n10122 ZN=$abc$71324$new_n10455
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10427 A2=$abc$71324$new_n10442 A3=$abc$71324$new_n10455 ZN=$abc$71324$new_n10456
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10294 ZN=$abc$71324$new_n10457
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10278 ZN=$abc$71324$new_n10458
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10272 ZN=$abc$71324$new_n10459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10278 A3=$abc$71324$new_n10324 ZN=$abc$71324$new_n10460
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10457 A2=$abc$71324$new_n10460 ZN=$abc$71324$new_n10461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10461 ZN=$abc$71324$new_n10462
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10463
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[6] A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10464
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[7] A2=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10465
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10043 ZN=$abc$71324$new_n10466
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10375 ZN=$abc$71324$new_n10467
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10464 ZN=$abc$71324$new_n10468
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10464 A2=$abc$71324$new_n10466 ZN=$abc$71324$new_n10469
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10465 ZN=$abc$71324$new_n10470
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10436 A2=$abc$71324$new_n10444 ZN=$abc$71324$new_n10471
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10471 ZN=$abc$71324$new_n10472
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10470 A2=$abc$71324$new_n10472 ZN=$abc$71324$new_n10473
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n10456 B1=$abc$71324$new_n10462 B2=$abc$71324$new_n10473 ZN=$abc$71324$new_n10474
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10422 A2=$abc$71324$new_n10474 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10280 A2=$abc$71324$new_n10396 ZN=$abc$71324$new_n10476
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10476 B=$abc$71324$new_n10397 ZN=$abc$71324$new_n10477
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10424 ZN=$abc$71324$new_n10478
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10298 A2=$abc$71324$new_n10339 ZN=$abc$71324$new_n10479
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10478 A2=$abc$71324$new_n10479 ZN=$abc$71324$new_n10480
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10480 ZN=$abc$71324$new_n10481
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10323 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n10482
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10350 ZN=$abc$71324$new_n10483
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10477 A2=$abc$71324$new_n10482 B=$abc$71324$new_n10481 ZN=$abc$71324$new_n10484
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10356 A2=$abc$71324$new_n10483 ZN=$abc$71324$new_n10485
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10477 A2=$abc$71324$new_n10485 Z=$abc$71324$new_n10486
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10481 A2=$abc$71324$new_n10486 B=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10487
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10352 A3=$abc$71324$new_n10412 ZN=$abc$71324$new_n10488
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10403 A2=$abc$71324$new_n10488 ZN=$abc$71324$new_n10489
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10043 ZN=$abc$71324$new_n10490
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10029 A2=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10491
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10487 A2=$abc$71324$new_n10489 B=$abc$71324$new_n10490 ZN=$abc$71324$new_n10492
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10380 ZN=$abc$71324$new_n10493
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10382 ZN=$abc$71324$new_n10494
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10495
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10403 ZN=$abc$71324$new_n10496
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10402 ZN=$abc$71324$new_n10497
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10303 A2=$abc$71324$new_n10494 B=$abc$71324$new_n10496 ZN=$abc$71324$new_n10498
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10395 ZN=$abc$71324$new_n10499
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10393 ZN=$abc$71324$new_n10500
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10392 ZN=$abc$71324$new_n10501
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10459 A2=$abc$71324$new_n10500 ZN=$abc$71324$new_n10502
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10339 A2=$abc$71324$new_n10502 ZN=$abc$71324$new_n10503
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10338 A2=$abc$71324$new_n10503 ZN=$abc$71324$new_n10504
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10403 ZN=$abc$71324$new_n10505
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=$abc$71324$new_n10328 A2=$abc$71324$new_n10345 B1=$abc$71324$new_n10463 B2=$abc$71324$new_n10504 C1=$abc$71324$new_n10505 C2=$abc$71324$new_n10300 ZN=$abc$71324$new_n10506
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10498 A2=$abc$71324$new_n10499 A3=$abc$71324$new_n10506 ZN=$abc$71324$new_n10507
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n10507 ZN=$abc$71324$new_n10508
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10362 A3=$abc$71324$new_n10396 ZN=$abc$71324$new_n10509
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10469 A2=$abc$71324$new_n10483 A3=$abc$71324$new_n10509 ZN=$abc$71324$new_n10510
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10492 A2=$abc$71324$new_n10508 A3=$abc$71324$new_n10510 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10029 A2=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10512
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10122 ZN=$abc$71324$new_n10513
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10367 A2=$abc$71324$new_n10382 ZN=$abc$71324$new_n10514
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10515
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10516
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10495 A2=$abc$71324$new_n10516 ZN=$abc$71324$new_n10517
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10394 A2=$abc$71324$new_n10425 ZN=$abc$71324$new_n10518
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10518 ZN=$abc$71324$new_n10519
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10383 A2=$abc$71324$new_n10519 ZN=$abc$71324$new_n10520
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10304 ZN=$abc$71324$new_n10521
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10341 A2=$abc$71324$new_n10478 ZN=$abc$71324$new_n10522
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10522 B=$abc$71324$new_n10520 C=$abc$71324$new_n10517 ZN=$abc$71324$new_n10523
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10513 ZN=$abc$71324$new_n10524
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10345 ZN=$abc$71324$new_n10525
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n10367 ZN=$abc$71324$new_n10526
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10362 A2=$abc$71324$new_n10444 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n10527
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n10527 ZN=$abc$71324$new_n10528
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10463 ZN=$abc$71324$new_n10529
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10384 A2=$abc$71324$new_n10464 B1=$abc$71324$new_n10529 B2=$abc$71324$new_n10444 C=$abc$71324$new_n10528 ZN=$abc$71324$new_n10530
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10530 ZN=$abc$71324$new_n10531
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10314 ZN=$abc$71324$new_n10532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10322 A2=$abc$71324$new_n10359 ZN=$abc$71324$new_n10533
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10450 ZN=$abc$71324$new_n10534
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10449 ZN=$abc$71324$new_n10535
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10317 A2=$abc$71324$new_n10368 ZN=$abc$71324$new_n10536
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10535 A2=$abc$71324$new_n10536 B=$abc$71324$new_n10514 ZN=$abc$71324$new_n10537
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10537 B=$abc$71324$new_n10291 ZN=$abc$71324$new_n10538
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10122 ZN=$abc$71324$new_n10539
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[7] A2=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10540
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10538 A2=$abc$71324$new_n10539 ZN=$abc$71324$new_n10541
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10513 A2=$abc$71324$new_n10523 B=$abc$71324$new_n10531 C=$abc$71324$new_n10541 ZN=$abc$71324$new_n10542
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10542 ZN=$abc$71324$new_n10543
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10513 ZN=$abc$71324$new_n10544
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n10512 ZN=$abc$71324$new_n10545
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10281 A2=$abc$71324$new_n10517 B=$abc$71324$new_n10544 ZN=$abc$71324$new_n10546
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10464 A2=$abc$71324$new_n10479 ZN=$abc$71324$new_n10547
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10314 A2=$abc$71324$new_n10367 B=$abc$71324$new_n10385 C=$abc$71324$new_n10479 ZN=$abc$71324$new_n10548
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10378 ZN=$abc$71324$new_n10549
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10548 B1=$abc$71324$new_n10549 B2=$abc$71324$new_n10518 ZN=$abc$71324$new_n10550
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10464 A2=$abc$71324$new_n10479 B=$abc$71324$new_n10550 ZN=$abc$71324$new_n10551
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10465 A2=$abc$71324$new_n10551 ZN=$abc$71324$new_n10552
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10435 ZN=$abc$71324$new_n10553
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10553 ZN=$abc$71324$new_n10554
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10459 ZN=$abc$71324$new_n10555
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10316 A2=$abc$71324$new_n10502 ZN=$abc$71324$new_n10556
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10553 A2=$abc$71324$new_n10556 ZN=$abc$71324$new_n10557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n10423 A3=$abc$71324$new_n10557 ZN=$abc$71324$new_n10558
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n10557 ZN=$abc$71324$new_n10559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10543 A2=$abc$71324$new_n10546 A3=$abc$71324$new_n10552 A4=$abc$71324$new_n10558 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10443 A2=$abc$71324$new_n10515 ZN=$abc$71324$new_n10561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10290 A3=$abc$71324$new_n10407 A4=$abc$71324$new_n10553 ZN=$abc$71324$new_n10562
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10382 B=$abc$71324$new_n10384 C=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10443 A2=$abc$71324$new_n10515 B1=$abc$71324$new_n10562 B2=$abc$71324$new_n10563 ZN=$abc$71324$new_n10564
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10366 A2=$abc$71324$new_n10409 ZN=$abc$71324$new_n10565
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10313 A2=$abc$71324$new_n10360 B=$abc$71324$new_n10339 ZN=$abc$71324$new_n10566
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10565 A2=$abc$71324$new_n10566 ZN=$abc$71324$new_n10567
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10399 A2=$abc$71324$new_n10567 ZN=$abc$71324$new_n10568
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10375 A2=$abc$71324$new_n10564 B=$abc$71324$new_n10568 C=$abc$71324$new_n10373 ZN=$abc$71324$new_n10569
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10326 A2=$abc$71324$new_n10443 ZN=$abc$71324$new_n10570
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10280 A2=$abc$71324$new_n10570 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n10571
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n10317 ZN=$abc$71324$new_n10572
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10452 A2=$abc$71324$new_n10571 A3=$abc$71324$new_n10572 B=$abc$71324$new_n10293 ZN=$abc$71324$new_n10573
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10416 A2=$abc$71324$new_n10433 ZN=$abc$71324$new_n10574
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10416 A2=$abc$71324$new_n10433 B=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10575
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10367 A2=$abc$71324$new_n10429 B=$abc$71324$new_n10428 ZN=$abc$71324$new_n10576
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10438 A2=$abc$71324$new_n10575 A3=$abc$71324$new_n10576 B=$abc$71324$new_n10345 ZN=$abc$71324$new_n10577
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10451 ZN=$abc$71324$new_n10578
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10578 ZN=$abc$71324$new_n10579
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10317 A2=$abc$71324$new_n10451 ZN=$abc$71324$new_n10580
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10478 A2=$abc$71324$new_n10579 B=$abc$71324$new_n10403 ZN=$abc$71324$new_n10581
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10437 A2=$abc$71324$new_n10579 ZN=$abc$71324$new_n10582
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10367 ZN=$abc$71324$new_n10583
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10323 A2=$abc$71324$new_n10366 ZN=$abc$71324$new_n10584
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10367 A2=$abc$71324$new_n10388 ZN=$abc$71324$new_n10585
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10585 ZN=$abc$71324$new_n10586
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10340 A2=$abc$71324$new_n10451 ZN=$abc$71324$new_n10587
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10582 A2=$abc$71324$new_n10585 A3=$abc$71324$new_n10587 B=$abc$71324$new_n10463 ZN=$abc$71324$new_n10588
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10573 A2=$abc$71324$new_n10577 A3=$abc$71324$new_n10588 ZN=$abc$71324$new_n10589
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10581 A2=$abc$71324$new_n10589 B=$abc$71324$new_n10423 ZN=$abc$71324$new_n10590
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10294 A2=$abc$71324$new_n10339 ZN=$abc$71324$new_n10591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10458 B=$abc$71324$new_n10473 C=$abc$71324$new_n10591 ZN=$abc$71324$new_n10592
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10267 A2=$abc$71324$new_n10428 Z=$abc$71324$new_n10593
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10309 A2=$abc$71324$new_n10593 B=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10594
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10330 A2=$abc$71324$new_n10594 ZN=$abc$71324$new_n10595
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10267 A2=$abc$71324$new_n10269 ZN=$abc$71324$new_n10596
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10294 A2=$abc$71324$new_n10314 ZN=$abc$71324$new_n10597
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10596 ZN=$abc$71324$new_n10598
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10598 ZN=$abc$71324$new_n10599
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10443 A2=$abc$71324$new_n10598 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n10600
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10342 A2=$abc$71324$new_n10600 ZN=$abc$71324$new_n10601
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10595 B1=$abc$71324$new_n10601 B2=$abc$71324$new_n10345 C=$abc$71324$new_n10292 ZN=$abc$71324$new_n10602
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10043 ZN=$abc$71324$new_n10603
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10603 ZN=$abc$71324$new_n10604
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n10602 ZN=$abc$71324$new_n10605
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10569 A2=$abc$71324$new_n10605 B=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10606
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10590 A2=$abc$71324$new_n10592 A3=$abc$71324$new_n10606 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10347 ZN=$abc$71324$new_n10608
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10347 A3=$abc$71324$new_n10484 ZN=$abc$71324$new_n10609
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10122 A2=memory_registers_m.micro_pc[3] A3=$abc$71324$new_n10323 A4=$abc$71324$new_n10515 ZN=$abc$71324$new_n10610
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n10375 ZN=$abc$71324$new_n10611
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10374 ZN=$abc$71324$new_n10612
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10445 A2=$abc$71324$new_n10488 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10613
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10443 ZN=$abc$71324$new_n10614
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10362 A2=$abc$71324$new_n10410 A3=$abc$71324$new_n10444 ZN=$abc$71324$new_n10615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10410 A2=$abc$71324$new_n10614 ZN=$abc$71324$new_n10616
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10362 A2=$abc$71324$new_n10410 A3=$abc$71324$new_n10614 ZN=$abc$71324$new_n10617
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10469 A2=$abc$71324$new_n10483 A3=$abc$71324$new_n10617 ZN=$abc$71324$new_n10618
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10463 ZN=$abc$71324$new_n10619
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10339 A2=$abc$71324$new_n10424 ZN=$abc$71324$new_n10620
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10620 ZN=$abc$71324$new_n10621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=memory_registers_m.micro_pc[6] A2=memory_registers_m.micro_pc[4] A3=$abc$71324$new_n10211 A4=$abc$71324$new_n10325 ZN=$abc$71324$new_n10622
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10498 A2=$abc$71324$new_n10499 A3=$abc$71324$new_n10610 A4=$abc$71324$new_n10622 ZN=$abc$71324$new_n10623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10338 A2=$abc$71324$new_n10620 B=$abc$71324$new_n10619 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10624
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10611 A2=$abc$71324$new_n10613 B1=$abc$71324$new_n10623 B2=$abc$71324$new_n10423 C=$abc$71324$new_n10624 ZN=$abc$71324$new_n10625
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10517 A2=$abc$71324$new_n10611 ZN=$abc$71324$new_n10626
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10425 ZN=$abc$71324$new_n10627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10424 ZN=$abc$71324$new_n10628
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10609 A2=$abc$71324$new_n10618 A3=$abc$71324$new_n10625 A4=$abc$71324$new_n10626 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10304 A2=$abc$71324$new_n10495 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n10630
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10513 ZN=$abc$71324$new_n10631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10293 ZN=$abc$71324$new_n10632
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10424 A3=$abc$71324$new_n10512 ZN=$abc$71324$new_n10633
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10385 ZN=$abc$71324$new_n10634
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10301 A2=$abc$71324$new_n10316 ZN=$abc$71324$new_n10635
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10291 A2=$abc$71324$new_n10635 ZN=$abc$71324$new_n10636
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10512 A2=$abc$71324$new_n10630 B1=$abc$71324$new_n10636 B2=$abc$71324$new_n10539 ZN=$abc$71324$new_n10637
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10531 A2=$abc$71324$new_n10633 A3=$abc$71324$new_n10637 ZN=$abc$71324$new_n10638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10585 ZN=$abc$71324$new_n10639
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10639 ZN=$abc$71324$new_n10640
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10280 B=$abc$71324$new_n10639 ZN=$abc$71324$new_n10641
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10498 A2=$abc$71324$new_n10559 ZN=$abc$71324$new_n10642
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10638 B1=$abc$71324$new_n10641 B2=$abc$71324$new_n10544 C1=$abc$71324$new_n10642 C2=$abc$71324$new_n10423 ZN=$abc$71324$new_n10643
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10552 A2=$abc$71324$new_n10643 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10375 A2=$abc$71324$new_n10378 ZN=$abc$71324$new_n10645
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10394 ZN=$abc$71324$new_n10646
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10425 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n10647
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10647 ZN=$abc$71324$new_n10648
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10300 A2=$abc$71324$new_n10325 ZN=$abc$71324$new_n10649
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10300 A3=$abc$71324$new_n10325 ZN=$abc$71324$new_n10650
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10648 A3=$abc$71324$new_n10650 ZN=$abc$71324$new_n10651
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10503 ZN=$abc$71324$new_n10652
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10337 A2=$abc$71324$new_n10515 B=$abc$71324$new_n10651 C=$abc$71324$new_n10652 ZN=$abc$71324$new_n10653
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10540 A2=$abc$71324$new_n10653 ZN=$abc$71324$new_n10654
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10315 A2=$abc$71324$new_n10378 ZN=$abc$71324$new_n10655
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10315 A2=$abc$71324$new_n10599 B=$abc$71324$new_n10378 ZN=$abc$71324$new_n10656
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n10304 A3=$abc$71324$new_n10396 ZN=$abc$71324$new_n10657
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10444 ZN=$abc$71324$new_n10658
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10443 ZN=$abc$71324$new_n10659
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10659 ZN=$abc$71324$new_n10660
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10657 B=$abc$71324$new_n10658 C=$abc$71324$new_n10656 ZN=$abc$71324$new_n10661
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10402 A2=$abc$71324$new_n10514 ZN=$abc$71324$new_n10662
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10450 ZN=$abc$71324$new_n10663
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[2] A2=memory_registers_m.micro_pc[3] A3=$abc$71324$new_n10450 ZN=$abc$71324$new_n10664
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10661 B1=$abc$71324$new_n10664 B2=$abc$71324$new_n10497 C=$abc$71324$new_n10662 ZN=$abc$71324$new_n10665
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10376 ZN=$abc$71324$new_n10666
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10158 A3=$abc$71324$new_n10242 ZN=$abc$71324$new_n10667
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[0] A2=$abc$71324$new_n10667 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n10668
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10668 ZN=$abc$71324$new_n10669
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10383 ZN=$abc$71324$new_n10670
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10517 A2=$abc$71324$new_n10613 A3=$abc$71324$new_n10670 ZN=$abc$71324$new_n10671
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10328 A2=$abc$71324$new_n10524 B1=$abc$71324$new_n10615 B2=$abc$71324$new_n10645 C=$abc$71324$new_n10654 ZN=$abc$71324$new_n10672
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n10671 ZN=$abc$71324$new_n10673
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10487 A2=$abc$71324$new_n10673 Z=$abc$71324$new_n10674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10603 A2=$abc$71324$new_n10665 B1=$abc$71324$new_n10674 B2=$abc$71324$new_n10490 ZN=$abc$71324$new_n10675
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10672 B=$abc$71324$new_n10675 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10584 ZN=$abc$71324$new_n10677
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10449 A2=$abc$71324$new_n10457 ZN=$abc$71324$new_n10678
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10294 A3=$abc$71324$new_n10450 ZN=$abc$71324$new_n10679
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10316 A2=$abc$71324$new_n10415 ZN=$abc$71324$new_n10680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10679 B=$abc$71324$new_n10680 C=$abc$71324$new_n10566 ZN=$abc$71324$new_n10681
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10677 A2=$abc$71324$new_n10681 Z=$abc$71324$new_n10682
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10663 ZN=$abc$71324$new_n10683
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10340 A2=$abc$71324$new_n10663 ZN=$abc$71324$new_n10684
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10526 A2=$abc$71324$new_n10684 ZN=$abc$71324$new_n10685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10478 A3=$abc$71324$new_n10685 ZN=$abc$71324$new_n10686
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10241 A2=$abc$71324$new_n10332 ZN=$abc$71324$new_n10687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10687 ZN=$abc$71324$new_n10688
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10302 A2=$abc$71324$new_n10367 ZN=$abc$71324$new_n10689
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10686 A2=$abc$71324$new_n10689 B=$abc$71324$new_n10347 C=$abc$71324$new_n10682 ZN=$abc$71324$new_n10690
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10368 ZN=$abc$71324$new_n10691
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10369 ZN=$abc$71324$new_n10692
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10321 ZN=$abc$71324$new_n10693
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10321 A2=$abc$71324$new_n10692 ZN=$abc$71324$new_n10694
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10593 A2=$abc$71324$new_n10694 B=$abc$71324$new_n10397 ZN=$abc$71324$new_n10695
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10570 ZN=$abc$71324$new_n10696
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10630 A2=$abc$71324$new_n10656 A3=$abc$71324$new_n10696 ZN=$abc$71324$new_n10697
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10695 A2=$abc$71324$new_n10697 B=$abc$71324$new_n10513 ZN=$abc$71324$new_n10698
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10534 ZN=$abc$71324$new_n10699
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10413 A3=$abc$71324$new_n10534 ZN=$abc$71324$new_n10700
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10350 ZN=$abc$71324$new_n10701
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10417 B1=$abc$71324$new_n10700 B2=$abc$71324$new_n10701 C=$abc$71324$new_n10404 ZN=$abc$71324$new_n10702
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10391 A2=$abc$71324$new_n10541 A3=$abc$71324$new_n10690 A4=$abc$71324$new_n10702 ZN=$abc$71324$new_n10703
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10698 A2=$abc$71324$new_n10703 B=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10704
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10302 A2=$abc$71324$new_n10320 ZN=$abc$71324$new_n10705
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10275 ZN=$abc$71324$new_n10706
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10269 ZN=$abc$71324$new_n10707
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10707 ZN=$abc$71324$new_n10708
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10269 A2=$abc$71324$new_n10706 ZN=$abc$71324$new_n10709
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10500 A3=$abc$71324$new_n10709 ZN=$abc$71324$new_n10710
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10705 A2=$abc$71324$new_n10710 ZN=$abc$71324$new_n10711
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10649 B=$abc$71324$new_n10711 C=$abc$71324$new_n10211 ZN=$abc$71324$new_n10712
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10350 A3=$abc$71324$new_n10451 A4=$abc$71324$new_n10628 ZN=$abc$71324$new_n10713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n10713 ZN=$abc$71324$new_n10714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10437 A2=$abc$71324$new_n10579 A3=$abc$71324$new_n10714 ZN=$abc$71324$new_n10715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10712 A3=$abc$71324$new_n10715 ZN=$abc$71324$new_n10716
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10279 A2=$abc$71324$new_n10326 A3=$abc$71324$new_n10443 B=$abc$71324$new_n10293 ZN=$abc$71324$new_n10717
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10297 A2=$abc$71324$new_n10555 ZN=$abc$71324$new_n10718
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10718 ZN=$abc$71324$new_n10719
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10328 A2=$abc$71324$new_n10430 A3=$abc$71324$new_n10719 B=$abc$71324$new_n10345 ZN=$abc$71324$new_n10720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10716 A2=$abc$71324$new_n10717 A3=$abc$71324$new_n10720 ZN=$abc$71324$new_n10721
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10307 ZN=$abc$71324$new_n10722
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10617 ZN=$abc$71324$new_n10723
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10722 A2=$abc$71324$new_n10723 B=$abc$71324$new_n10550 ZN=$abc$71324$new_n10724
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n10721 B1=$abc$71324$new_n10724 B2=$abc$71324$new_n10465 ZN=$abc$71324$new_n10725
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10704 A2=$abc$71324$new_n10725 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10290 B=$abc$71324$new_n10384 C=$abc$71324$new_n10553 ZN=$abc$71324$new_n10727
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10727 ZN=$abc$71324$new_n10728
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10377 A2=$abc$71324$new_n10494 B1=$abc$71324$new_n10727 B2=$abc$71324$new_n10211 ZN=$abc$71324$new_n10729
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10347 ZN=$abc$71324$new_n10730
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10730 ZN=$abc$71324$new_n10731
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10284 A2=$abc$71324$new_n10539 B1=$abc$71324$new_n10689 B2=$abc$71324$new_n10731 ZN=$abc$71324$new_n10732
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10405 A2=$abc$71324$new_n10407 B=$abc$71324$new_n10732 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10733
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10329 B1=$abc$71324$new_n10338 B2=$abc$71324$new_n10516 ZN=$abc$71324$new_n10734
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10512 A2=$abc$71324$new_n10734 B=$abc$71324$new_n10733 ZN=$abc$71324$new_n10735
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10338 A2=$abc$71324$new_n10628 ZN=$abc$71324$new_n10736
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10736 ZN=$abc$71324$new_n10737
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10337 A2=$abc$71324$new_n10435 B=$abc$71324$new_n10187 C=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10738
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10639 A2=$abc$71324$new_n10737 A3=$abc$71324$new_n10738 ZN=$abc$71324$new_n10739
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10351 A2=$abc$71324$new_n10378 A3=$abc$71324$new_n10709 ZN=$abc$71324$new_n10740
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10687 ZN=$abc$71324$new_n10741
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10435 ZN=$abc$71324$new_n10742
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n10515 ZN=$abc$71324$new_n10743
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10350 A2=$abc$71324$new_n10743 ZN=$abc$71324$new_n10744
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10395 A2=$abc$71324$new_n10631 B=$abc$71324$new_n10744 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10745
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10525 A2=$abc$71324$new_n10741 A3=$abc$71324$new_n10742 B=$abc$71324$new_n10745 ZN=$abc$71324$new_n10746
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10539 A2=$abc$71324$new_n10739 B1=$abc$71324$new_n10740 B2=$abc$71324$new_n10512 C=$abc$71324$new_n10746 ZN=$abc$71324$new_n10747
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10612 A2=$abc$71324$new_n10729 B1=$abc$71324$new_n10735 B2=$abc$71324$new_n10747 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10275 A2=$abc$71324$new_n10319 B=$abc$71324$new_n10447 ZN=$abc$71324$new_n10749
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10340 A2=$abc$71324$new_n10451 B=$abc$71324$new_n10478 ZN=$abc$71324$new_n10750
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10409 ZN=$abc$71324$new_n10751
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10323 ZN=$abc$71324$new_n10752
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10375 A2=$abc$71324$new_n10398 A3=$abc$71324$new_n10751 A4=$abc$71324$new_n10752 ZN=$abc$71324$new_n10753
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10524 A2=$abc$71324$new_n10621 B=$abc$71324$new_n10753 ZN=$abc$71324$new_n10754
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10367 A2=$abc$71324$new_n10425 ZN=$abc$71324$new_n10755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10402 A2=$abc$71324$new_n10755 ZN=$abc$71324$new_n10756
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10756 ZN=$abc$71324$new_n10757
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10730 A2=$abc$71324$new_n10749 B1=$abc$71324$new_n10756 B2=$abc$71324$new_n10029 C=$abc$71324$new_n10754 ZN=$abc$71324$new_n10758
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10399 A2=$abc$71324$new_n10750 B=$abc$71324$new_n10758 ZN=$abc$71324$new_n10759
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10316 A2=$abc$71324$new_n10360 ZN=$abc$71324$new_n10760
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10340 A2=$abc$71324$new_n10663 B=$abc$71324$new_n10760 ZN=$abc$71324$new_n10761
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10761 ZN=$abc$71324$new_n10762
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10439 A2=$abc$71324$new_n10553 B=$abc$71324$new_n10403 ZN=$abc$71324$new_n10763
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10521 B1=$abc$71324$new_n10761 B2=$abc$71324$new_n10345 C=$abc$71324$new_n10763 ZN=$abc$71324$new_n10764
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10326 A2=$abc$71324$new_n10337 ZN=$abc$71324$new_n10765
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n10765 ZN=$abc$71324$new_n10766
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10326 A2=$abc$71324$new_n10337 B=$abc$71324$new_n10377 ZN=$abc$71324$new_n10767
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10304 A2=$abc$71324$new_n10664 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n10768
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10766 A2=$abc$71324$new_n10768 B=$abc$71324$new_n10611 ZN=$abc$71324$new_n10769
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10759 B1=$abc$71324$new_n10764 B2=$abc$71324$new_n10604 C=$abc$71324$new_n10769 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10345 ZN=$abc$71324$new_n10771
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10308 A2=$abc$71324$new_n10771 ZN=$abc$71324$new_n10772
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10335 A3=$abc$71324$new_n10463 ZN=$abc$71324$new_n10773
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10773 ZN=$abc$71324$new_n10774
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10526 B=$abc$71324$new_n10772 C=$abc$71324$new_n10774 ZN=$abc$71324$new_n10775
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10491 A2=$abc$71324$new_n10775 ZN=$abc$71324$new_n10776
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10272 B=$abc$71324$new_n10158 ZN=$abc$71324$new_n10777
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10533 A2=$abc$71324$new_n10777 ZN=$abc$71324$new_n10778
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10359 B=$abc$71324$new_n10444 ZN=$abc$71324$new_n10779
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10377 A2=$abc$71324$new_n10778 B1=$abc$71324$new_n10779 B2=$abc$71324$new_n10282 ZN=$abc$71324$new_n10780
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10348 ZN=$abc$71324$new_n10781
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n10347 ZN=$abc$71324$new_n10782
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10780 A2=$abc$71324$new_n10782 ZN=$abc$71324$new_n10783
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10307 A2=$abc$71324$new_n10395 B=$abc$71324$new_n10423 C=$abc$71324$new_n10345 ZN=$abc$71324$new_n10784
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10402 A2=$abc$71324$new_n10465 ZN=$abc$71324$new_n10785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10339 A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10786
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10782 ZN=$abc$71324$new_n10787
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10465 ZN=$abc$71324$new_n10788
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=$abc$71324$new_n10722 A2=$abc$71324$new_n10784 B1=$abc$71324$new_n10786 B2=$abc$71324$new_n10788 C1=$abc$71324$new_n10785 C2=$abc$71324$new_n10565 ZN=$abc$71324$new_n10789
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10776 A2=$abc$71324$new_n10783 A3=$abc$71324$new_n10789 ZN=$abc$71324$new_n10790
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10381 ZN=$abc$71324$new_n10791
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10326 B1=$abc$71324$new_n10397 B2=$abc$71324$new_n10303 ZN=$abc$71324$new_n10792
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10274 A2=$abc$71324$new_n10289 B=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10793
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10793 B=$abc$71324$new_n10760 ZN=$abc$71324$new_n10794
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10497 A2=$abc$71324$new_n10752 A3=$abc$71324$new_n10791 B1=$abc$71324$new_n10792 B2=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10795
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n10794 B=$abc$71324$new_n10795 ZN=$abc$71324$new_n10796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10604 A2=$abc$71324$new_n10796 B=$abc$71324$new_n10790 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10316 A2=$abc$71324$new_n10360 B=$abc$71324$new_n10211 ZN=$abc$71324$new_n10798
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10700 ZN=$abc$71324$new_n10799
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10360 A2=$abc$71324$new_n10366 ZN=$abc$71324$new_n10800
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10360 A2=$abc$71324$new_n10366 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10801
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10798 A2=$abc$71324$new_n10799 B=$abc$71324$new_n10801 C=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10802
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10394 A2=$abc$71324$new_n10464 ZN=$abc$71324$new_n10803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10763 A2=$abc$71324$new_n10802 A3=$abc$71324$new_n10803 B=$abc$71324$new_n10603 ZN=$abc$71324$new_n10804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10503 A2=$abc$71324$new_n10798 ZN=$abc$71324$new_n10805
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10307 B1=$abc$71324$new_n10689 B2=$abc$71324$new_n10805 ZN=$abc$71324$new_n10806
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10806 B=$abc$71324$new_n10756 ZN=$abc$71324$new_n10807
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10287 A3=$abc$71324$new_n10366 ZN=$abc$71324$new_n10808
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10341 A2=$abc$71324$new_n10556 A3=$abc$71324$new_n10808 ZN=$abc$71324$new_n10809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n10585 ZN=$abc$71324$new_n10810
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10809 B=$abc$71324$new_n10772 ZN=$abc$71324$new_n10811
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10810 A2=$abc$71324$new_n10811 B=$abc$71324$new_n10491 ZN=$abc$71324$new_n10812
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10444 B=$abc$71324$new_n10478 C=$abc$71324$new_n10786 ZN=$abc$71324$new_n10813
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10813 ZN=$abc$71324$new_n10814
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10313 ZN=$abc$71324$new_n10815
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10314 ZN=$abc$71324$new_n10816
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10449 ZN=$abc$71324$new_n10817
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10352 A2=$abc$71324$new_n10816 ZN=$abc$71324$new_n10818
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10351 A2=$abc$71324$new_n10815 ZN=$abc$71324$new_n10819
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10445 A2=$abc$71324$new_n10464 ZN=$abc$71324$new_n10820
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n10364 B1=$abc$71324$new_n10505 B2=$abc$71324$new_n10818 C=$abc$71324$new_n10820 ZN=$abc$71324$new_n10821
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10662 A2=$abc$71324$new_n10814 A3=$abc$71324$new_n10821 ZN=$abc$71324$new_n10822
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n10807 B1=$abc$71324$new_n10822 B2=$abc$71324$new_n10465 C=$abc$71324$new_n10812 ZN=$abc$71324$new_n10823
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10804 A2=$abc$71324$new_n10823 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10320 A2=$abc$71324$new_n10361 ZN=$abc$71324$new_n10825
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10572 A3=$abc$71324$new_n10825 ZN=$abc$71324$new_n10826
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10267 A2=$abc$71324$new_n10406 B=$abc$71324$new_n10211 ZN=$abc$71324$new_n10827
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10786 A2=$abc$71324$new_n10826 B=$abc$71324$new_n10827 C=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10828
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10505 A2=$abc$71324$new_n10818 B=$abc$71324$new_n10828 ZN=$abc$71324$new_n10829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10325 A2=$abc$71324$new_n10374 A3=$abc$71324$new_n10377 ZN=$abc$71324$new_n10830
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10513 A2=$abc$71324$new_n10792 B=$abc$71324$new_n10830 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10831
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10831 ZN=$abc$71324$new_n10832
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10772 B=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n10833
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10466 A2=$abc$71324$new_n10829 B1=$abc$71324$new_n10832 B2=$abc$71324$new_n10833 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10778 B=$abc$71324$new_n10668 C=$abc$71324$new_n10524 ZN=$abc$71324$new_n10835
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10335 ZN=$abc$71324$new_n10836
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10667 A2=$abc$71324$new_n10836 B=$abc$71324$new_n10743 ZN=$abc$71324$new_n10837
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10366 A2=$abc$71324$new_n10369 A3=$abc$71324$new_n10501 ZN=$abc$71324$new_n10838
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10838 ZN=$abc$71324$new_n10839
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10478 A2=$abc$71324$new_n10838 B=$abc$71324$new_n10730 ZN=$abc$71324$new_n10840
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10407 A2=$abc$71324$new_n10635 ZN=$abc$71324$new_n10841
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10404 A2=$abc$71324$new_n10841 B=$abc$71324$new_n10840 C=$abc$71324$new_n10837 ZN=$abc$71324$new_n10842
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10835 A2=$abc$71324$new_n10842 ZN=$abc$71324$new_n10843
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10843 ZN=$abc$71324$new_n10844
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10352 A2=$abc$71324$new_n10691 ZN=$abc$71324$new_n10845
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10304 B1=$abc$71324$new_n10398 B2=$abc$71324$new_n10845 ZN=$abc$71324$new_n10846
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10839 B=$abc$71324$new_n10846 C=$abc$71324$new_n10640 ZN=$abc$71324$new_n10847
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10751 A2=$abc$71324$new_n10771 A3=$abc$71324$new_n10815 B1=$abc$71324$new_n10847 B2=$abc$71324$new_n10122 ZN=$abc$71324$new_n10848
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n10848 ZN=$abc$71324$new_n10849
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10486 A2=$abc$71324$new_n10608 B=$abc$71324$new_n10844 C=$abc$71324$new_n10849 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10838 B=$abc$71324$new_n10827 C=$abc$71324$new_n10540 ZN=$abc$71324$new_n10851
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10364 A2=$abc$71324$new_n10399 B=$abc$71324$new_n10851 ZN=$abc$71324$new_n10852
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10852 B=$abc$71324$new_n10626 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10364 A2=$abc$71324$new_n10399 B1=$abc$71324$new_n10757 B2=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n10854
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10304 ZN=$abc$71324$new_n10855
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10404 A2=$abc$71324$new_n10583 ZN=$abc$71324$new_n10856
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10668 A2=$abc$71324$new_n10855 Z=$abc$71324$new_n10857
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n10772 B1=$abc$71324$new_n10857 B2=$abc$71324$new_n10468 C=$abc$71324$new_n10043 ZN=$abc$71324$new_n10858
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n10854 B1=$abc$71324$new_n10856 B2=$abc$71324$new_n10858 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10296 A2=$abc$71324$new_n10596 B=$abc$71324$new_n10278 ZN=$abc$71324$new_n10860
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10860 ZN=$abc$71324$new_n10861
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10861 ZN=$abc$71324$new_n10862
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10304 A2=$abc$71324$new_n10628 ZN=$abc$71324$new_n10863
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10501 A2=$abc$71324$new_n10691 ZN=$abc$71324$new_n10864
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10862 A2=$abc$71324$new_n10863 ZN=$abc$71324$new_n10865
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10450 B=$abc$71324$new_n10158 ZN=$abc$71324$new_n10866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10451 ZN=$abc$71324$new_n10867
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10323 A2=$abc$71324$new_n10867 ZN=$abc$71324$new_n10868
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10866 ZN=$abc$71324$new_n10869
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10424 ZN=$abc$71324$new_n10870
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n10868 A3=$abc$71324$new_n10870 ZN=$abc$71324$new_n10871
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10650 A3=$abc$71324$new_n10865 B1=$abc$71324$new_n10868 B2=$abc$71324$new_n10870 B3=$abc$71324$new_n10516 ZN=$abc$71324$new_n10872
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10539 A2=$abc$71324$new_n10872 Z=$abc$71324$new_n10873
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10468 A2=$abc$71324$new_n10483 A3=$abc$71324$new_n10616 ZN=$abc$71324$new_n10874
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n10377 ZN=$abc$71324$new_n10875
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10299 B=$abc$71324$new_n10635 ZN=$abc$71324$new_n10876
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10399 A2=$abc$71324$new_n10876 ZN=$abc$71324$new_n10877
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10425 A2=$abc$71324$new_n10875 B=$abc$71324$new_n10877 C=$abc$71324$new_n10874 ZN=$abc$71324$new_n10878
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10574 A2=$abc$71324$new_n10578 B=$abc$71324$new_n10377 ZN=$abc$71324$new_n10879
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10431 A2=$abc$71324$new_n10879 B=$abc$71324$new_n10513 ZN=$abc$71324$new_n10880
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10880 ZN=$abc$71324$new_n10881
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10873 A3=$abc$71324$new_n10878 A4=$abc$71324$new_n10880 ZN=$abc$71324$new_n10882
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n10578 B=$abc$71324$new_n10656 ZN=$abc$71324$new_n10883
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10883 ZN=$abc$71324$new_n10884
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10395 A2=$abc$71324$new_n10443 A3=$abc$71324$new_n10694 B=$abc$71324$new_n10397 ZN=$abc$71324$new_n10885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10883 A2=$abc$71324$new_n10885 ZN=$abc$71324$new_n10886
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10658 A2=$abc$71324$new_n10886 B=$abc$71324$new_n10512 ZN=$abc$71324$new_n10887
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10681 Z=$abc$71324$new_n10888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n10686 A3=$abc$71324$new_n10888 ZN=$abc$71324$new_n10889
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10383 A2=$abc$71324$new_n10728 ZN=$abc$71324$new_n10890
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10351 ZN=$abc$71324$new_n10891
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10369 A2=$abc$71324$new_n10891 ZN=$abc$71324$new_n10892
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10279 ZN=$abc$71324$new_n10893
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10495 B1=$abc$71324$new_n10892 B2=$abc$71324$new_n10893 C=$abc$71324$new_n10403 ZN=$abc$71324$new_n10894
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n10890 B1=$abc$71324$new_n10894 B2=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n10895
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10887 A3=$abc$71324$new_n10889 A4=$abc$71324$new_n10895 Z=$abc$71324$new_n10896
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10882 A2=$abc$71324$new_n10896 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10461 A2=$abc$71324$new_n10529 Z=$abc$71324$new_n10898
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10437 A2=$abc$71324$new_n10619 ZN=$abc$71324$new_n10899
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10550 A2=$abc$71324$new_n10898 B=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n10900
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10437 A2=$abc$71324$new_n10619 B1=$abc$71324$new_n10632 B2=$abc$71324$new_n10453 C=$abc$71324$new_n10881 ZN=$abc$71324$new_n10901
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10414 B=$abc$71324$new_n10355 ZN=$abc$71324$new_n10902
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10330 B1=$abc$71324$new_n10516 B2=$abc$71324$new_n10304 C=$abc$71324$new_n10695 ZN=$abc$71324$new_n10903
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10884 A2=$abc$71324$new_n10903 B=$abc$71324$new_n10512 ZN=$abc$71324$new_n10904
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10541 A2=$abc$71324$new_n10904 ZN=$abc$71324$new_n10905
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10396 A2=$abc$71324$new_n10679 B=$abc$71324$new_n10283 ZN=$abc$71324$new_n10906
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10502 ZN=$abc$71324$new_n10907
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10479 A2=$abc$71324$new_n10838 A3=$abc$71324$new_n10907 ZN=$abc$71324$new_n10908
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10902 B1=$abc$71324$new_n10908 B2=memory_registers_m.micro_pc[5] C=$abc$71324$new_n10906 ZN=$abc$71324$new_n10909
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10909 ZN=$abc$71324$new_n10910
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10700 ZN=$abc$71324$new_n10911
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10383 B=$abc$71324$new_n10387 C=$abc$71324$new_n10418 ZN=$abc$71324$new_n10912
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n10910 B1=$abc$71324$new_n10912 B2=$abc$71324$new_n10374 C=$abc$71324$new_n10905 ZN=$abc$71324$new_n10913
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10405 A2=$abc$71324$new_n10635 B1=$abc$71324$new_n10911 B2=$abc$71324$new_n10375 ZN=$abc$71324$new_n10914
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10284 A2=$abc$71324$new_n10539 B=$abc$71324$new_n10914 C=$abc$71324$new_n10043 ZN=$abc$71324$new_n10915
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10913 A2=$abc$71324$new_n10915 ZN=$abc$71324$new_n10916
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10873 A2=$abc$71324$new_n10900 A3=$abc$71324$new_n10901 B=$abc$71324$new_n10916 ZN=$abc$71324$new_n10917
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10917 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10303 B=$abc$71324$new_n10651 C=$abc$71324$new_n10871 ZN=$abc$71324$new_n10919
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10736 B=$abc$71324$new_n10509 C=$abc$71324$new_n10468 ZN=$abc$71324$new_n10920
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10320 A2=$abc$71324$new_n10388 ZN=$abc$71324$new_n10921
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10446 A2=$abc$71324$new_n10921 B=$abc$71324$new_n10631 ZN=$abc$71324$new_n10922
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10540 A2=$abc$71324$new_n10919 B=$abc$71324$new_n10920 C=$abc$71324$new_n10922 ZN=$abc$71324$new_n10923
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n10923 ZN=$abc$71324$new_n10924
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n10423 A3=$abc$71324$new_n10434 ZN=$abc$71324$new_n10925
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10347 A3=$abc$71324$new_n10906 ZN=$abc$71324$new_n10926
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10417 A3=$abc$71324$new_n10611 ZN=$abc$71324$new_n10927
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n10925 A2=$abc$71324$new_n10926 A3=$abc$71324$new_n10927 Z=$abc$71324$new_n10928
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10388 ZN=$abc$71324$new_n10929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10924 A2=$abc$71324$new_n10928 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10580 A2=$abc$71324$new_n10587 B=$abc$71324$new_n10423 C=$abc$71324$new_n10463 ZN=$abc$71324$new_n10931
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10384 A2=$abc$71324$new_n10479 ZN=$abc$71324$new_n10932
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10399 A2=$abc$71324$new_n10932 B=$abc$71324$new_n10914 ZN=$abc$71324$new_n10933
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10730 A2=$abc$71324$new_n10838 B=$abc$71324$new_n10933 ZN=$abc$71324$new_n10934
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10934 ZN=$abc$71324$new_n10935
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10931 A2=$abc$71324$new_n10935 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10381 A2=$abc$71324$new_n10496 B1=$abc$71324$new_n10505 B2=$abc$71324$new_n10323 ZN=$abc$71324$new_n10937
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10283 A3=$abc$71324$new_n10304 B=$abc$71324$new_n10937 ZN=$abc$71324$new_n10938
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10362 A2=$abc$71324$new_n10771 ZN=$abc$71324$new_n10939
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10938 A2=$abc$71324$new_n10939 B=$abc$71324$new_n10603 ZN=$abc$71324$new_n10940
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n10436 B1=$abc$71324$new_n10669 B2=$abc$71324$new_n10283 ZN=$abc$71324$new_n10941
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10467 ZN=$abc$71324$new_n10942
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10490 A2=$abc$71324$new_n10547 B1=$abc$71324$new_n10781 B2=$abc$71324$new_n10941 ZN=$abc$71324$new_n10943
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10338 A2=$abc$71324$new_n10942 B=$abc$71324$new_n10943 C=$abc$71324$new_n10940 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[34]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10631 ZN=$abc$71324$new_n10945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10393 ZN=$abc$71324$new_n10946
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10393 B=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n10947
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10379 A3=$abc$71324$new_n10500 B=$abc$71324$new_n10947 ZN=$abc$71324$new_n10948
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10436 B=$abc$71324$new_n10122 ZN=$abc$71324$new_n10949
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10326 A2=$abc$71324$new_n10515 B1=$abc$71324$new_n10948 B2=$abc$71324$new_n10949 ZN=$abc$71324$new_n10950
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10466 A3=$abc$71324$new_n10950 B1=$abc$71324$new_n10945 B2=$abc$71324$new_n10407 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10398 A2=$abc$71324$new_n10836 ZN=$abc$71324$new_n10952
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10435 A2=$abc$71324$new_n10515 B=$abc$71324$new_n10952 ZN=$abc$71324$new_n10953
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10394 A2=$abc$71324$new_n10464 B1=$abc$71324$new_n10953 B2=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n10954
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10327 A2=$abc$71324$new_n10516 B=$abc$71324$new_n10662 ZN=$abc$71324$new_n10955
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10465 A2=$abc$71324$new_n10955 ZN=$abc$71324$new_n10956
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10409 A3=$abc$71324$new_n10787 ZN=$abc$71324$new_n10957
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10957 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69853
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10787 ZN=$abc$71324$new_n10959
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10317 A2=$abc$71324$new_n10425 ZN=$abc$71324$new_n10960
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10960 ZN=$abc$71324$new_n10961
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10810 A2=$abc$71324$new_n10961 ZN=$abc$71324$new_n10962
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10490 A2=$abc$71324$new_n10962 ZN=$abc$71324$new_n10963
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[2] A2=$abc$71324$new_n10793 B=$abc$71324$new_n10798 ZN=$abc$71324$new_n10964
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10308 B=$abc$71324$new_n10545 ZN=$abc$71324$new_n10965
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10603 A2=$abc$71324$new_n10954 B1=$abc$71324$new_n10964 B2=$abc$71324$new_n10965 ZN=$abc$71324$new_n10966
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10956 A2=$abc$71324$new_n10957 A3=$abc$71324$new_n10963 A4=$abc$71324$new_n10966 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10284 A2=$abc$71324$new_n10781 ZN=$abc$71324$new_n10968
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10285 A2=$abc$71324$new_n10561 ZN=$abc$71324$new_n10969
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10781 A2=$abc$71324$new_n10969 ZN=$abc$71324$new_n10970
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10970 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70243
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10347 A3=$abc$71324$new_n10377 ZN=$abc$71324$new_n10972
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n10603 ZN=$abc$71324$new_n10973
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10972 A2=$abc$71324$new_n10973 ZN=$abc$71324$new_n10974
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10303 A2=$abc$71324$new_n10974 ZN=$abc$71324$new_n10975
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10448 A2=$abc$71324$new_n10785 B=$abc$71324$new_n10970 C=$abc$71324$new_n10975 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10211 A3=$abc$71324$new_n10348 A4=$abc$71324$new_n10688 Z=$abc$71324$new_n10977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10396 A2=$abc$71324$new_n10972 B=$abc$71324$new_n10975 C=$abc$71324$new_n10977 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10310 A2=$abc$71324$new_n10973 B=$abc$71324$new_n10977 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n10465 A3=$abc$71324$new_n10515 ZN=$abc$71324$new_n10980
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10327 A2=$abc$71324$new_n10980 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10303 A2=$abc$71324$new_n10397 A3=$abc$71324$new_n10611 ZN=$abc$71324$new_n10982
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10327 A2=$abc$71324$new_n10980 B=$abc$71324$new_n10982 C=$abc$71324$new_n10968 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10760 A2=$abc$71324$new_n10945 B=$abc$71324$new_n10957 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[65]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10667 B=$abc$71324$new_n10659 ZN=$abc$71324$new_n10985
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10467 A3=$abc$71324$new_n10985 ZN=$abc$71324$new_n10986
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10760 A2=$abc$71324$new_n10945 B=$abc$71324$new_n10957 C=$abc$71324$new_n10986 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[66]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10813 A2=$abc$71324$new_n10839 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n10988
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10946 B=$abc$71324$new_n10988 ZN=$abc$71324$new_n10989
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10685 ZN=$abc$71324$new_n10990
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10392 ZN=$abc$71324$new_n10991
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n10991 ZN=$abc$71324$new_n10992
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n10991 ZN=$abc$71324$new_n10993
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10752 A2=$abc$71324$new_n10993 ZN=$abc$71324$new_n10994
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10655 A2=$abc$71324$new_n10658 A3=$abc$71324$new_n10990 A4=$abc$71324$new_n10994 ZN=$abc$71324$new_n10995
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10864 B=$abc$71324$new_n10995 ZN=$abc$71324$new_n10996
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10412 A2=$abc$71324$new_n10891 ZN=$abc$71324$new_n10997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10864 A2=$abc$71324$new_n10997 ZN=$abc$71324$new_n10998
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10459 A3=$abc$71324$new_n10500 B=$abc$71324$new_n10946 ZN=$abc$71324$new_n10999
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10496 A2=$abc$71324$new_n10998 B1=$abc$71324$new_n10999 B2=$abc$71324$new_n10505 ZN=$abc$71324$new_n11000
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n10765 ZN=$abc$71324$new_n11001
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10952 A2=$abc$71324$new_n11001 B=$abc$71324$new_n10347 ZN=$abc$71324$new_n11002
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10526 A2=$abc$71324$new_n10554 A3=$abc$71324$new_n10960 B=$abc$71324$new_n10631 ZN=$abc$71324$new_n11003
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10029 A2=$abc$71324$new_n11000 B=$abc$71324$new_n11002 C=$abc$71324$new_n11003 ZN=$abc$71324$new_n11004
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10512 A2=$abc$71324$new_n10989 B1=$abc$71324$new_n10996 B2=$abc$71324$new_n10374 C=$abc$71324$new_n11004 ZN=$abc$71324$new_n11005
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11005 ZN=$abc$71324$new_n11006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10659 A2=$abc$71324$new_n10767 ZN=$abc$71324$new_n11007
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n11007 ZN=$abc$71324$new_n11008
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10328 A2=$abc$71324$new_n10447 B=$abc$71324$new_n10463 ZN=$abc$71324$new_n11009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10407 A2=$abc$71324$new_n10565 A3=$abc$71324$new_n10579 ZN=$abc$71324$new_n11010
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10402 A2=$abc$71324$new_n11010 ZN=$abc$71324$new_n11011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10773 A2=$abc$71324$new_n11008 A3=$abc$71324$new_n11009 A4=$abc$71324$new_n11011 ZN=$abc$71324$new_n11012
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n11012 ZN=$abc$71324$new_n11013
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10678 B=$abc$71324$new_n10755 ZN=$abc$71324$new_n11014
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10635 A2=$abc$71324$new_n10786 ZN=$abc$71324$new_n11015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10635 A2=$abc$71324$new_n10786 A3=$abc$71324$new_n10827 ZN=$abc$71324$new_n11016
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10826 A2=$abc$71324$new_n11014 B=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n11017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11016 A2=$abc$71324$new_n11017 ZN=$abc$71324$new_n11018
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10465 A2=$abc$71324$new_n11016 A3=$abc$71324$new_n11017 ZN=$abc$71324$new_n11019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10425 ZN=$abc$71324$new_n11020
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10457 A2=$abc$71324$new_n11020 B=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n11021
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10303 A2=$abc$71324$new_n10483 ZN=$abc$71324$new_n11022
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10470 A2=$abc$71324$new_n11021 A3=$abc$71324$new_n11022 B1=$abc$71324$new_n10980 B2=$abc$71324$new_n10338 ZN=$abc$71324$new_n11023
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11013 A2=$abc$71324$new_n11019 ZN=$abc$71324$new_n11024
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n11006 A2=$abc$71324$new_n11023 A3=$abc$71324$new_n11024 Z=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[71]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10471 B1=$abc$71324$new_n10999 B2=$abc$71324$new_n10282 ZN=$abc$71324$new_n11026
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10988 A2=$abc$71324$new_n11026 B=$abc$71324$new_n10513 ZN=$abc$71324$new_n11027
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10755 ZN=$abc$71324$new_n11028
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10318 A2=$abc$71324$new_n10437 ZN=$abc$71324$new_n11029
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10755 A3=$abc$71324$new_n11029 ZN=$abc$71324$new_n11030
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10762 B1=$abc$71324$new_n11030 B2=$abc$71324$new_n10445 C=$abc$71324$new_n10375 ZN=$abc$71324$new_n11031
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10436 A2=$abc$71324$new_n10892 B=$abc$71324$new_n10400 ZN=$abc$71324$new_n11032
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10335 A2=$abc$71324$new_n10463 B1=$abc$71324$new_n10505 B2=$abc$71324$new_n10270 ZN=$abc$71324$new_n11033
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11000 A2=$abc$71324$new_n11033 B=$abc$71324$new_n10029 ZN=$abc$71324$new_n11034
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n11032 A2=$abc$71324$new_n11034 Z=$abc$71324$new_n11035
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11027 A2=$abc$71324$new_n11031 A3=$abc$71324$new_n11035 B=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n11036
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10329 A2=$abc$71324$new_n10565 A3=$abc$71324$new_n10579 ZN=$abc$71324$new_n11037
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10402 A2=$abc$71324$new_n11037 B=$abc$71324$new_n10939 C=$abc$71324$new_n10774 ZN=$abc$71324$new_n11038
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11008 A2=$abc$71324$new_n11009 A3=$abc$71324$new_n11038 ZN=$abc$71324$new_n11039
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10406 A2=$abc$71324$new_n11015 B=$abc$71324$new_n10345 ZN=$abc$71324$new_n11040
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10435 A2=$abc$71324$new_n10483 B1=$abc$71324$new_n10647 B2=$abc$71324$new_n10683 C=$abc$71324$new_n10463 ZN=$abc$71324$new_n11041
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10320 A2=$abc$71324$new_n10361 B=$abc$71324$new_n11014 C=$abc$71324$new_n10318 ZN=$abc$71324$new_n11042
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n11042 ZN=$abc$71324$new_n11043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11040 A2=$abc$71324$new_n11041 A3=$abc$71324$new_n11043 ZN=$abc$71324$new_n11044
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n11039 B1=$abc$71324$new_n11044 B2=$abc$71324$new_n10465 ZN=$abc$71324$new_n11045
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11036 A2=$abc$71324$new_n11045 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[72]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10664 A2=$abc$71324$new_n10864 ZN=$abc$71324$new_n11047
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n11047 B=$abc$71324$new_n10684 ZN=$abc$71324$new_n11048
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10800 A2=$abc$71324$new_n11048 ZN=$abc$71324$new_n11049
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10621 A2=$abc$71324$new_n10631 B1=$abc$71324$new_n11049 B2=$abc$71324$new_n10404 ZN=$abc$71324$new_n11050
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10660 A2=$abc$71324$new_n10734 A3=$abc$71324$new_n10740 B=$abc$71324$new_n10347 ZN=$abc$71324$new_n11051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11050 A2=$abc$71324$new_n11051 ZN=$abc$71324$new_n11052
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n11052 ZN=$abc$71324$new_n11053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10288 A3=$abc$71324$new_n10469 A4=$abc$71324$new_n10533 ZN=$abc$71324$new_n11054
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10476 B=$abc$71324$new_n10406 ZN=$abc$71324$new_n11055
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10300 A2=$abc$71324$new_n10337 B=$abc$71324$new_n10515 ZN=$abc$71324$new_n11056
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n11055 B=$abc$71324$new_n11056 C=$abc$71324$new_n10464 ZN=$abc$71324$new_n11057
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10352 A2=$abc$71324$new_n10366 A3=$abc$71324$new_n10412 ZN=$abc$71324$new_n11058
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10329 A2=$abc$71324$new_n10463 A3=$abc$71324$new_n11058 ZN=$abc$71324$new_n11059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10423 A2=$abc$71324$new_n11057 A3=$abc$71324$new_n11059 ZN=$abc$71324$new_n11060
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11053 A2=$abc$71324$new_n11054 A3=$abc$71324$new_n11060 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[73]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10579 A2=$abc$71324$new_n11055 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11062
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10280 A2=$abc$71324$new_n10997 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11063
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10766 A2=$abc$71324$new_n11062 A3=$abc$71324$new_n11063 B=$abc$71324$new_n10539 ZN=$abc$71324$new_n11064
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10459 ZN=$abc$71324$new_n11065
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10459 A2=$abc$71324$new_n10815 ZN=$abc$71324$new_n11066
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n11066 B=$abc$71324$new_n10760 C=$abc$71324$new_n10584 ZN=$abc$71324$new_n11067
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n11067 ZN=$abc$71324$new_n11068
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10338 A2=$abc$71324$new_n10649 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11069
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n11007 A2=$abc$71324$new_n11069 Z=$abc$71324$new_n11070
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11018 A2=$abc$71324$new_n11068 ZN=$abc$71324$new_n11071
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10512 A2=$abc$71324$new_n11070 B1=$abc$71324$new_n11071 B2=$abc$71324$new_n10029 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n11072
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10646 A2=$abc$71324$new_n10687 A3=$abc$71324$new_n10929 ZN=$abc$71324$new_n11073
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10296 ZN=$abc$71324$new_n11074
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10297 ZN=$abc$71324$new_n11075
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10501 A2=$abc$71324$new_n10555 B1=$abc$71324$new_n11074 B2=$abc$71324$new_n10267 ZN=$abc$71324$new_n11076
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10444 A2=$abc$71324$new_n10946 ZN=$abc$71324$new_n11077
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10516 A3=$abc$71324$new_n11077 ZN=$abc$71324$new_n11078
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n11073 B1=$abc$71324$new_n11076 B2=$abc$71324$new_n10283 C=$abc$71324$new_n11078 ZN=$abc$71324$new_n11079
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10512 A2=$abc$71324$new_n11079 ZN=$abc$71324$new_n11080
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10323 A3=$abc$71324$new_n10409 ZN=$abc$71324$new_n11081
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10993 A2=$abc$71324$new_n11081 ZN=$abc$71324$new_n11082
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10655 A2=$abc$71324$new_n10952 A3=$abc$71324$new_n11082 B=$abc$71324$new_n10374 ZN=$abc$71324$new_n11083
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n10696 ZN=$abc$71324$new_n11084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n11083 A3=$abc$71324$new_n11084 ZN=$abc$71324$new_n11085
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11034 A2=$abc$71324$new_n11085 ZN=$abc$71324$new_n11086
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n11064 A2=$abc$71324$new_n11072 B1=$abc$71324$new_n11080 B2=$abc$71324$new_n11086 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[74]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n11047 ZN=$abc$71324$new_n11088
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n11029 B=$abc$71324$new_n11082 C=$abc$71324$new_n10990 ZN=$abc$71324$new_n11089
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11088 A2=$abc$71324$new_n11089 ZN=$abc$71324$new_n11090
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10740 A2=$abc$71324$new_n11001 B=$abc$71324$new_n10347 ZN=$abc$71324$new_n11091
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11080 A2=$abc$71324$new_n11091 ZN=$abc$71324$new_n11092
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n11090 B=$abc$71324$new_n11092 C=$abc$71324$new_n11035 ZN=$abc$71324$new_n11093
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n10677 B=$abc$71324$new_n10580 ZN=$abc$71324$new_n11094
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10335 A3=$abc$71324$new_n10627 B=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n11095
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10767 B1=$abc$71324$new_n11094 B2=$abc$71324$new_n11095 ZN=$abc$71324$new_n11096
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10939 A2=$abc$71324$new_n11096 B=$abc$71324$new_n10423 ZN=$abc$71324$new_n11097
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11093 B=$abc$71324$new_n11097 C=$abc$71324$new_n11019 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[75]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10534 A2=$abc$71324$new_n10867 ZN=$abc$71324$new_n11099
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10535 A2=$abc$71324$new_n10866 ZN=$abc$71324$new_n11100
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10269 A2=$abc$71324$new_n10699 ZN=$abc$71324$new_n11101
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11100 A2=$abc$71324$new_n11101 ZN=$abc$71324$new_n11102
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10505 A2=$abc$71324$new_n11102 ZN=$abc$71324$new_n11103
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10534 B=$abc$71324$new_n10700 C=$abc$71324$new_n10343 ZN=$abc$71324$new_n11104
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10497 A2=$abc$71324$new_n11104 ZN=$abc$71324$new_n11105
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10343 A2=$abc$71324$new_n10700 B=$abc$71324$new_n10282 ZN=$abc$71324$new_n11106
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10505 A2=$abc$71324$new_n11102 B=$abc$71324$new_n11105 ZN=$abc$71324$new_n11107
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10464 A2=$abc$71324$new_n10518 B=$abc$71324$new_n11107 ZN=$abc$71324$new_n11108
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10863 A2=$abc$71324$new_n11099 ZN=$abc$71324$new_n11109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10269 A2=$abc$71324$new_n10450 A3=$abc$71324$new_n10706 ZN=$abc$71324$new_n11110
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n10378 A3=$abc$71324$new_n10598 ZN=$abc$71324$new_n11111
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10286 A2=$abc$71324$new_n10707 ZN=$abc$71324$new_n11112
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10450 A2=$abc$71324$new_n10457 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n11113
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10413 A3=$abc$71324$new_n10534 ZN=$abc$71324$new_n11114
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10694 A3=$abc$71324$new_n11114 B1=$abc$71324$new_n11113 B2=$abc$71324$new_n11112 ZN=$abc$71324$new_n11115
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n11110 A2=$abc$71324$new_n11111 B1=$abc$71324$new_n11115 B2=$abc$71324$new_n10293 ZN=$abc$71324$new_n11116
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10771 A2=$abc$71324$new_n11109 B=$abc$71324$new_n11116 ZN=$abc$71324$new_n11117
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11108 A2=$abc$71324$new_n11117 B=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n11118
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10428 A2=$abc$71324$new_n10535 ZN=$abc$71324$new_n11119
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10816 A2=$abc$71324$new_n11119 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11120
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10294 ZN=$abc$71324$new_n11121
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10413 A3=$abc$71324$new_n11121 ZN=$abc$71324$new_n11122
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10888 A2=$abc$71324$new_n11122 ZN=$abc$71324$new_n11123
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n11120 A2=$abc$71324$new_n11123 Z=$abc$71324$new_n11124
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10289 ZN=$abc$71324$new_n11125
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n11125 ZN=$abc$71324$new_n11126
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10417 B1=$abc$71324$new_n10700 B2=$abc$71324$new_n11126 ZN=$abc$71324$new_n11127
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10404 A2=$abc$71324$new_n11127 ZN=$abc$71324$new_n11128
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10296 A2=$abc$71324$new_n10777 Z=$abc$71324$new_n11129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10276 A2=$abc$71324$new_n10299 ZN=$abc$71324$new_n11130
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n11130 ZN=$abc$71324$new_n11131
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11129 A2=$abc$71324$new_n11131 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n11132
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10276 A2=$abc$71324$new_n10392 ZN=$abc$71324$new_n11133
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n11133 ZN=$abc$71324$new_n11134
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10502 ZN=$abc$71324$new_n11135
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10382 A2=$abc$71324$new_n11135 B=$abc$71324$new_n10428 ZN=$abc$71324$new_n11136
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10294 A3=$abc$71324$new_n10449 ZN=$abc$71324$new_n11137
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n11128 ZN=$abc$71324$new_n11138
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n11137 B=$abc$71324$new_n11134 ZN=$abc$71324$new_n11139
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11132 A2=$abc$71324$new_n11139 B=$abc$71324$new_n10468 ZN=$abc$71324$new_n11140
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10875 A2=$abc$71324$new_n11136 B=$abc$71324$new_n11140 ZN=$abc$71324$new_n11141
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n11124 B=$abc$71324$new_n11138 C=$abc$71324$new_n11141 ZN=$abc$71324$new_n11142
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10306 ZN=$abc$71324$new_n11143
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10322 A2=$abc$71324$new_n10866 B=$abc$71324$new_n11143 ZN=$abc$71324$new_n11144
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10273 B=$abc$71324$new_n10187 ZN=$abc$71324$new_n11145
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10666 A2=$abc$71324$new_n10866 A3=$abc$71324$new_n11145 B=$abc$71324$new_n10714 ZN=$abc$71324$new_n11146
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10694 A2=$abc$71324$new_n10862 ZN=$abc$71324$new_n11147
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10650 A2=$abc$71324$new_n11137 B=$abc$71324$new_n11147 ZN=$abc$71324$new_n11148
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10122 A2=$abc$71324$new_n11146 B1=$abc$71324$new_n11148 B2=$abc$71324$new_n10403 ZN=$abc$71324$new_n11149
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10286 A2=$abc$71324$new_n11121 B=$abc$71324$new_n10742 C=$abc$71324$new_n10306 ZN=$abc$71324$new_n11150
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10360 A2=$abc$71324$new_n10777 ZN=$abc$71324$new_n11151
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10289 A3=$abc$71324$new_n11151 B=$abc$71324$new_n11150 ZN=$abc$71324$new_n11152
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n11152 Z=$abc$71324$new_n11153
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11144 A2=$abc$71324$new_n11149 A3=$abc$71324$new_n11153 B=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n11154
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n10615 Z=$abc$71324$new_n11155
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10947 ZN=$abc$71324$new_n11156
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10667 A3=$abc$71324$new_n10836 ZN=$abc$71324$new_n11157
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11156 A2=$abc$71324$new_n11157 ZN=$abc$71324$new_n11158
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n11158 ZN=$abc$71324$new_n11159
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11155 A2=$abc$71324$new_n11159 ZN=$abc$71324$new_n11160
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10428 B=$abc$71324$new_n10307 ZN=$abc$71324$new_n11161
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11066 A2=$abc$71324$new_n11161 ZN=$abc$71324$new_n11162
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10361 ZN=$abc$71324$new_n11163
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10692 A2=$abc$71324$new_n11163 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11164
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10596 B=$abc$71324$new_n10397 C=$abc$71324$new_n10308 ZN=$abc$71324$new_n11165
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10488 ZN=$abc$71324$new_n11166
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n11166 ZN=$abc$71324$new_n11167
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n10991 B=$abc$71324$new_n11165 C=$abc$71324$new_n11167 ZN=$abc$71324$new_n11168
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n11162 B=$abc$71324$new_n11164 C=$abc$71324$new_n11168 ZN=$abc$71324$new_n11169
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10389 A2=$abc$71324$new_n10535 B1=$abc$71324$new_n10708 B2=$abc$71324$new_n10324 ZN=$abc$71324$new_n11170
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10348 A2=$abc$71324$new_n11169 B1=$abc$71324$new_n11170 B2=$abc$71324$new_n10743 C=$abc$71324$new_n10043 ZN=$abc$71324$new_n11171
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n11160 B=$abc$71324$new_n11171 ZN=$abc$71324$new_n11172
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n11118 A2=$abc$71324$new_n11142 B1=$abc$71324$new_n11154 B2=$abc$71324$new_n11172 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[76]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10288 A2=$abc$71324$new_n11075 B=memory_registers_m.micro_pc[6] C=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11174
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11149 A2=$abc$71324$new_n11153 A3=$abc$71324$new_n11174 B=$abc$71324$new_n10423 ZN=$abc$71324$new_n11175
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10428 B1=$abc$71324$new_n11135 B2=$abc$71324$new_n10382 ZN=$abc$71324$new_n11176
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10378 A2=$abc$71324$new_n11176 ZN=$abc$71324$new_n11177
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11124 A2=$abc$71324$new_n11177 B=$abc$71324$new_n10122 ZN=$abc$71324$new_n11178
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10277 A2=$abc$71324$new_n10317 A3=$abc$71324$new_n10597 ZN=$abc$71324$new_n11179
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11132 A2=$abc$71324$new_n11179 B=$abc$71324$new_n10463 ZN=$abc$71324$new_n11180
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11178 A2=$abc$71324$new_n11180 ZN=$abc$71324$new_n11181
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10992 A2=$abc$71324$new_n11135 B=$abc$71324$new_n10463 ZN=$abc$71324$new_n11182
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11107 A2=$abc$71324$new_n11182 ZN=$abc$71324$new_n11183
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11117 A2=$abc$71324$new_n11183 B=$abc$71324$new_n10603 ZN=$abc$71324$new_n11184
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n10377 A3=$abc$71324$new_n10382 A4=$abc$71324$new_n10693 ZN=$abc$71324$new_n11185
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11128 A2=$abc$71324$new_n11185 ZN=$abc$71324$new_n11186
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10097 A2=$abc$71324$new_n10815 ZN=$abc$71324$new_n11187
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11161 A2=$abc$71324$new_n11187 B=$abc$71324$new_n10283 ZN=$abc$71324$new_n11188
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11164 A2=$abc$71324$new_n11168 A3=$abc$71324$new_n11188 B=$abc$71324$new_n10781 ZN=$abc$71324$new_n11189
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[3] A2=memory_registers_m.micro_pc[0] A3=$abc$71324$new_n10359 ZN=$abc$71324$new_n11190
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10819 A3=$abc$71324$new_n11190 ZN=$abc$71324$new_n11191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10617 A2=$abc$71324$new_n11191 ZN=$abc$71324$new_n11192
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10402 A2=$abc$71324$new_n11158 B1=$abc$71324$new_n11192 B2=$abc$71324$new_n10463 ZN=$abc$71324$new_n11193
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10517 A2=$abc$71324$new_n11189 B1=$abc$71324$new_n11193 B2=$abc$71324$new_n10466 ZN=$abc$71324$new_n11194
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10490 A2=$abc$71324$new_n11181 B1=$abc$71324$new_n11186 B2=memory_registers_m.micro_pc[8] C=$abc$71324$new_n11194 ZN=$abc$71324$new_n11195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11175 A2=$abc$71324$new_n11184 A3=$abc$71324$new_n11195 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[77]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10627 A2=$abc$71324$new_n10666 A3=$abc$71324$new_n11099 ZN=$abc$71324$new_n11197
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10771 A2=$abc$71324$new_n11197 B=$abc$71324$new_n11116 ZN=$abc$71324$new_n11198
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11183 A2=$abc$71324$new_n11198 B=memory_registers_m.micro_pc[7] ZN=$abc$71324$new_n11199
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10317 A2=$abc$71324$new_n10860 ZN=$abc$71324$new_n11200
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11132 A2=$abc$71324$new_n11200 B=$abc$71324$new_n10468 ZN=$abc$71324$new_n11201
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10791 A2=$abc$71324$new_n11135 ZN=$abc$71324$new_n11202
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10298 B=$abc$71324$new_n11119 ZN=$abc$71324$new_n11203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10359 A2=$abc$71324$new_n10866 ZN=$abc$71324$new_n11204
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10650 A2=$abc$71324$new_n11204 B=$abc$71324$new_n11147 ZN=$abc$71324$new_n11205
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n11205 B=$abc$71324$new_n11146 ZN=$abc$71324$new_n11206
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10273 A3=$abc$71324$new_n10322 ZN=$abc$71324$new_n11207
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10306 A2=$abc$71324$new_n10631 A3=$abc$71324$new_n11207 ZN=$abc$71324$new_n11208
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n11153 B1=$abc$71324$new_n11206 B2=$abc$71324$new_n10539 ZN=$abc$71324$new_n11209
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11208 A2=$abc$71324$new_n11209 ZN=$abc$71324$new_n11210
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10327 A2=$abc$71324$new_n11164 B=$abc$71324$new_n11168 C=$abc$71324$new_n11188 ZN=$abc$71324$new_n11211
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n11211 ZN=$abc$71324$new_n11212
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10389 A2=$abc$71324$new_n10535 B=$abc$71324$new_n11112 ZN=$abc$71324$new_n11213
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n11213 B=$abc$71324$new_n11159 C=$abc$71324$new_n11155 ZN=$abc$71324$new_n11214
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n11212 B1=$abc$71324$new_n11214 B2=$abc$71324$new_n10374 C=$abc$71324$new_n11210 ZN=$abc$71324$new_n11215
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10875 A2=$abc$71324$new_n11202 B=$abc$71324$new_n11201 ZN=$abc$71324$new_n11216
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n11203 B=$abc$71324$new_n11123 ZN=$abc$71324$new_n11217
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10348 A2=$abc$71324$new_n11217 ZN=$abc$71324$new_n11218
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11186 A3=$abc$71324$new_n11216 A4=$abc$71324$new_n11218 ZN=$abc$71324$new_n11219
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11215 B1=$abc$71324$new_n11219 B2=$abc$71324$new_n11199 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[78]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10275 A3=$abc$71324$new_n10296 ZN=$abc$71324$new_n11221
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10529 A2=$abc$71324$new_n11135 A3=$abc$71324$new_n11221 B=$abc$71324$new_n11178 ZN=$abc$71324$new_n11222
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11108 A2=$abc$71324$new_n11198 B=$abc$71324$new_n10603 ZN=$abc$71324$new_n11223
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10699 A2=$abc$71324$new_n11112 B=$abc$71324$new_n10515 ZN=$abc$71324$new_n11224
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11155 A2=$abc$71324$new_n11159 A3=$abc$71324$new_n11224 ZN=$abc$71324$new_n11225
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11187 A2=$abc$71324$new_n11204 ZN=$abc$71324$new_n11226
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n11127 B1=$abc$71324$new_n11226 B2=$abc$71324$new_n10377 ZN=$abc$71324$new_n11227
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10612 A2=$abc$71324$new_n11227 ZN=$abc$71324$new_n11228
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11210 B=$abc$71324$new_n11228 ZN=$abc$71324$new_n11229
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10490 A2=$abc$71324$new_n11222 B1=$abc$71324$new_n11225 B2=$abc$71324$new_n10467 ZN=$abc$71324$new_n11230
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n11189 A2=$abc$71324$new_n11223 A3=$abc$71324$new_n11229 A4=$abc$71324$new_n11230 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[79]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10271 A2=$abc$71324$new_n11100 ZN=$abc$71324$new_n11232
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10535 A2=$abc$71324$new_n10691 ZN=$abc$71324$new_n11233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11110 A2=$abc$71324$new_n11233 ZN=$abc$71324$new_n11234
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n11234 ZN=$abc$71324$new_n11235
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10411 A2=$abc$71324$new_n10555 ZN=$abc$71324$new_n11236
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11129 A2=$abc$71324$new_n11236 ZN=$abc$71324$new_n11237
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10377 A2=$abc$71324$new_n11232 B1=$abc$71324$new_n11237 B2=$abc$71324$new_n10515 ZN=$abc$71324$new_n11238
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11088 A2=$abc$71324$new_n11235 A3=$abc$71324$new_n11238 ZN=$abc$71324$new_n11239
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10450 B=$abc$71324$new_n11129 C=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11240
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10398 A2=$abc$71324$new_n10663 B=$abc$71324$new_n11106 C=$abc$71324$new_n11240 ZN=$abc$71324$new_n11241
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10450 A2=$abc$71324$new_n10457 B=$abc$71324$new_n10458 C=$abc$71324$new_n10187 ZN=$abc$71324$new_n11242
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10286 A2=$abc$71324$new_n10591 B=$abc$71324$new_n11242 C=$abc$71324$new_n10586 ZN=$abc$71324$new_n11243
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10536 A2=$abc$71324$new_n10663 ZN=$abc$71324$new_n11244
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10352 A3=$abc$71324$new_n10376 ZN=$abc$71324$new_n11245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10297 A2=$abc$71324$new_n10339 A3=$abc$71324$new_n10597 ZN=$abc$71324$new_n11246
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11244 A2=$abc$71324$new_n11245 A3=$abc$71324$new_n11246 ZN=$abc$71324$new_n11247
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n11099 B=$abc$71324$new_n11247 ZN=$abc$71324$new_n11248
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10271 A2=$abc$71324$new_n10741 B1=$abc$71324$new_n10819 B2=$abc$71324$new_n10614 ZN=$abc$71324$new_n11249
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10399 A2=$abc$71324$new_n11249 ZN=$abc$71324$new_n11250
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n11133 ZN=$abc$71324$new_n11251
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11066 A2=$abc$71324$new_n11251 B=$abc$71324$new_n10875 ZN=$abc$71324$new_n11252
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10278 A2=$abc$71324$new_n10817 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11253
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n11239 B1=$abc$71324$new_n11253 B2=$abc$71324$new_n10347 C=$abc$71324$new_n11252 ZN=$abc$71324$new_n11254
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10525 A2=$abc$71324$new_n11248 B=$abc$71324$new_n11250 C=$abc$71324$new_n11254 ZN=$abc$71324$new_n11255
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10539 A2=$abc$71324$new_n11241 B1=$abc$71324$new_n11243 B2=$abc$71324$new_n10631 C=$abc$71324$new_n11255 ZN=$abc$71324$new_n11256
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10666 ZN=$abc$71324$new_n11257
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10290 A2=$abc$71324$new_n10349 A3=$abc$71324$new_n11257 ZN=$abc$71324$new_n11258
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11156 A2=$abc$71324$new_n11258 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11259
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10296 A2=$abc$71324$new_n10867 ZN=$abc$71324$new_n11260
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10297 A2=$abc$71324$new_n10866 ZN=$abc$71324$new_n11261
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10353 A2=$abc$71324$new_n11261 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11262
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10317 A3=$abc$71324$new_n10532 B1=$abc$71324$new_n10378 B2=$abc$71324$new_n10376 ZN=$abc$71324$new_n11263
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11259 A2=$abc$71324$new_n11262 A3=$abc$71324$new_n11263 B=$abc$71324$new_n10374 ZN=$abc$71324$new_n11264
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10451 B=$abc$71324$new_n11164 ZN=$abc$71324$new_n11265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10352 A2=$abc$71324$new_n10866 ZN=$abc$71324$new_n11266
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10817 A2=$abc$71324$new_n11266 B=$abc$71324$new_n10398 ZN=$abc$71324$new_n11267
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10443 A2=$abc$71324$new_n10578 B=$abc$71324$new_n10377 ZN=$abc$71324$new_n11268
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10333 A2=$abc$71324$new_n11066 B=$abc$71324$new_n10283 ZN=$abc$71324$new_n11269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11167 A2=$abc$71324$new_n11265 A3=$abc$71324$new_n11268 ZN=$abc$71324$new_n11270
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11267 A2=$abc$71324$new_n11269 A3=$abc$71324$new_n11270 B=$abc$71324$new_n10347 ZN=$abc$71324$new_n11271
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10296 A2=$abc$71324$new_n10317 A3=$abc$71324$new_n10409 B=$abc$71324$new_n10211 ZN=$abc$71324$new_n11272
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10319 A2=$abc$71324$new_n10414 B1=$abc$71324$new_n10722 B2=$abc$71324$new_n10295 C=$abc$71324$new_n11272 ZN=$abc$71324$new_n11273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10500 ZN=$abc$71324$new_n11274
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10354 A2=$abc$71324$new_n11274 B=$abc$71324$new_n10378 ZN=$abc$71324$new_n11275
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10306 A2=$abc$71324$new_n10997 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11276
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11273 A2=$abc$71324$new_n11275 A3=$abc$71324$new_n11276 B=$abc$71324$new_n10539 ZN=$abc$71324$new_n11277
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10295 A2=$abc$71324$new_n10845 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11278
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n10306 A2=$abc$71324$new_n10333 A3=$abc$71324$new_n10377 A4=$abc$71324$new_n10380 Z=$abc$71324$new_n11279
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10349 A2=$abc$71324$new_n10946 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11280
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11278 A2=$abc$71324$new_n11279 A3=$abc$71324$new_n11280 B=$abc$71324$new_n10512 ZN=$abc$71324$new_n11281
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11271 A3=$abc$71324$new_n11277 A4=$abc$71324$new_n11281 Z=$abc$71324$new_n11282
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n11256 B1=$abc$71324$new_n11264 B2=$abc$71324$new_n11282 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[80]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10314 B=$abc$71324$new_n10444 C=$abc$71324$new_n10741 ZN=$abc$71324$new_n11284
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10362 A3=$abc$71324$new_n11236 ZN=$abc$71324$new_n11285
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n11284 A3=$abc$71324$new_n11285 ZN=$abc$71324$new_n11286
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10380 A3=$abc$71324$new_n10699 ZN=$abc$71324$new_n11287
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11286 A2=$abc$71324$new_n11287 ZN=$abc$71324$new_n11288
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n11288 ZN=$abc$71324$new_n11289
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10278 A2=$abc$71324$new_n10319 A3=$abc$71324$new_n10596 ZN=$abc$71324$new_n11290
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10680 A2=$abc$71324$new_n11058 A3=$abc$71324$new_n11246 A4=$abc$71324$new_n11290 ZN=$abc$71324$new_n11291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n11291 ZN=$abc$71324$new_n11292
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10868 A2=$abc$71324$new_n11081 B=memory_registers_m.micro_pc[4] ZN=$abc$71324$new_n11293
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10356 A2=$abc$71324$new_n11126 B=$abc$71324$new_n11293 C=$abc$71324$new_n10293 ZN=$abc$71324$new_n11294
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11289 A2=$abc$71324$new_n11292 A3=$abc$71324$new_n11294 ZN=$abc$71324$new_n11295
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n11151 B=$abc$71324$new_n11221 ZN=$abc$71324$new_n11296
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10379 ZN=$abc$71324$new_n11297
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10276 A2=$abc$71324$new_n10334 B1=$abc$71324$new_n11297 B2=$abc$71324$new_n10287 ZN=$abc$71324$new_n11298
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10280 A2=$abc$71324$new_n11190 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11299
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10451 A2=$abc$71324$new_n10693 B=$abc$71324$new_n11114 ZN=$abc$71324$new_n11300
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n11296 B1=$abc$71324$new_n11298 B2=$abc$71324$new_n10398 C1=$abc$71324$new_n11300 C2=$abc$71324$new_n10378 ZN=$abc$71324$new_n11301
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11299 A2=$abc$71324$new_n11301 B=$abc$71324$new_n10374 ZN=$abc$71324$new_n11302
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10242 A2=$abc$71324$new_n10319 A3=$abc$71324$new_n10369 ZN=$abc$71324$new_n11303
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10450 A2=$abc$71324$new_n10591 ZN=$abc$71324$new_n11304
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10450 A2=$abc$71324$new_n10591 B=$abc$71324$new_n10861 C=$abc$71324$new_n11303 ZN=$abc$71324$new_n11305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11101 A2=$abc$71324$new_n11204 ZN=$abc$71324$new_n11306
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10352 A2=$abc$71324$new_n10428 ZN=$abc$71324$new_n11307
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10276 A3=$abc$71324$new_n10411 ZN=$abc$71324$new_n11308
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11307 A2=$abc$71324$new_n11308 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11309
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n11305 B1=$abc$71324$new_n11306 B2=$abc$71324$new_n10377 C=$abc$71324$new_n11309 ZN=$abc$71324$new_n11310
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10348 A2=$abc$71324$new_n11310 ZN=$abc$71324$new_n11311
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n11295 B=$abc$71324$new_n11311 C=$abc$71324$new_n10043 ZN=$abc$71324$new_n11312
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10869 A3=$abc$71324$new_n11233 ZN=$abc$71324$new_n11313
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10678 A2=$abc$71324$new_n11126 B=$abc$71324$new_n11313 C=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11314
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10578 A2=$abc$71324$new_n11077 B=$abc$71324$new_n10397 ZN=$abc$71324$new_n11315
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10274 A2=$abc$71324$new_n10325 A3=$abc$71324$new_n11099 B=$abc$71324$new_n10282 ZN=$abc$71324$new_n11316
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11314 A2=$abc$71324$new_n11315 A3=$abc$71324$new_n11316 ZN=$abc$71324$new_n11317
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10539 A2=$abc$71324$new_n11317 ZN=$abc$71324$new_n11318
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10532 A2=$abc$71324$new_n11297 ZN=$abc$71324$new_n11319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10336 A2=$abc$71324$new_n11319 ZN=$abc$71324$new_n11320
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10413 A2=$abc$71324$new_n11121 B=$abc$71324$new_n10946 ZN=$abc$71324$new_n11321
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n10315 A2=$abc$71324$new_n10332 A3=$abc$71324$new_n10692 Z=$abc$71324$new_n11322
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n11320 B1=$abc$71324$new_n11321 B2=$abc$71324$new_n10397 ZN=$abc$71324$new_n11323
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n10683 A3=$abc$71324$new_n11322 B=$abc$71324$new_n11323 ZN=$abc$71324$new_n11324
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10432 A2=$abc$71324$new_n10578 A3=$abc$71324$new_n11151 B=$abc$71324$new_n10377 ZN=$abc$71324$new_n11325
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10294 A2=$abc$71324$new_n10428 ZN=$abc$71324$new_n11326
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n10777 A3=$abc$71324$new_n11326 ZN=$abc$71324$new_n11327
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10274 A2=$abc$71324$new_n10289 B=$abc$71324$new_n10397 ZN=$abc$71324$new_n11328
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11325 A2=$abc$71324$new_n11327 A3=$abc$71324$new_n11328 ZN=$abc$71324$new_n11329
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10310 A2=$abc$71324$new_n10664 ZN=$abc$71324$new_n11330
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10493 A2=$abc$71324$new_n11330 B=$abc$71324$new_n10187 C=$abc$71324$new_n10404 ZN=$abc$71324$new_n11331
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10997 A2=$abc$71324$new_n11257 ZN=$abc$71324$new_n11332
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10627 A2=$abc$71324$new_n10701 B=$abc$71324$new_n11332 C=$abc$71324$new_n10524 ZN=$abc$71324$new_n11333
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10875 A2=$abc$71324$new_n11110 ZN=$abc$71324$new_n11334
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10362 A2=$abc$71324$new_n11190 ZN=$abc$71324$new_n11335
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10631 A2=$abc$71324$new_n11335 B=$abc$71324$new_n11334 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n11336
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11331 A2=$abc$71324$new_n11333 A3=$abc$71324$new_n11336 ZN=$abc$71324$new_n11337
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n11324 B1=$abc$71324$new_n11329 B2=$abc$71324$new_n10374 C=$abc$71324$new_n11337 ZN=$abc$71324$new_n11338
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n11302 A2=$abc$71324$new_n11312 B1=$abc$71324$new_n11318 B2=$abc$71324$new_n11338 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[81]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10947 B=$abc$71324$new_n11319 ZN=$abc$71324$new_n11340
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10413 B=$abc$71324$new_n10687 ZN=$abc$71324$new_n11341
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10280 A2=$abc$71324$new_n11266 B=$abc$71324$new_n10516 ZN=$abc$71324$new_n11342
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n11159 A2=$abc$71324$new_n11340 B1=$abc$71324$new_n11341 B2=$abc$71324$new_n10378 ZN=$abc$71324$new_n11343
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11342 A2=$abc$71324$new_n11343 B=$abc$71324$new_n10374 ZN=$abc$71324$new_n11344
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10321 B=$abc$71324$new_n10929 ZN=$abc$71324$new_n11345
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10313 B=$abc$71324$new_n10432 C=$abc$71324$new_n10270 ZN=$abc$71324$new_n11346
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n11345 B1=$abc$71324$new_n11346 B2=$abc$71324$new_n10398 ZN=$abc$71324$new_n11347
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[6] A2=$abc$71324$new_n11347 ZN=$abc$71324$new_n11348
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10366 A2=$abc$71324$new_n10376 A3=$abc$71324$new_n10532 ZN=$abc$71324$new_n11349
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10354 A2=$abc$71324$new_n10384 A3=$abc$71324$new_n11349 ZN=$abc$71324$new_n11350
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n11350 ZN=$abc$71324$new_n11351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10892 A2=$abc$71324$new_n11065 ZN=$abc$71324$new_n11352
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n11352 ZN=$abc$71324$new_n11353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10267 A2=$abc$71324$new_n10296 A3=$abc$71324$new_n10320 ZN=$abc$71324$new_n11354
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11260 A2=$abc$71324$new_n11304 A3=$abc$71324$new_n11354 B=$abc$71324$new_n10463 ZN=$abc$71324$new_n11355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n11348 A2=$abc$71324$new_n11351 A3=$abc$71324$new_n11353 A4=$abc$71324$new_n11355 ZN=$abc$71324$new_n11356
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10310 A2=$abc$71324$new_n10394 ZN=$abc$71324$new_n11357
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10343 A2=$abc$71324$new_n11357 B=$abc$71324$new_n10515 ZN=$abc$71324$new_n11358
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10336 A2=$abc$71324$new_n10679 B=$abc$71324$new_n10398 ZN=$abc$71324$new_n11359
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10305 B1=$abc$71324$new_n10377 B2=$abc$71324$new_n10289 C=$abc$71324$new_n11359 ZN=$abc$71324$new_n11360
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11358 A2=$abc$71324$new_n11360 ZN=$abc$71324$new_n11361
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n11356 B1=$abc$71324$new_n11361 B2=$abc$71324$new_n10347 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n11362
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10306 A2=$abc$71324$new_n10718 A3=$abc$71324$new_n10742 ZN=$abc$71324$new_n11363
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10501 A2=$abc$71324$new_n11297 ZN=$abc$71324$new_n11364
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n11307 A3=$abc$71324$new_n11364 ZN=$abc$71324$new_n11365
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n11363 A3=$abc$71324$new_n11365 ZN=$abc$71324$new_n11366
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10324 A2=$abc$71324$new_n10708 B1=$abc$71324$new_n11074 B2=$abc$71324$new_n10449 ZN=$abc$71324$new_n11367
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n11130 B1=$abc$71324$new_n11151 B2=$abc$71324$new_n10299 ZN=$abc$71324$new_n11368
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n11367 B1=$abc$71324$new_n11368 B2=$abc$71324$new_n10398 C=$abc$71324$new_n11366 ZN=$abc$71324$new_n11369
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10449 B1=$abc$71324$new_n10457 B2=$abc$71324$new_n10275 ZN=$abc$71324$new_n11370
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n10496 A2=$abc$71324$new_n10555 A3=$abc$71324$new_n10663 Z=$abc$71324$new_n11371
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10463 A2=$abc$71324$new_n11370 B=$abc$71324$new_n11371 C=$abc$71324$new_n10489 ZN=$abc$71324$new_n11372
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10709 A3=$abc$71324$new_n10817 Z=$abc$71324$new_n11373
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10587 A2=$abc$71324$new_n10689 A3=$abc$71324$new_n11373 B=$abc$71324$new_n10293 ZN=$abc$71324$new_n11374
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10365 A2=$abc$71324$new_n10556 A3=$abc$71324$new_n10620 A4=$abc$71324$new_n11058 ZN=$abc$71324$new_n11375
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10345 A2=$abc$71324$new_n11375 ZN=$abc$71324$new_n11376
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n11103 A2=$abc$71324$new_n11372 A3=$abc$71324$new_n11374 A4=$abc$71324$new_n11376 ZN=$abc$71324$new_n11377
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10893 A2=$abc$71324$new_n10997 B1=$abc$71324$new_n11129 B2=$abc$71324$new_n10482 C=$abc$71324$new_n10211 ZN=$abc$71324$new_n11378
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10667 A2=$abc$71324$new_n10819 ZN=$abc$71324$new_n11379
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10322 A2=$abc$71324$new_n10428 B=$abc$71324$new_n11379 ZN=$abc$71324$new_n11380
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n11380 ZN=$abc$71324$new_n11381
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10276 A2=$abc$71324$new_n10815 B=$abc$71324$new_n10398 C=$abc$71324$new_n10289 ZN=$abc$71324$new_n11382
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n11378 A2=$abc$71324$new_n11381 A3=$abc$71324$new_n11382 B=$abc$71324$new_n10374 ZN=$abc$71324$new_n11383
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n11383 ZN=$abc$71324$new_n11384
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n11369 B1=$abc$71324$new_n11377 B2=memory_registers_m.micro_pc[7] C=$abc$71324$new_n11384 ZN=$abc$71324$new_n11385
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11344 A2=$abc$71324$new_n11362 B=$abc$71324$new_n11385 ZN=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[82]
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10289 A2=$abc$71324$new_n10309 B=$abc$71324$new_n10463 ZN=$abc$71324$new_n11387
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10634 A2=$abc$71324$new_n10755 A3=$abc$71324$new_n10825 B=$abc$71324$new_n10293 ZN=$abc$71324$new_n11388
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10304 A2=$abc$71324$new_n10396 B=$abc$71324$new_n10771 ZN=$abc$71324$new_n11389
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n11389 ZN=$abc$71324$new_n11390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n11236 B=$abc$71324$new_n10786 ZN=$abc$71324$new_n11391
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10689 A2=$abc$71324$new_n11391 B=$abc$71324$new_n10402 ZN=$abc$71324$new_n11392
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n11387 A2=$abc$71324$new_n11388 A3=$abc$71324$new_n11390 A4=$abc$71324$new_n11392 ZN=$abc$71324$new_n11393
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[7] A2=$abc$71324$new_n11393 ZN=$abc$71324$new_n11394
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10362 A2=$abc$71324$new_n11119 ZN=$abc$71324$new_n11395
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10309 A2=$abc$71324$new_n11114 Z=$abc$71324$new_n11396
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n11395 B1=$abc$71324$new_n11396 B2=$abc$71324$new_n10377 ZN=$abc$71324$new_n11397
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10711 B1=$abc$71324$new_n10765 B2=$abc$71324$new_n10398 C=$abc$71324$new_n11397 ZN=$abc$71324$new_n11398
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n11398 ZN=$abc$71324$new_n11399
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10276 A2=$abc$71324$new_n10334 B=$abc$71324$new_n10778 C=$abc$71324$new_n10187 ZN=$abc$71324$new_n11400
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10818 ZN=$abc$71324$new_n11401
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10394 A2=$abc$71324$new_n11401 B=$abc$71324$new_n11400 ZN=$abc$71324$new_n11402
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n10680 ZN=$abc$71324$new_n11403
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.micro_pc[5] A2=$abc$71324$new_n11402 B1=$abc$71324$new_n11403 B2=$abc$71324$new_n10527 C=$abc$71324$new_n10374 ZN=$abc$71324$new_n11404
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n11394 A3=$abc$71324$new_n11399 A4=$abc$71324$new_n11404 ZN=$abc$71324$new_n11405
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10327 A2=$abc$71324$new_n10836 B=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11406
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10335 A3=$abc$71324$new_n10435 B1=$abc$71324$new_n11406 B2=$abc$71324$new_n10397 ZN=$abc$71324$new_n11407
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10687 A2=$abc$71324$new_n11145 B1=$abc$71324$new_n11260 B2=$abc$71324$new_n10855 C=memory_registers_m.micro_pc[5] ZN=$abc$71324$new_n11408
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11407 A2=$abc$71324$new_n11408 ZN=$abc$71324$new_n11409
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10359 B=$abc$71324$new_n11204 ZN=$abc$71324$new_n11410
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n11410 ZN=$abc$71324$new_n11411
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10437 A2=$abc$71324$new_n11411 ZN=$abc$71324$new_n11412
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10347 A2=$abc$71324$new_n11412 ZN=$abc$71324$new_n11413
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10367 A2=$abc$71324$new_n10382 B=$abc$71324$new_n10479 C=$abc$71324$new_n10365 ZN=$abc$71324$new_n11414
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_pc[3] A2=$abc$71324$new_n10534 B=$abc$71324$new_n10668 ZN=$abc$71324$new_n11415
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10158 A2=$abc$71324$new_n10459 B=$abc$71324$new_n10493 C=$abc$71324$new_n10187 ZN=$abc$71324$new_n11416
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10495 A2=$abc$71324$new_n10679 ZN=$abc$71324$new_n11417
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10374 A2=$abc$71324$new_n10397 A3=$abc$71324$new_n10778 ZN=$abc$71324$new_n11418
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10525 A2=$abc$71324$new_n11415 A3=$abc$71324$new_n11416 B=$abc$71324$new_n11418 ZN=$abc$71324$new_n11419
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10539 A2=$abc$71324$new_n11409 B=$abc$71324$new_n11419 ZN=$abc$71324$new_n11420
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10468 A2=$abc$71324$new_n11414 B1=$abc$71324$new_n11417 B2=$abc$71324$new_n10631 C=memory_registers_m.micro_pc[8] ZN=$abc$71324$new_n11421
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11413 A2=$abc$71324$new_n11420 A3=$abc$71324$new_n11421 ZN=$abc$71324$new_n11422
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11405 A2=$abc$71324$new_n11422 Z=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[83]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ea_reg[0] I1=bus_control_m.prefetch_ir_o[76] S=memory_registers_m.micro_data[68] Z=$abc$71324$new_n11424
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[69] A2=$abc$71324$new_n11424 ZN=$abc$71324$new_n11425
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_data[69] A2=$abc$71324$new_n11424 Z=$abc$71324$new_n11426
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ea_reg[2] I1=bus_control_m.prefetch_ir_o[78] S=memory_registers_m.micro_data[68] Z=$abc$71324$new_n11427
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[69] A2=$abc$71324$new_n11427 ZN=$abc$71324$new_n11428
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_data[69] A2=$abc$71324$new_n11427 Z=$abc$71324$new_n11429
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ea_reg[1] I1=bus_control_m.prefetch_ir_o[77] S=memory_registers_m.micro_data[68] Z=$abc$71324$new_n11430
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[69] A2=$abc$71324$new_n11430 ZN=$abc$71324$new_n11431
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n11425 A2=$abc$71324$new_n11428 A3=$abc$71324$new_n11431 ZN=$abc$71324$new_n11432
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[68] A2=memory_registers_m.micro_data[69] ZN=$abc$71324$new_n11433
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3126 A2=memory_registers_m.micro_data[69] Z=$abc$71324$new_n11434
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n11432 A2=$abc$71324$new_n11433 A3=$abc$71324$new_n11434 Z=$abc$71324$new_n11435
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11432 A2=$abc$71324$new_n11433 A3=$abc$71324$new_n11434 ZN=$abc$71324$new_n11436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[71] A2=$abc$71324$new_n3270 ZN=$abc$71324$new_n11437
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_data[71] A2=$abc$71324$new_n3270 Z=$abc$71324$new_n11438
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[48] I1=alu_m.result[0] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[0] I1=$abc$71324$new_n11439 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n11426 A2=$abc$71324$new_n11428 A3=$abc$71324$new_n11431 ZN=$abc$71324$new_n11441
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=memory_registers_m.micro_data[69] A2=$abc$71324$new_n11424 A3=$abc$71324$new_n11428 A4=$abc$71324$new_n11430 ZN=$abc$71324$new_n11442
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11428 A2=$abc$71324$new_n11430 ZN=$abc$71324$new_n11443
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11425 A2=$abc$71324$new_n11443 ZN=$abc$71324$new_n11444
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11426 A2=$abc$71324$new_n11443 ZN=$abc$71324$new_n11445
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n11426 A2=$abc$71324$new_n11429 A3=$abc$71324$new_n11430 ZN=$abc$71324$new_n11446
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n11425 A2=$abc$71324$new_n11429 A3=$abc$71324$new_n11430 ZN=$abc$71324$new_n11447
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n11424 A2=$abc$71324$new_n11429 A3=$abc$71324$new_n11431 Z=$abc$71324$new_n11448
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][0] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][0] ZN=$abc$71324$new_n11449
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[0][0] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][0] ZN=$abc$71324$new_n11450
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][0] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][0] C1=memory_registers_m.An[1][0] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11451
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11449 A2=$abc$71324$new_n11450 A3=$abc$71324$new_n11451 ZN=$abc$71324$new_n11452
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[6][0] A2=$abc$71324$new_n11441 B=$abc$71324$new_n11452 ZN=$abc$71324$new_n11453
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11453 ZN=$abc$71324$new_n11454
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11440 B=$abc$71324$new_n11454 ZN=$abc$71324$new_n11455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[0] I1=$abc$71324$new_n11440 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11456
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11456 ZN=$abc$71324$new_n11457
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11455 B=$abc$71324$new_n11457 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[49] I1=alu_m.result[1] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[1] I1=$abc$71324$new_n11459 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11460
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][1] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][1] C1=$abc$71324$new_n11445 C2=memory_registers_m.An[2][1] ZN=$abc$71324$new_n11461
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[0][1] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11447 B2=memory_registers_m.An[1][1] C1=memory_registers_m.An[3][1] C2=$abc$71324$new_n11444 ZN=$abc$71324$new_n11462
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11461 A2=$abc$71324$new_n11462 ZN=$abc$71324$new_n11463
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][1] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][1] C=$abc$71324$new_n11463 ZN=$abc$71324$new_n11464
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11464 ZN=$abc$71324$new_n11465
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11460 B=$abc$71324$new_n11465 ZN=$abc$71324$new_n11466
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[1] I1=$abc$71324$new_n11460 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11467 ZN=$abc$71324$new_n11468
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11466 B=$abc$71324$new_n11468 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[50] I1=alu_m.result[2] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11470
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[2] I1=$abc$71324$new_n11470 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11471
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][2] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][2] ZN=$abc$71324$new_n11472
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][2] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11446 B2=memory_registers_m.An[0][2] ZN=$abc$71324$new_n11473
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][2] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][2] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][2] ZN=$abc$71324$new_n11474
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11472 A2=$abc$71324$new_n11473 A3=$abc$71324$new_n11474 ZN=$abc$71324$new_n11475
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[6][2] A2=$abc$71324$new_n11441 B=$abc$71324$new_n11475 ZN=$abc$71324$new_n11476
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11476 ZN=$abc$71324$new_n11477
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11471 B=$abc$71324$new_n11477 ZN=$abc$71324$new_n11478
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[2] I1=$abc$71324$new_n11471 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11479
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11479 ZN=$abc$71324$new_n11480
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11478 B=$abc$71324$new_n11480 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[51] I1=alu_m.result[3] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11482
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[3] I1=$abc$71324$new_n11482 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11483
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][3] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][3] ZN=$abc$71324$new_n11484
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[0][3] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][3] ZN=$abc$71324$new_n11485
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][3] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][3] C1=memory_registers_m.An[2][3] C2=$abc$71324$new_n11445 ZN=$abc$71324$new_n11486
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11484 A2=$abc$71324$new_n11485 A3=$abc$71324$new_n11486 ZN=$abc$71324$new_n11487
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[1][3] A2=$abc$71324$new_n11447 B=$abc$71324$new_n11487 ZN=$abc$71324$new_n11488
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11488 ZN=$abc$71324$new_n11489
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11483 B=$abc$71324$new_n11489 ZN=$abc$71324$new_n11490
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[3] I1=$abc$71324$new_n11483 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11491
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11491 ZN=$abc$71324$new_n11492
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11490 B=$abc$71324$new_n11492 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[52] I1=alu_m.result[4] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11494
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[4] I1=$abc$71324$new_n11494 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][4] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][4] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][4] ZN=$abc$71324$new_n11496
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][4] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][4] C1=memory_registers_m.An[0][4] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11497
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11496 A2=$abc$71324$new_n11497 ZN=$abc$71324$new_n11498
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[3][4] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][4] C=$abc$71324$new_n11498 ZN=$abc$71324$new_n11499
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11499 ZN=$abc$71324$new_n11500
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11495 B=$abc$71324$new_n11500 ZN=$abc$71324$new_n11501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[4] I1=$abc$71324$new_n11495 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11502
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11502 ZN=$abc$71324$new_n11503
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11501 B=$abc$71324$new_n11503 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[53] I1=alu_m.result[5] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[5] I1=$abc$71324$new_n11505 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11506
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][5] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][5] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][5] ZN=$abc$71324$new_n11507
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][5] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][5] C1=memory_registers_m.An[0][5] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11508
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11507 A2=$abc$71324$new_n11508 ZN=$abc$71324$new_n11509
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][5] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][5] C=$abc$71324$new_n11509 ZN=$abc$71324$new_n11510
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11510 ZN=$abc$71324$new_n11511
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11506 B=$abc$71324$new_n11511 ZN=$abc$71324$new_n11512
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[5] I1=$abc$71324$new_n11506 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11513
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11513 ZN=$abc$71324$new_n11514
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11512 B=$abc$71324$new_n11514 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[54] I1=alu_m.result[6] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11516
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[6] I1=$abc$71324$new_n11516 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11517
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[1][6] A2=$abc$71324$new_n11447 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][6] ZN=$abc$71324$new_n11518
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][6] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][6] ZN=$abc$71324$new_n11519
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][6] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][6] C1=memory_registers_m.An[0][6] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11520
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11518 A2=$abc$71324$new_n11519 A3=$abc$71324$new_n11520 ZN=$abc$71324$new_n11521
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[7][6] A2=$abc$71324$new_n11432 B=$abc$71324$new_n11521 ZN=$abc$71324$new_n11522
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11522 ZN=$abc$71324$new_n11523
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11517 B=$abc$71324$new_n11523 ZN=$abc$71324$new_n11524
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[6] I1=$abc$71324$new_n11517 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11525
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11525 ZN=$abc$71324$new_n11526
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11524 B=$abc$71324$new_n11526 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[55] I1=alu_m.result[7] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11528
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[7] I1=$abc$71324$new_n11528 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11529
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][7] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][7] ZN=$abc$71324$new_n11530
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][7] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11446 B2=memory_registers_m.An[0][7] ZN=$abc$71324$new_n11531
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][7] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][7] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][7] ZN=$abc$71324$new_n11532
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11530 A2=$abc$71324$new_n11531 A3=$abc$71324$new_n11532 ZN=$abc$71324$new_n11533
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[6][7] A2=$abc$71324$new_n11441 B=$abc$71324$new_n11533 ZN=$abc$71324$new_n11534
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11534 ZN=$abc$71324$new_n11535
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11529 B=$abc$71324$new_n11535 ZN=$abc$71324$new_n11536
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[7] I1=$abc$71324$new_n11529 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11537 ZN=$abc$71324$new_n11538
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11536 B=$abc$71324$new_n11538 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[56] I1=alu_m.result[8] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11540
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[8] I1=$abc$71324$new_n11540 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11541
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[3][8] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][8] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][8] ZN=$abc$71324$new_n11542
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][8] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][8] C1=memory_registers_m.An[0][8] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11542 A2=$abc$71324$new_n11543 ZN=$abc$71324$new_n11544
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[4][8] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][8] C=$abc$71324$new_n11544 ZN=$abc$71324$new_n11545
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11545 ZN=$abc$71324$new_n11546
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11541 B=$abc$71324$new_n11546 ZN=$abc$71324$new_n11547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[8] I1=$abc$71324$new_n11541 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11548
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11548 ZN=$abc$71324$new_n11549
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11547 B=$abc$71324$new_n11549 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[57] I1=alu_m.result[9] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[9] I1=$abc$71324$new_n11551 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11552
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][9] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][9] C1=memory_registers_m.An[0][9] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11553
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][9] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][9] C1=memory_registers_m.An[1][9] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11554
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11553 A2=$abc$71324$new_n11554 ZN=$abc$71324$new_n11555
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[2][9] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][9] C=$abc$71324$new_n11555 ZN=$abc$71324$new_n11556
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11556 ZN=$abc$71324$new_n11557
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11552 B=$abc$71324$new_n11557 ZN=$abc$71324$new_n11558
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[9] I1=$abc$71324$new_n11552 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11559 ZN=$abc$71324$new_n11560
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11558 B=$abc$71324$new_n11560 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[58] I1=alu_m.result[10] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11562
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[10] I1=$abc$71324$new_n11562 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][10] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][10] ZN=$abc$71324$new_n11564
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][10] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][10] C1=memory_registers_m.An[1][10] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11565
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][10] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][10] C1=memory_registers_m.An[0][10] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11566
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11565 A2=$abc$71324$new_n11566 Z=$abc$71324$new_n11567
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11564 A2=$abc$71324$new_n11567 B=memory_registers_m.micro_data[70] ZN=$abc$71324$new_n11568
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11563 B=$abc$71324$new_n11568 ZN=$abc$71324$new_n11569
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[10] I1=$abc$71324$new_n11563 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11570
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11570 ZN=$abc$71324$new_n11571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11569 B=$abc$71324$new_n11571 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[59] I1=alu_m.result[11] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[11] I1=$abc$71324$new_n11573 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11574
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][11] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][11] C1=memory_registers_m.An[1][11] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11575
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][11] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][11] C1=memory_registers_m.An[0][11] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11576
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11575 A2=$abc$71324$new_n11576 ZN=$abc$71324$new_n11577
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][11] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][11] C=$abc$71324$new_n11577 ZN=$abc$71324$new_n11578
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11578 ZN=$abc$71324$new_n11579
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11574 B=$abc$71324$new_n11579 ZN=$abc$71324$new_n11580
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[11] I1=$abc$71324$new_n11574 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11581
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11581 ZN=$abc$71324$new_n11582
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11580 B=$abc$71324$new_n11582 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[60] I1=alu_m.result[12] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11584
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[12] I1=$abc$71324$new_n11584 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11585
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[0][12] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][12] C1=memory_registers_m.An[6][12] C2=$abc$71324$new_n11441 ZN=$abc$71324$new_n11586
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[3][12] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][12] C1=memory_registers_m.An[1][12] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11586 A2=$abc$71324$new_n11587 ZN=$abc$71324$new_n11588
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][12] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][12] C=$abc$71324$new_n11588 ZN=$abc$71324$new_n11589
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11589 ZN=$abc$71324$new_n11590
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11585 B=$abc$71324$new_n11590 ZN=$abc$71324$new_n11591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[12] I1=$abc$71324$new_n11585 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11592 ZN=$abc$71324$new_n11593
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11591 B=$abc$71324$new_n11593 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[61] I1=alu_m.result[13] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[13] I1=$abc$71324$new_n11595 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11596
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][13] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][13] C1=memory_registers_m.An[0][13] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11597
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][13] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][13] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][13] ZN=$abc$71324$new_n11598
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11597 A2=$abc$71324$new_n11598 ZN=$abc$71324$new_n11599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[6][13] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][13] C=$abc$71324$new_n11599 ZN=$abc$71324$new_n11600
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11600 ZN=$abc$71324$new_n11601
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11596 B=$abc$71324$new_n11601 ZN=$abc$71324$new_n11602
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[13] I1=$abc$71324$new_n11596 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11603
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11603 ZN=$abc$71324$new_n11604
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11602 B=$abc$71324$new_n11604 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[62] I1=alu_m.result[14] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11606
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[14] I1=$abc$71324$new_n11606 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[3][14] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][14] C1=memory_registers_m.An[7][14] C2=$abc$71324$new_n11432 ZN=$abc$71324$new_n11608
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][14] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][14] C1=memory_registers_m.An[0][14] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11609
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11608 A2=$abc$71324$new_n11609 ZN=$abc$71324$new_n11610
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[6][14] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11447 B2=memory_registers_m.An[1][14] C=$abc$71324$new_n11610 ZN=$abc$71324$new_n11611
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11611 ZN=$abc$71324$new_n11612
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11607 B=$abc$71324$new_n11612 ZN=$abc$71324$new_n11613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[14] I1=$abc$71324$new_n11607 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11614
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11614 ZN=$abc$71324$new_n11615
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11613 B=$abc$71324$new_n11615 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[63] I1=alu_m.result[15] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[15] I1=$abc$71324$new_n11617 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11618
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][15] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][15] C1=memory_registers_m.An[3][15] C2=$abc$71324$new_n11444 ZN=$abc$71324$new_n11619
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][15] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][15] C1=memory_registers_m.An[6][15] C2=$abc$71324$new_n11441 ZN=$abc$71324$new_n11620
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11619 A2=$abc$71324$new_n11620 ZN=$abc$71324$new_n11621
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[0][15] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11447 B2=memory_registers_m.An[1][15] C=$abc$71324$new_n11621 ZN=$abc$71324$new_n11622
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11622 ZN=$abc$71324$new_n11623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11618 B=$abc$71324$new_n11623 ZN=$abc$71324$new_n11624
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[15] I1=$abc$71324$new_n11618 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11625
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11625 ZN=$abc$71324$new_n11626
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11624 B=$abc$71324$new_n11626 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[64] I1=alu_m.result[16] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11628
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[16] I1=$abc$71324$new_n11628 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11629
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][16] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][16] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][16] ZN=$abc$71324$new_n11630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][16] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][16] C1=memory_registers_m.An[0][16] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11630 A2=$abc$71324$new_n11631 ZN=$abc$71324$new_n11632
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[3][16] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][16] C=$abc$71324$new_n11632 ZN=$abc$71324$new_n11633
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11633 ZN=$abc$71324$new_n11634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11629 B=$abc$71324$new_n11634 ZN=$abc$71324$new_n11635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[16] I1=$abc$71324$new_n11629 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11636
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11636 ZN=$abc$71324$new_n11637
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11635 B=$abc$71324$new_n11637 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[65] I1=alu_m.result[17] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[17] I1=$abc$71324$new_n11639 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][17] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][17] ZN=$abc$71324$new_n11641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][17] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11446 B2=memory_registers_m.An[0][17] ZN=$abc$71324$new_n11642
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][17] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][17] C1=memory_registers_m.An[6][17] C2=$abc$71324$new_n11441 ZN=$abc$71324$new_n11643
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11641 A2=$abc$71324$new_n11642 A3=$abc$71324$new_n11643 ZN=$abc$71324$new_n11644
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[1][17] A2=$abc$71324$new_n11447 B=$abc$71324$new_n11644 ZN=$abc$71324$new_n11645
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11645 ZN=$abc$71324$new_n11646
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11640 B=$abc$71324$new_n11646 ZN=$abc$71324$new_n11647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[17] I1=$abc$71324$new_n11640 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11648
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11648 ZN=$abc$71324$new_n11649
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11647 B=$abc$71324$new_n11649 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[66] I1=alu_m.result[18] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[18] I1=$abc$71324$new_n11651 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11652
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][18] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][18] ZN=$abc$71324$new_n11653
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][18] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11446 B2=memory_registers_m.An[0][18] ZN=$abc$71324$new_n11654
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][18] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][18] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][18] ZN=$abc$71324$new_n11655
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11653 A2=$abc$71324$new_n11654 A3=$abc$71324$new_n11655 ZN=$abc$71324$new_n11656
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[6][18] A2=$abc$71324$new_n11441 B=$abc$71324$new_n11656 ZN=$abc$71324$new_n11657
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11657 ZN=$abc$71324$new_n11658
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11652 B=$abc$71324$new_n11658 ZN=$abc$71324$new_n11659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[18] I1=$abc$71324$new_n11652 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11660
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11660 ZN=$abc$71324$new_n11661
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11659 B=$abc$71324$new_n11661 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[67] I1=alu_m.result[19] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[19] I1=$abc$71324$new_n11663 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11664
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][19] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][19] ZN=$abc$71324$new_n11665
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[0][19] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][19] ZN=$abc$71324$new_n11666
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][19] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][19] C1=memory_registers_m.An[2][19] C2=$abc$71324$new_n11445 ZN=$abc$71324$new_n11667
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11665 A2=$abc$71324$new_n11666 A3=$abc$71324$new_n11667 ZN=$abc$71324$new_n11668
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[1][19] A2=$abc$71324$new_n11447 B=$abc$71324$new_n11668 ZN=$abc$71324$new_n11669
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11669 ZN=$abc$71324$new_n11670
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11664 B=$abc$71324$new_n11670 ZN=$abc$71324$new_n11671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[19] I1=$abc$71324$new_n11664 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11672
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11672 ZN=$abc$71324$new_n11673
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11671 B=$abc$71324$new_n11673 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[68] I1=alu_m.result[20] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[20] I1=$abc$71324$new_n11675 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11676
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][20] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][20] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][20] ZN=$abc$71324$new_n11677
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][20] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][20] C1=memory_registers_m.An[0][20] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11678
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11677 A2=$abc$71324$new_n11678 ZN=$abc$71324$new_n11679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[3][20] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][20] C=$abc$71324$new_n11679 ZN=$abc$71324$new_n11680
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11680 ZN=$abc$71324$new_n11681
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11676 B=$abc$71324$new_n11681 ZN=$abc$71324$new_n11682
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[20] I1=$abc$71324$new_n11676 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11683
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11683 ZN=$abc$71324$new_n11684
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11682 B=$abc$71324$new_n11684 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[69] I1=alu_m.result[21] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11686
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[21] I1=$abc$71324$new_n11686 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11687
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][21] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][21] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][21] ZN=$abc$71324$new_n11688
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][21] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][21] C1=memory_registers_m.An[0][21] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11688 A2=$abc$71324$new_n11689 ZN=$abc$71324$new_n11690
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[3][21] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][21] C=$abc$71324$new_n11690 ZN=$abc$71324$new_n11691
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11691 ZN=$abc$71324$new_n11692
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11687 B=$abc$71324$new_n11692 ZN=$abc$71324$new_n11693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[21] I1=$abc$71324$new_n11687 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11694
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11694 ZN=$abc$71324$new_n11695
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11693 B=$abc$71324$new_n11695 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[70] I1=alu_m.result[22] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[22] I1=$abc$71324$new_n11697 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11698
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[1][22] A2=$abc$71324$new_n11447 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][22] ZN=$abc$71324$new_n11699
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][22] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][22] ZN=$abc$71324$new_n11700
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][22] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][22] C1=memory_registers_m.An[0][22] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11699 A2=$abc$71324$new_n11700 A3=$abc$71324$new_n11701 ZN=$abc$71324$new_n11702
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[7][22] A2=$abc$71324$new_n11432 B=$abc$71324$new_n11702 ZN=$abc$71324$new_n11703
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11703 ZN=$abc$71324$new_n11704
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11698 B=$abc$71324$new_n11704 ZN=$abc$71324$new_n11705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[22] I1=$abc$71324$new_n11698 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11706
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11706 ZN=$abc$71324$new_n11707
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11705 B=$abc$71324$new_n11707 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[71] I1=alu_m.result[23] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[23] I1=$abc$71324$new_n11709 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11710
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][23] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][23] ZN=$abc$71324$new_n11711
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][23] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11446 B2=memory_registers_m.An[0][23] ZN=$abc$71324$new_n11712
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][23] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][23] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][23] ZN=$abc$71324$new_n11713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11711 A2=$abc$71324$new_n11712 A3=$abc$71324$new_n11713 ZN=$abc$71324$new_n11714
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[6][23] A2=$abc$71324$new_n11441 B=$abc$71324$new_n11714 ZN=$abc$71324$new_n11715
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11715 ZN=$abc$71324$new_n11716
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11710 B=$abc$71324$new_n11716 ZN=$abc$71324$new_n11717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[23] I1=$abc$71324$new_n11710 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11718
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11718 ZN=$abc$71324$new_n11719
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11717 B=$abc$71324$new_n11719 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[72] I1=alu_m.result[24] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[24] I1=$abc$71324$new_n11721 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11722
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][24] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][24] C1=memory_registers_m.An[1][24] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11723
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][24] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][24] C1=$abc$71324$new_n11446 C2=memory_registers_m.An[0][24] ZN=$abc$71324$new_n11724
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11723 A2=$abc$71324$new_n11724 ZN=$abc$71324$new_n11725
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[6][24] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][24] C=$abc$71324$new_n11725 ZN=$abc$71324$new_n11726
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11726 ZN=$abc$71324$new_n11727
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11722 B=$abc$71324$new_n11727 ZN=$abc$71324$new_n11728
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[24] I1=$abc$71324$new_n11722 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11729
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11729 ZN=$abc$71324$new_n11730
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11728 B=$abc$71324$new_n11730 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[73] I1=alu_m.result[25] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11732
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[25] I1=$abc$71324$new_n11732 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11733
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][25] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][25] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][25] ZN=$abc$71324$new_n11734
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][25] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][25] C1=memory_registers_m.An[0][25] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11735
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11734 A2=$abc$71324$new_n11735 ZN=$abc$71324$new_n11736
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][25] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][25] C=$abc$71324$new_n11736 ZN=$abc$71324$new_n11737
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11737 ZN=$abc$71324$new_n11738
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11733 B=$abc$71324$new_n11738 ZN=$abc$71324$new_n11739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[25] I1=$abc$71324$new_n11733 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11740
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11740 ZN=$abc$71324$new_n11741
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11739 B=$abc$71324$new_n11741 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[74] I1=alu_m.result[26] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[26] I1=$abc$71324$new_n11743 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11744
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][26] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][26] ZN=$abc$71324$new_n11745
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][26] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][26] C1=memory_registers_m.An[1][26] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11746
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][26] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][26] C1=memory_registers_m.An[0][26] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11747
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11746 A2=$abc$71324$new_n11747 Z=$abc$71324$new_n11748
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n11745 A2=$abc$71324$new_n11748 B=memory_registers_m.micro_data[70] ZN=$abc$71324$new_n11749
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11744 B=$abc$71324$new_n11749 ZN=$abc$71324$new_n11750
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[26] I1=$abc$71324$new_n11744 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11751 ZN=$abc$71324$new_n11752
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11750 B=$abc$71324$new_n11752 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[75] I1=alu_m.result[27] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11754
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[27] I1=$abc$71324$new_n11754 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11755
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][27] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][27] C1=memory_registers_m.An[1][27] C2=$abc$71324$new_n11447 ZN=$abc$71324$new_n11756
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][27] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][27] C1=memory_registers_m.An[0][27] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11756 A2=$abc$71324$new_n11757 ZN=$abc$71324$new_n11758
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][27] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][27] C=$abc$71324$new_n11758 ZN=$abc$71324$new_n11759
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11759 ZN=$abc$71324$new_n11760
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11755 B=$abc$71324$new_n11760 ZN=$abc$71324$new_n11761
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[27] I1=$abc$71324$new_n11755 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11762
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11762 ZN=$abc$71324$new_n11763
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11761 B=$abc$71324$new_n11763 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[76] I1=alu_m.result[28] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11765
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[28] I1=$abc$71324$new_n11765 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11766
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][28] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][28] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][28] ZN=$abc$71324$new_n11767
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[7][28] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11441 B2=memory_registers_m.An[6][28] C1=memory_registers_m.An[0][28] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11768
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11767 A2=$abc$71324$new_n11768 ZN=$abc$71324$new_n11769
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[3][28] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][28] C=$abc$71324$new_n11769 ZN=$abc$71324$new_n11770
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11770 ZN=$abc$71324$new_n11771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11766 B=$abc$71324$new_n11771 ZN=$abc$71324$new_n11772
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[28] I1=$abc$71324$new_n11766 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11773
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11773 ZN=$abc$71324$new_n11774
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11772 B=$abc$71324$new_n11774 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[77] I1=alu_m.result[29] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11776
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[29] I1=$abc$71324$new_n11776 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11777
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[7][29] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11444 B2=memory_registers_m.An[3][29] ZN=$abc$71324$new_n11778
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An[4][29] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11446 B2=memory_registers_m.An[0][29] ZN=$abc$71324$new_n11779
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[2][29] A2=$abc$71324$new_n11445 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][29] C1=$abc$71324$new_n11447 C2=memory_registers_m.An[1][29] ZN=$abc$71324$new_n11780
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n11778 A2=$abc$71324$new_n11779 A3=$abc$71324$new_n11780 ZN=$abc$71324$new_n11781
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An[6][29] A2=$abc$71324$new_n11441 B=$abc$71324$new_n11781 ZN=$abc$71324$new_n11782
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11782 ZN=$abc$71324$new_n11783
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11777 B=$abc$71324$new_n11783 ZN=$abc$71324$new_n11784
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[29] I1=$abc$71324$new_n11777 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11785 ZN=$abc$71324$new_n11786
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11784 B=$abc$71324$new_n11786 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[78] I1=alu_m.result[30] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11788
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[30] I1=$abc$71324$new_n11788 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11789
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[3][30] A2=$abc$71324$new_n11444 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][30] C1=memory_registers_m.An[7][30] C2=$abc$71324$new_n11432 ZN=$abc$71324$new_n11790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[4][30] A2=$abc$71324$new_n11442 B1=$abc$71324$new_n11445 B2=memory_registers_m.An[2][30] C1=memory_registers_m.An[0][30] C2=$abc$71324$new_n11446 ZN=$abc$71324$new_n11791
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11790 A2=$abc$71324$new_n11791 ZN=$abc$71324$new_n11792
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[6][30] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11447 B2=memory_registers_m.An[1][30] C=$abc$71324$new_n11792 ZN=$abc$71324$new_n11793
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11793 ZN=$abc$71324$new_n11794
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11789 B=$abc$71324$new_n11794 ZN=$abc$71324$new_n11795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[30] I1=$abc$71324$new_n11789 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11796
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11796 ZN=$abc$71324$new_n11797
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11795 B=$abc$71324$new_n11797 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[79] I1=alu_m.result[31] S=$abc$71324$new_n11438 Z=$abc$71324$new_n11799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.address[31] I1=$abc$71324$new_n11799 S=$abc$71324$new_n11437 Z=$abc$71324$new_n11800
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[6][31] A2=$abc$71324$new_n11441 B1=$abc$71324$new_n11442 B2=memory_registers_m.An[4][31] C1=memory_registers_m.An[2][31] C2=$abc$71324$new_n11445 ZN=$abc$71324$new_n11801
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.An[0][31] A2=$abc$71324$new_n11446 B1=$abc$71324$new_n11447 B2=memory_registers_m.An[1][31] C1=memory_registers_m.An[3][31] C2=$abc$71324$new_n11444 ZN=$abc$71324$new_n11802
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11801 A2=$abc$71324$new_n11802 ZN=$abc$71324$new_n11803
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An[7][31] A2=$abc$71324$new_n11432 B1=$abc$71324$new_n11448 B2=memory_registers_m.An[5][31] C=$abc$71324$new_n11803 ZN=$abc$71324$new_n11804
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11804 ZN=$abc$71324$new_n11805
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11800 B=$abc$71324$new_n11805 ZN=$abc$71324$new_n11806
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.usp[31] I1=$abc$71324$new_n11800 S=memory_registers_m.micro_data[70] Z=$abc$71324$new_n11807
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11807 ZN=$abc$71324$new_n11808
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n11435 A2=$abc$71324$new_n11806 B=$abc$71324$new_n11808 ZN=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n10302 B=$abc$71324$new_n10980 C=$abc$71324$new_n10158 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ea_reg[1] I1=bus_control_m.prefetch_ir_o[77] S=memory_registers_m.micro_data[73] Z=$abc$71324$new_n11811
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n11811 ZN=$abc$71324$new_n11812
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ea_reg[2] I1=bus_control_m.prefetch_ir_o[78] S=memory_registers_m.micro_data[73] Z=$abc$71324$new_n11813
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11812 A2=$abc$71324$new_n11813 ZN=$abc$71324$new_n11814
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n3227 I1=$abc$71324$new_n3199 S=memory_registers_m.micro_data[73] Z=$abc$71324$new_n11815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ea_reg[0] I1=bus_control_m.prefetch_ir_o[76] S=memory_registers_m.micro_data[73] Z=$abc$71324$new_n11816
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11814 A2=$abc$71324$new_n11815 ZN=$abc$71324$new_n11817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n11818
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n11818 ZN=$abc$71324$new_n11819
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8517 A2=$abc$71324$new_n11818 ZN=$abc$71324$new_n11820
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11817 A2=$abc$71324$new_n11820 ZN=$abc$71324$new_n11821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[8] I1=memory_registers_m.Dn[5][8] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[9] I1=memory_registers_m.Dn[5][9] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[10] I1=memory_registers_m.Dn[5][10] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[11] I1=memory_registers_m.Dn[5][11] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[12] I1=memory_registers_m.Dn[5][12] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[13] I1=memory_registers_m.Dn[5][13] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[14] I1=memory_registers_m.Dn[5][14] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69471
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[15] I1=memory_registers_m.Dn[5][15] S=$abc$71324$new_n11821 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69473
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[70] A2=$abc$71324$new_n11436 Z=$abc$71324$new_n11830
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11442 A2=$abc$71324$new_n11830 ZN=$abc$71324$new_n11831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11440 I1=memory_registers_m.An[4][0] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11460 I1=memory_registers_m.An[4][1] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69477
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11471 I1=memory_registers_m.An[4][2] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69479
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11483 I1=memory_registers_m.An[4][3] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11495 I1=memory_registers_m.An[4][4] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69483
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11506 I1=memory_registers_m.An[4][5] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11517 I1=memory_registers_m.An[4][6] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11529 I1=memory_registers_m.An[4][7] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11541 I1=memory_registers_m.An[4][8] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69491
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11552 I1=memory_registers_m.An[4][9] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69493
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11563 I1=memory_registers_m.An[4][10] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69495
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11574 I1=memory_registers_m.An[4][11] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11585 I1=memory_registers_m.An[4][12] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11596 I1=memory_registers_m.An[4][13] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11607 I1=memory_registers_m.An[4][14] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11618 I1=memory_registers_m.An[4][15] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11629 I1=memory_registers_m.An[4][16] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11640 I1=memory_registers_m.An[4][17] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69509
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11652 I1=memory_registers_m.An[4][18] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11664 I1=memory_registers_m.An[4][19] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11676 I1=memory_registers_m.An[4][20] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11687 I1=memory_registers_m.An[4][21] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11698 I1=memory_registers_m.An[4][22] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11710 I1=memory_registers_m.An[4][23] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11722 I1=memory_registers_m.An[4][24] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11733 I1=memory_registers_m.An[4][25] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11744 I1=memory_registers_m.An[4][26] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69527
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11755 I1=memory_registers_m.An[4][27] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69529
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11766 I1=memory_registers_m.An[4][28] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69531
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11777 I1=memory_registers_m.An[4][29] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69533
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11789 I1=memory_registers_m.An[4][30] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69535
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11800 I1=memory_registers_m.An[4][31] S=$abc$71324$new_n11831 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11811 A2=$abc$71324$new_n11813 ZN=$abc$71324$new_n11864
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11816 A2=$abc$71324$new_n11864 ZN=$abc$71324$new_n11865
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n11865 Z=$abc$71324$new_n11866
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][8] I1=alu_m.result[8] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69539
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][9] I1=alu_m.result[9] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69541
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][10] I1=alu_m.result[10] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69543
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][11] I1=alu_m.result[11] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69545
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][12] I1=alu_m.result[12] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69547
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][13] I1=alu_m.result[13] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69549
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][14] I1=alu_m.result[14] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69551
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][15] I1=alu_m.result[15] S=$abc$71324$new_n11866 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69553
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n11812 A2=$abc$71324$new_n11813 Z=$abc$71324$new_n11875
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11816 A2=$abc$71324$new_n11875 ZN=$abc$71324$new_n11876
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3142 A2=$abc$71324$new_n3391 B=$abc$71324$new_n3229 ZN=$abc$71324$new_n11877
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11876 A2=$abc$71324$new_n11877 Z=$abc$71324$new_n11878
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][0] I1=alu_m.result[0] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69555
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][1] I1=alu_m.result[1] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69557
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][2] I1=alu_m.result[2] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69559
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][3] I1=alu_m.result[3] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69561
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][4] I1=alu_m.result[4] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69563
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][5] I1=alu_m.result[5] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69565
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][6] I1=alu_m.result[6] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69567
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][7] I1=alu_m.result[7] S=$abc$71324$new_n11878 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69569
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n11811 A2=$abc$71324$new_n11813 A3=$abc$71324$new_n11816 ZN=$abc$71324$new_n11887
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n11887 ZN=$abc$71324$new_n11888
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[8] I1=memory_registers_m.Dn[0][8] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69571
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[9] I1=memory_registers_m.Dn[0][9] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69573
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[10] I1=memory_registers_m.Dn[0][10] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69575
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[11] I1=memory_registers_m.Dn[0][11] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69577
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[12] I1=memory_registers_m.Dn[0][12] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69579
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[13] I1=memory_registers_m.Dn[0][13] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69581
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[14] I1=memory_registers_m.Dn[0][14] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69583
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[15] I1=memory_registers_m.Dn[0][15] S=$abc$71324$new_n11888 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11446 A2=$abc$71324$new_n11830 ZN=$abc$71324$new_n11897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11440 I1=memory_registers_m.An[0][0] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69587
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11460 I1=memory_registers_m.An[0][1] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69589
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11471 I1=memory_registers_m.An[0][2] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69591
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11483 I1=memory_registers_m.An[0][3] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69593
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11495 I1=memory_registers_m.An[0][4] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69595
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11506 I1=memory_registers_m.An[0][5] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69597
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11517 I1=memory_registers_m.An[0][6] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69599
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11529 I1=memory_registers_m.An[0][7] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69601
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11541 I1=memory_registers_m.An[0][8] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69603
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11552 I1=memory_registers_m.An[0][9] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69605
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11563 I1=memory_registers_m.An[0][10] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69607
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11574 I1=memory_registers_m.An[0][11] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69609
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11585 I1=memory_registers_m.An[0][12] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69611
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11596 I1=memory_registers_m.An[0][13] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69613
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11607 I1=memory_registers_m.An[0][14] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69615
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11618 I1=memory_registers_m.An[0][15] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69617
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11629 I1=memory_registers_m.An[0][16] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69619
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11640 I1=memory_registers_m.An[0][17] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69621
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11652 I1=memory_registers_m.An[0][18] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69623
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11664 I1=memory_registers_m.An[0][19] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69625
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11676 I1=memory_registers_m.An[0][20] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11687 I1=memory_registers_m.An[0][21] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69629
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11698 I1=memory_registers_m.An[0][22] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69631
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11710 I1=memory_registers_m.An[0][23] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69633
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11722 I1=memory_registers_m.An[0][24] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69635
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11733 I1=memory_registers_m.An[0][25] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69637
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11744 I1=memory_registers_m.An[0][26] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69639
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11755 I1=memory_registers_m.An[0][27] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69641
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11766 I1=memory_registers_m.An[0][28] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69643
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11777 I1=memory_registers_m.An[0][29] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69645
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11789 I1=memory_registers_m.An[0][30] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69647
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11800 I1=memory_registers_m.An[0][31] S=$abc$71324$new_n11897 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11445 A2=$abc$71324$new_n11830 ZN=$abc$71324$new_n11930
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11440 I1=memory_registers_m.An[2][0] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69651
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11460 I1=memory_registers_m.An[2][1] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69653
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11471 I1=memory_registers_m.An[2][2] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69655
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11483 I1=memory_registers_m.An[2][3] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69657
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11495 I1=memory_registers_m.An[2][4] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69659
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11506 I1=memory_registers_m.An[2][5] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69661
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11517 I1=memory_registers_m.An[2][6] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69663
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11529 I1=memory_registers_m.An[2][7] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69665
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11541 I1=memory_registers_m.An[2][8] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69667
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11552 I1=memory_registers_m.An[2][9] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69669
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11563 I1=memory_registers_m.An[2][10] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69671
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11574 I1=memory_registers_m.An[2][11] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69673
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11585 I1=memory_registers_m.An[2][12] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69675
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11596 I1=memory_registers_m.An[2][13] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69677
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11607 I1=memory_registers_m.An[2][14] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69679
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11618 I1=memory_registers_m.An[2][15] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69681
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11629 I1=memory_registers_m.An[2][16] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69683
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11640 I1=memory_registers_m.An[2][17] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69685
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11652 I1=memory_registers_m.An[2][18] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69687
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11664 I1=memory_registers_m.An[2][19] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11676 I1=memory_registers_m.An[2][20] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11687 I1=memory_registers_m.An[2][21] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69693
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11698 I1=memory_registers_m.An[2][22] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69695
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11710 I1=memory_registers_m.An[2][23] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69697
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11722 I1=memory_registers_m.An[2][24] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69699
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11733 I1=memory_registers_m.An[2][25] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69701
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11744 I1=memory_registers_m.An[2][26] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69703
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11755 I1=memory_registers_m.An[2][27] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69705
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11766 I1=memory_registers_m.An[2][28] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69707
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11777 I1=memory_registers_m.An[2][29] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69709
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11789 I1=memory_registers_m.An[2][30] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69711
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11800 I1=memory_registers_m.An[2][31] S=$abc$71324$new_n11930 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11444 A2=$abc$71324$new_n11830 ZN=$abc$71324$new_n11963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11440 I1=memory_registers_m.An[3][0] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69715
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11460 I1=memory_registers_m.An[3][1] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69717
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11471 I1=memory_registers_m.An[3][2] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69719
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11483 I1=memory_registers_m.An[3][3] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11495 I1=memory_registers_m.An[3][4] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69723
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11506 I1=memory_registers_m.An[3][5] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69725
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11517 I1=memory_registers_m.An[3][6] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69727
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11529 I1=memory_registers_m.An[3][7] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11541 I1=memory_registers_m.An[3][8] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69731
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11552 I1=memory_registers_m.An[3][9] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69733
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11563 I1=memory_registers_m.An[3][10] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69735
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11574 I1=memory_registers_m.An[3][11] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69737
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11585 I1=memory_registers_m.An[3][12] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69739
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11596 I1=memory_registers_m.An[3][13] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69741
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11607 I1=memory_registers_m.An[3][14] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69743
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11618 I1=memory_registers_m.An[3][15] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69745
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11629 I1=memory_registers_m.An[3][16] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69747
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11640 I1=memory_registers_m.An[3][17] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69749
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11652 I1=memory_registers_m.An[3][18] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69751
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11664 I1=memory_registers_m.An[3][19] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69753
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11676 I1=memory_registers_m.An[3][20] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69755
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11687 I1=memory_registers_m.An[3][21] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69757
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11698 I1=memory_registers_m.An[3][22] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11710 I1=memory_registers_m.An[3][23] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69761
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11722 I1=memory_registers_m.An[3][24] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69763
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11733 I1=memory_registers_m.An[3][25] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69765
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11744 I1=memory_registers_m.An[3][26] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69767
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11755 I1=memory_registers_m.An[3][27] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69769
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11766 I1=memory_registers_m.An[3][28] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69771
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11777 I1=memory_registers_m.An[3][29] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69773
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11789 I1=memory_registers_m.An[3][30] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69775
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11800 I1=memory_registers_m.An[3][31] S=$abc$71324$new_n11963 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69777
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n11996
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3142 A2=$abc$71324$new_n11996 ZN=$abc$71324$new_n11997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11887 A2=$abc$71324$new_n11997 ZN=$abc$71324$new_n11998
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[16] I1=memory_registers_m.Dn[0][16] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69779
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[17] I1=memory_registers_m.Dn[0][17] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69781
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[18] I1=memory_registers_m.Dn[0][18] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69783
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[19] I1=memory_registers_m.Dn[0][19] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69785
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[20] I1=memory_registers_m.Dn[0][20] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69787
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[21] I1=memory_registers_m.Dn[0][21] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69789
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[22] I1=memory_registers_m.Dn[0][22] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69791
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[23] I1=memory_registers_m.Dn[0][23] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69793
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[24] I1=memory_registers_m.Dn[0][24] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69795
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[25] I1=memory_registers_m.Dn[0][25] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[26] I1=memory_registers_m.Dn[0][26] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69799
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[27] I1=memory_registers_m.Dn[0][27] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69801
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[28] I1=memory_registers_m.Dn[0][28] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69803
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[29] I1=memory_registers_m.Dn[0][29] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69805
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[30] I1=memory_registers_m.Dn[0][30] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69807
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[31] I1=memory_registers_m.Dn[0][31] S=$abc$71324$new_n11998 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69809
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n11811 A2=$abc$71324$new_n11813 A3=$abc$71324$new_n11815 ZN=$abc$71324$new_n12015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11877 A2=$abc$71324$new_n12015 ZN=$abc$71324$new_n12016
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[0] I1=memory_registers_m.Dn[1][0] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[1] I1=memory_registers_m.Dn[1][1] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69813
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[2] I1=memory_registers_m.Dn[1][2] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69815
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[3] I1=memory_registers_m.Dn[1][3] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69817
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[4] I1=memory_registers_m.Dn[1][4] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69819
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[5] I1=memory_registers_m.Dn[1][5] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69821
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[6] I1=memory_registers_m.Dn[1][6] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[7] I1=memory_registers_m.Dn[1][7] S=$abc$71324$new_n12016 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69825
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11877 A2=$abc$71324$new_n11887 Z=$abc$71324$new_n12025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][0] I1=alu_m.result[0] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69827
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][1] I1=alu_m.result[1] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][2] I1=alu_m.result[2] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69831
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][3] I1=alu_m.result[3] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69833
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][4] I1=alu_m.result[4] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69835
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][5] I1=alu_m.result[5] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69837
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][6] I1=alu_m.result[6] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69839
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[0][7] I1=alu_m.result[7] S=$abc$71324$new_n12025 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69841
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10350 A2=$abc$71324$new_n10516 B=$abc$71324$new_n10737 ZN=$abc$71324$new_n12034
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10743 A2=$abc$71324$new_n10870 ZN=$abc$71324$new_n12035
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10539 A2=$abc$71324$new_n12034 B1=$abc$71324$new_n12035 B2=$abc$71324$new_n10460 C=$abc$71324$new_n10899 ZN=$abc$71324$new_n12036
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10922 A2=$abc$71324$new_n12036 B=memory_registers_m.micro_pc[8] ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69843
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10353 A2=$abc$71324$new_n11163 ZN=$abc$71324$new_n12038
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10515 A2=$abc$71324$new_n11066 B1=$abc$71324$new_n12038 B2=$abc$71324$new_n10377 ZN=$abc$71324$new_n12039
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10277 A2=$abc$71324$new_n10316 B1=$abc$71324$new_n10319 B2=$abc$71324$new_n10272 ZN=$abc$71324$new_n12040
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10801 A2=$abc$71324$new_n12040 ZN=$abc$71324$new_n12041
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10583 A2=$abc$71324$new_n12039 B=$abc$71324$new_n12041 C=memory_registers_m.micro_pc[6] ZN=$abc$71324$new_n12042
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10293 A2=$abc$71324$new_n10526 B1=$abc$71324$new_n10960 B2=$abc$71324$new_n10345 ZN=$abc$71324$new_n12043
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n12042 A2=$abc$71324$new_n12043 Z=$abc$71324$new_n12044
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n10397 A2=$abc$71324$new_n10544 A3=$abc$71324$new_n11020 ZN=$abc$71324$new_n12045
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10466 A2=$abc$71324$new_n12044 B1=$abc$71324$new_n12045 B2=$abc$71324$new_n10389 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69845
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10705 A2=$abc$71324$new_n10960 B=$abc$71324$new_n10631 ZN=$abc$71324$new_n12047
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10375 A3=$abc$71324$new_n10389 A4=$abc$71324$new_n10706 ZN=$abc$71324$new_n12048
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10468 A2=$abc$71324$new_n12048 B=$abc$71324$new_n12039 ZN=$abc$71324$new_n12049
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n12047 A2=$abc$71324$new_n12049 B=memory_registers_m.micro_pc[8] ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69847
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10398 A2=$abc$71324$new_n10513 A3=$abc$71324$new_n10752 B1=$abc$71324$new_n10870 B2=$abc$71324$new_n10743 ZN=$abc$71324$new_n12051
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n11163 A3=$abc$71324$new_n12051 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69849
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10282 A2=$abc$71324$new_n10326 B=$abc$71324$new_n10952 ZN=$abc$71324$new_n12053
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n10470 A2=$abc$71324$new_n10800 B1=$abc$71324$new_n12053 B2=$abc$71324$new_n10545 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69851
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11447 A2=$abc$71324$new_n11830 ZN=$abc$71324$new_n12055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11440 I1=memory_registers_m.An[1][0] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69855
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11460 I1=memory_registers_m.An[1][1] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69857
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11471 I1=memory_registers_m.An[1][2] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11483 I1=memory_registers_m.An[1][3] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69861
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11495 I1=memory_registers_m.An[1][4] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69863
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11506 I1=memory_registers_m.An[1][5] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69865
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11517 I1=memory_registers_m.An[1][6] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11529 I1=memory_registers_m.An[1][7] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69869
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11541 I1=memory_registers_m.An[1][8] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69871
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11552 I1=memory_registers_m.An[1][9] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11563 I1=memory_registers_m.An[1][10] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69875
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11574 I1=memory_registers_m.An[1][11] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11585 I1=memory_registers_m.An[1][12] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69879
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11596 I1=memory_registers_m.An[1][13] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69881
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11607 I1=memory_registers_m.An[1][14] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69883
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11618 I1=memory_registers_m.An[1][15] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69885
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11629 I1=memory_registers_m.An[1][16] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11640 I1=memory_registers_m.An[1][17] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11652 I1=memory_registers_m.An[1][18] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11664 I1=memory_registers_m.An[1][19] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11676 I1=memory_registers_m.An[1][20] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69895
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11687 I1=memory_registers_m.An[1][21] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11698 I1=memory_registers_m.An[1][22] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11710 I1=memory_registers_m.An[1][23] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11722 I1=memory_registers_m.An[1][24] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11733 I1=memory_registers_m.An[1][25] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69905
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11744 I1=memory_registers_m.An[1][26] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69907
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11755 I1=memory_registers_m.An[1][27] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11766 I1=memory_registers_m.An[1][28] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69911
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11777 I1=memory_registers_m.An[1][29] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69913
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11789 I1=memory_registers_m.An[1][30] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11800 I1=memory_registers_m.An[1][31] S=$abc$71324$new_n12055 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69917
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11814 A2=$abc$71324$new_n11816 ZN=$abc$71324$new_n12088
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n12088 Z=$abc$71324$new_n12089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][8] I1=alu_m.result[8] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69919
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][9] I1=alu_m.result[9] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][10] I1=alu_m.result[10] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][11] I1=alu_m.result[11] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69925
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][12] I1=alu_m.result[12] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][13] I1=alu_m.result[13] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][14] I1=alu_m.result[14] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][15] I1=alu_m.result[15] S=$abc$71324$new_n12089 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69933
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11432 A2=$abc$71324$new_n11830 Z=$abc$71324$new_n12098
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][0] I1=$abc$71324$new_n11440 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][1] I1=$abc$71324$new_n11460 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69937
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][2] I1=$abc$71324$new_n11471 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69939
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][3] I1=$abc$71324$new_n11483 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69941
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][4] I1=$abc$71324$new_n11495 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][5] I1=$abc$71324$new_n11506 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][6] I1=$abc$71324$new_n11517 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69947
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][7] I1=$abc$71324$new_n11529 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69949
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][8] I1=$abc$71324$new_n11541 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][9] I1=$abc$71324$new_n11552 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69953
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][10] I1=$abc$71324$new_n11563 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][11] I1=$abc$71324$new_n11574 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69957
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][12] I1=$abc$71324$new_n11585 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][13] I1=$abc$71324$new_n11596 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69961
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][14] I1=$abc$71324$new_n11607 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][15] I1=$abc$71324$new_n11618 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69965
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][16] I1=$abc$71324$new_n11629 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69967
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][17] I1=$abc$71324$new_n11640 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69969
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][18] I1=$abc$71324$new_n11652 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69971
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][19] I1=$abc$71324$new_n11664 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69973
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][20] I1=$abc$71324$new_n11676 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69975
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][21] I1=$abc$71324$new_n11687 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69977
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][22] I1=$abc$71324$new_n11698 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69979
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][23] I1=$abc$71324$new_n11710 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69981
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][24] I1=$abc$71324$new_n11722 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69983
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][25] I1=$abc$71324$new_n11733 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69985
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][26] I1=$abc$71324$new_n11744 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][27] I1=$abc$71324$new_n11755 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69989
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][28] I1=$abc$71324$new_n11766 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69991
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][29] I1=$abc$71324$new_n11777 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69993
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][30] I1=$abc$71324$new_n11789 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69995
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[7][31] I1=$abc$71324$new_n11800 S=$abc$71324$new_n12098 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$69997
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10278 A2=$abc$71324$new_n10367 A3=$abc$71324$new_n10785 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$69999
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n10706 A2=$abc$71324$new_n10942 A3=$abc$71324$new_n11379 B1=$abc$71324$new_n10980 B2=$abc$71324$new_n10433 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70001
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10187 A2=$abc$71324$new_n10435 B=$abc$71324$new_n10647 C=$abc$71324$new_n10402 ZN=$abc$71324$new_n12133
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n12043 A2=$abc$71324$new_n12133 B=$abc$71324$new_n10466 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70003
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10565 A2=$abc$71324$new_n10785 B=$abc$71324$new_n10968 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70005
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10466 A2=$abc$71324$new_n10756 B=$abc$71324$new_n10968 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70007
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10785 A2=$abc$71324$new_n11257 A3=$abc$71324$new_n11401 B=$abc$71324$new_n10957 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70009
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11865 A2=$abc$71324$new_n11997 Z=$abc$71324$new_n12138
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][16] I1=alu_m.result[16] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70011
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][17] I1=alu_m.result[17] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70013
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][18] I1=alu_m.result[18] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70015
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][19] I1=alu_m.result[19] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70017
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][20] I1=alu_m.result[20] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70019
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][21] I1=alu_m.result[21] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70021
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][22] I1=alu_m.result[22] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70023
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][23] I1=alu_m.result[23] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70025
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][24] I1=alu_m.result[24] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70027
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][25] I1=alu_m.result[25] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70029
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][26] I1=alu_m.result[26] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70031
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][27] I1=alu_m.result[27] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70033
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][28] I1=alu_m.result[28] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70035
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][29] I1=alu_m.result[29] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70037
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][30] I1=alu_m.result[30] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70039
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][31] I1=alu_m.result[31] S=$abc$71324$new_n12138 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70041
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=$abc$71324$new_n10158 A2=memory_registers_m.micro_pc[0] A3=$abc$71324$new_n10269 A4=$abc$71324$new_n10980 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70043
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11815 A2=$abc$71324$new_n11864 ZN=$abc$71324$new_n12156
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11997 A2=$abc$71324$new_n12156 ZN=$abc$71324$new_n12157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[16] I1=memory_registers_m.Dn[7][16] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70045
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[17] I1=memory_registers_m.Dn[7][17] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70047
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[18] I1=memory_registers_m.Dn[7][18] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70049
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[19] I1=memory_registers_m.Dn[7][19] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70051
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[20] I1=memory_registers_m.Dn[7][20] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70053
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[21] I1=memory_registers_m.Dn[7][21] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[22] I1=memory_registers_m.Dn[7][22] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[23] I1=memory_registers_m.Dn[7][23] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[24] I1=memory_registers_m.Dn[7][24] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[25] I1=memory_registers_m.Dn[7][25] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[26] I1=memory_registers_m.Dn[7][26] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[27] I1=memory_registers_m.Dn[7][27] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[28] I1=memory_registers_m.Dn[7][28] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70069
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[29] I1=memory_registers_m.Dn[7][29] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70071
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[30] I1=memory_registers_m.Dn[7][30] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70073
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[31] I1=memory_registers_m.Dn[7][31] S=$abc$71324$new_n12157 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11997 A2=$abc$71324$new_n12015 ZN=$abc$71324$new_n12174
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[16] I1=memory_registers_m.Dn[1][16] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70077
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[17] I1=memory_registers_m.Dn[1][17] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70079
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[18] I1=memory_registers_m.Dn[1][18] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70081
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[19] I1=memory_registers_m.Dn[1][19] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70083
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[20] I1=memory_registers_m.Dn[1][20] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70085
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[21] I1=memory_registers_m.Dn[1][21] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70087
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[22] I1=memory_registers_m.Dn[1][22] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70089
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[23] I1=memory_registers_m.Dn[1][23] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70091
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[24] I1=memory_registers_m.Dn[1][24] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70093
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[25] I1=memory_registers_m.Dn[1][25] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70095
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[26] I1=memory_registers_m.Dn[1][26] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70097
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[27] I1=memory_registers_m.Dn[1][27] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70099
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[28] I1=memory_registers_m.Dn[1][28] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70101
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[29] I1=memory_registers_m.Dn[1][29] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70103
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[30] I1=memory_registers_m.Dn[1][30] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70105
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[31] I1=memory_registers_m.Dn[1][31] S=$abc$71324$new_n12174 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70107
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10565 B1=$abc$71324$new_n11028 B2=$abc$71324$new_n10365 C=$abc$71324$new_n10348 ZN=$abc$71324$new_n12191
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10438 A2=$abc$71324$new_n10631 B1=$abc$71324$new_n10634 B2=$abc$71324$new_n10404 C=$abc$71324$new_n12191 ZN=$abc$71324$new_n12192
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10043 A2=$abc$71324$new_n12192 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11448 A2=$abc$71324$new_n11830 ZN=$abc$71324$new_n12194
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11440 I1=memory_registers_m.An[5][0] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70111
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11460 I1=memory_registers_m.An[5][1] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70113
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11471 I1=memory_registers_m.An[5][2] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70115
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11483 I1=memory_registers_m.An[5][3] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70117
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11495 I1=memory_registers_m.An[5][4] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70119
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11506 I1=memory_registers_m.An[5][5] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70121
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11517 I1=memory_registers_m.An[5][6] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11529 I1=memory_registers_m.An[5][7] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70125
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11541 I1=memory_registers_m.An[5][8] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70127
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11552 I1=memory_registers_m.An[5][9] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70129
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11563 I1=memory_registers_m.An[5][10] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70131
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11574 I1=memory_registers_m.An[5][11] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70133
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11585 I1=memory_registers_m.An[5][12] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11596 I1=memory_registers_m.An[5][13] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11607 I1=memory_registers_m.An[5][14] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70139
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11618 I1=memory_registers_m.An[5][15] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70141
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11629 I1=memory_registers_m.An[5][16] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11640 I1=memory_registers_m.An[5][17] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70145
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11652 I1=memory_registers_m.An[5][18] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70147
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11664 I1=memory_registers_m.An[5][19] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11676 I1=memory_registers_m.An[5][20] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11687 I1=memory_registers_m.An[5][21] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11698 I1=memory_registers_m.An[5][22] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11710 I1=memory_registers_m.An[5][23] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11722 I1=memory_registers_m.An[5][24] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70159
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11733 I1=memory_registers_m.An[5][25] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70161
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11744 I1=memory_registers_m.An[5][26] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70163
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11755 I1=memory_registers_m.An[5][27] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70165
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11766 I1=memory_registers_m.An[5][28] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70167
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11777 I1=memory_registers_m.An[5][29] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70169
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11789 I1=memory_registers_m.An[5][30] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70171
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n11800 I1=memory_registers_m.An[5][31] S=$abc$71324$new_n12194 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70173
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11441 A2=$abc$71324$new_n11830 Z=$abc$71324$new_n12227
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][0] I1=$abc$71324$new_n11440 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70175
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][1] I1=$abc$71324$new_n11460 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70177
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][2] I1=$abc$71324$new_n11471 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70179
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][3] I1=$abc$71324$new_n11483 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70181
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][4] I1=$abc$71324$new_n11495 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70183
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][5] I1=$abc$71324$new_n11506 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70185
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][6] I1=$abc$71324$new_n11517 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70187
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][7] I1=$abc$71324$new_n11529 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70189
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][8] I1=$abc$71324$new_n11541 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70191
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][9] I1=$abc$71324$new_n11552 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70193
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][10] I1=$abc$71324$new_n11563 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][11] I1=$abc$71324$new_n11574 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][12] I1=$abc$71324$new_n11585 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70199
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][13] I1=$abc$71324$new_n11596 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70201
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][14] I1=$abc$71324$new_n11607 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70203
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][15] I1=$abc$71324$new_n11618 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70205
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][16] I1=$abc$71324$new_n11629 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70207
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][17] I1=$abc$71324$new_n11640 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70209
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][18] I1=$abc$71324$new_n11652 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70211
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][19] I1=$abc$71324$new_n11664 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70213
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][20] I1=$abc$71324$new_n11676 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70215
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][21] I1=$abc$71324$new_n11687 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70217
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][22] I1=$abc$71324$new_n11698 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70219
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][23] I1=$abc$71324$new_n11710 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70221
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][24] I1=$abc$71324$new_n11722 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70223
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][25] I1=$abc$71324$new_n11733 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70225
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][26] I1=$abc$71324$new_n11744 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70227
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][27] I1=$abc$71324$new_n11755 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70229
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][28] I1=$abc$71324$new_n11766 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70231
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][29] I1=$abc$71324$new_n11777 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70233
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][30] I1=$abc$71324$new_n11789 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70235
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.An[6][31] I1=$abc$71324$new_n11800 S=$abc$71324$new_n12227 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70237
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10211 A2=$abc$71324$new_n10620 ZN=$abc$71324$new_n12260
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10516 A2=$abc$71324$new_n10628 A3=$abc$71324$new_n10782 B=$abc$71324$new_n10970 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70239
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n10791 A2=$abc$71324$new_n10870 A3=$abc$71324$new_n10980 B=$abc$71324$new_n10968 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11877 A2=$abc$71324$new_n12156 ZN=$abc$71324$new_n12263
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[0] I1=memory_registers_m.Dn[7][0] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70245
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[1] I1=memory_registers_m.Dn[7][1] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70247
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[2] I1=memory_registers_m.Dn[7][2] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70249
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[3] I1=memory_registers_m.Dn[7][3] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70251
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[4] I1=memory_registers_m.Dn[7][4] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70253
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[5] I1=memory_registers_m.Dn[7][5] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70255
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[6] I1=memory_registers_m.Dn[7][6] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70257
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[7] I1=memory_registers_m.Dn[7][7] S=$abc$71324$new_n12263 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70259
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11876 A2=$abc$71324$new_n11997 Z=$abc$71324$new_n12272
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][16] I1=alu_m.result[16] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70261
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][17] I1=alu_m.result[17] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70263
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][18] I1=alu_m.result[18] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70265
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][19] I1=alu_m.result[19] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70267
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][20] I1=alu_m.result[20] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70269
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][21] I1=alu_m.result[21] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70271
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][22] I1=alu_m.result[22] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70273
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][23] I1=alu_m.result[23] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70275
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][24] I1=alu_m.result[24] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70277
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][25] I1=alu_m.result[25] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70279
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][26] I1=alu_m.result[26] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70281
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][27] I1=alu_m.result[27] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70283
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][28] I1=alu_m.result[28] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70285
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][29] I1=alu_m.result[29] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70287
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][30] I1=alu_m.result[30] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70289
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][31] I1=alu_m.result[31] S=$abc$71324$new_n12272 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70291
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10341 A2=$abc$71324$new_n10478 B=$abc$71324$new_n10785 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70293
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n11815 A2=$abc$71324$new_n11875 ZN=$abc$71324$new_n12290
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11877 A2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[0] I1=memory_registers_m.Dn[3][0] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70295
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[1] I1=memory_registers_m.Dn[3][1] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70297
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[2] I1=memory_registers_m.Dn[3][2] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70299
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[3] I1=memory_registers_m.Dn[3][3] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[4] I1=memory_registers_m.Dn[3][4] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70303
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[5] I1=memory_registers_m.Dn[3][5] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70305
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[6] I1=memory_registers_m.Dn[3][6] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70307
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[7] I1=memory_registers_m.Dn[3][7] S=$abc$71324$new_n12291 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10299 A2=$abc$71324$new_n10959 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70311
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11817 A2=$abc$71324$new_n11997 ZN=$abc$71324$new_n12301
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[16] I1=memory_registers_m.Dn[5][16] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[17] I1=memory_registers_m.Dn[5][17] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70315
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[18] I1=memory_registers_m.Dn[5][18] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70317
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[19] I1=memory_registers_m.Dn[5][19] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[20] I1=memory_registers_m.Dn[5][20] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70321
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[21] I1=memory_registers_m.Dn[5][21] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70323
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[22] I1=memory_registers_m.Dn[5][22] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70325
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[23] I1=memory_registers_m.Dn[5][23] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70327
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[24] I1=memory_registers_m.Dn[5][24] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[25] I1=memory_registers_m.Dn[5][25] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70331
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[26] I1=memory_registers_m.Dn[5][26] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70333
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[27] I1=memory_registers_m.Dn[5][27] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70335
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[28] I1=memory_registers_m.Dn[5][28] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70337
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[29] I1=memory_registers_m.Dn[5][29] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70339
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[30] I1=memory_registers_m.Dn[5][30] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70341
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[31] I1=memory_registers_m.Dn[5][31] S=$abc$71324$new_n12301 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70343
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_pc[4] A2=$abc$71324$new_n10470 A3=$abc$71324$new_n10667 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70345
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n12015 ZN=$abc$71324$new_n12319
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[8] I1=memory_registers_m.Dn[1][8] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70347
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[9] I1=memory_registers_m.Dn[1][9] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70349
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[10] I1=memory_registers_m.Dn[1][10] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70351
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[11] I1=memory_registers_m.Dn[1][11] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70353
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[12] I1=memory_registers_m.Dn[1][12] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70355
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[13] I1=memory_registers_m.Dn[1][13] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[14] I1=memory_registers_m.Dn[1][14] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70359
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[15] I1=memory_registers_m.Dn[1][15] S=$abc$71324$new_n12319 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70361
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10688 A2=$abc$71324$new_n10785 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70363
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n11876 Z=$abc$71324$new_n12329
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][8] I1=alu_m.result[8] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70365
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][9] I1=alu_m.result[9] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][10] I1=alu_m.result[10] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70369
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][11] I1=alu_m.result[11] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70371
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][12] I1=alu_m.result[12] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70373
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][13] I1=alu_m.result[13] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70375
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][14] I1=alu_m.result[14] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70377
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[2][15] I1=alu_m.result[15] S=$abc$71324$new_n12329 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70379
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11877 A2=$abc$71324$new_n12088 Z=$abc$71324$new_n12338
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][0] I1=alu_m.result[0] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70381
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][1] I1=alu_m.result[1] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70383
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][2] I1=alu_m.result[2] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70385
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][3] I1=alu_m.result[3] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70387
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][4] I1=alu_m.result[4] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70389
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][5] I1=alu_m.result[5] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70391
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][6] I1=alu_m.result[6] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][7] I1=alu_m.result[7] S=$abc$71324$new_n12338 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70395
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10283 A2=$abc$71324$new_n10545 A3=$abc$71324$new_n10836 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70397
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11817 A2=$abc$71324$new_n11877 ZN=$abc$71324$new_n12348
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[0] I1=memory_registers_m.Dn[5][0] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70399
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[1] I1=memory_registers_m.Dn[5][1] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70401
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[2] I1=memory_registers_m.Dn[5][2] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70403
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[3] I1=memory_registers_m.Dn[5][3] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70405
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[4] I1=memory_registers_m.Dn[5][4] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70407
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[5] I1=memory_registers_m.Dn[5][5] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70409
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[6] I1=memory_registers_m.Dn[5][6] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70411
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[7] I1=memory_registers_m.Dn[5][7] S=$abc$71324$new_n12348 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70413
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11865 A2=$abc$71324$new_n11877 Z=$abc$71324$new_n12357
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][0] I1=alu_m.result[0] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70415
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][1] I1=alu_m.result[1] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70417
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][2] I1=alu_m.result[2] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70419
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][3] I1=alu_m.result[3] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70421
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][4] I1=alu_m.result[4] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70423
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][5] I1=alu_m.result[5] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70425
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][6] I1=alu_m.result[6] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70427
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[6][7] I1=alu_m.result[7] S=$abc$71324$new_n12357 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70429
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10388 A2=$abc$71324$new_n10959 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70431
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n12156 ZN=$abc$71324$new_n12367
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[8] I1=memory_registers_m.Dn[7][8] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70433
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[9] I1=memory_registers_m.Dn[7][9] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70435
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[10] I1=memory_registers_m.Dn[7][10] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70437
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[11] I1=memory_registers_m.Dn[7][11] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70439
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[12] I1=memory_registers_m.Dn[7][12] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70441
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[13] I1=memory_registers_m.Dn[7][13] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70443
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[14] I1=memory_registers_m.Dn[7][14] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70445
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[15] I1=memory_registers_m.Dn[7][15] S=$abc$71324$new_n12367 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70447
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11997 A2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12376
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[16] I1=memory_registers_m.Dn[3][16] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70449
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[17] I1=memory_registers_m.Dn[3][17] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70451
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[18] I1=memory_registers_m.Dn[3][18] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70453
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[19] I1=memory_registers_m.Dn[3][19] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70455
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[20] I1=memory_registers_m.Dn[3][20] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70457
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[21] I1=memory_registers_m.Dn[3][21] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70459
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[22] I1=memory_registers_m.Dn[3][22] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70461
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[23] I1=memory_registers_m.Dn[3][23] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70463
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[24] I1=memory_registers_m.Dn[3][24] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70465
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[25] I1=memory_registers_m.Dn[3][25] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70467
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[26] I1=memory_registers_m.Dn[3][26] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70469
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[27] I1=memory_registers_m.Dn[3][27] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70471
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[28] I1=memory_registers_m.Dn[3][28] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70473
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[29] I1=memory_registers_m.Dn[3][29] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70475
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[30] I1=memory_registers_m.Dn[3][30] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70477
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[31] I1=memory_registers_m.Dn[3][31] S=$abc$71324$new_n12376 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70479
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11820 A2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12393
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[8] I1=memory_registers_m.Dn[3][8] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70481
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[9] I1=memory_registers_m.Dn[3][9] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70483
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[10] I1=memory_registers_m.Dn[3][10] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70485
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[11] I1=memory_registers_m.Dn[3][11] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70487
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[12] I1=memory_registers_m.Dn[3][12] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70489
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[13] I1=memory_registers_m.Dn[3][13] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70491
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[14] I1=memory_registers_m.Dn[3][14] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70493
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[15] I1=memory_registers_m.Dn[3][15] S=$abc$71324$new_n12393 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70495
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n11997 A2=$abc$71324$new_n12088 Z=$abc$71324$new_n12402
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][16] I1=alu_m.result[16] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70497
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][17] I1=alu_m.result[17] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70499
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][18] I1=alu_m.result[18] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70501
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][19] I1=alu_m.result[19] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70503
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][20] I1=alu_m.result[20] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70505
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][21] I1=alu_m.result[21] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70507
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][22] I1=alu_m.result[22] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70509
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][23] I1=alu_m.result[23] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70511
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][24] I1=alu_m.result[24] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70513
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][25] I1=alu_m.result[25] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70515
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][26] I1=alu_m.result[26] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70517
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][27] I1=alu_m.result[27] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70519
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][28] I1=alu_m.result[28] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70521
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][29] I1=alu_m.result[29] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70523
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][30] I1=alu_m.result[30] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70525
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn[4][31] I1=alu_m.result[31] S=$abc$71324$new_n12402 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70527
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[0] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12419
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11457 A2=$abc$71324$new_n12419 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70529
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[1] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12421
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11468 A2=$abc$71324$new_n12421 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70531
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[2] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12423
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11480 A2=$abc$71324$new_n12423 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70533
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[3] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12425
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11492 A2=$abc$71324$new_n12425 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70535
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[4] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12427
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11503 A2=$abc$71324$new_n12427 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[5] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12429
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11514 A2=$abc$71324$new_n12429 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70539
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[6] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12431
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11526 A2=$abc$71324$new_n12431 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70541
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[7] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12433
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11538 A2=$abc$71324$new_n12433 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[8] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12435
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11549 A2=$abc$71324$new_n12435 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70545
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[9] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12437
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11560 A2=$abc$71324$new_n12437 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[10] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12439
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11571 A2=$abc$71324$new_n12439 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70549
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[11] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12441
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11582 A2=$abc$71324$new_n12441 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70551
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[12] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12443
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11593 A2=$abc$71324$new_n12443 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70553
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[13] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12445
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11604 A2=$abc$71324$new_n12445 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70555
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[14] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12447
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11615 A2=$abc$71324$new_n12447 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[15] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11626 A2=$abc$71324$new_n12449 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[16] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12451
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11637 A2=$abc$71324$new_n12451 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[17] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12453
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11649 A2=$abc$71324$new_n12453 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70563
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[18] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12455
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11661 A2=$abc$71324$new_n12455 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[19] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12457
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11673 A2=$abc$71324$new_n12457 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70567
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[20] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11684 A2=$abc$71324$new_n12459 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70569
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[21] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11695 A2=$abc$71324$new_n12461 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70571
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[22] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12463
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11707 A2=$abc$71324$new_n12463 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70573
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[23] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12465
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11719 A2=$abc$71324$new_n12465 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70575
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[24] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12467
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11730 A2=$abc$71324$new_n12467 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70577
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[25] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12469
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11741 A2=$abc$71324$new_n12469 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[26] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12471
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11752 A2=$abc$71324$new_n12471 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70581
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[27] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12473
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11763 A2=$abc$71324$new_n12473 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70583
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[28] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12475
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11774 A2=$abc$71324$new_n12475 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[29] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12477
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11786 A2=$abc$71324$new_n12477 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[30] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12479
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11797 A2=$abc$71324$new_n12479 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70589
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.usp[31] A2=$abc$71324$new_n11436 ZN=$abc$71324$new_n12481
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n11808 A2=$abc$71324$new_n12481 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70591
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10336 A2=$abc$71324$new_n10973 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70593
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10628 A2=$abc$71324$new_n10973 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70595
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10315 A2=$abc$71324$new_n10973 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70597
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][0] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][0] ZN=$abc$71324$new_n12486
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[0][0] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][0] ZN=$abc$71324$new_n12487
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][0] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][0] C1=memory_registers_m.Dn[6][0] C2=$abc$71324$new_n11865 ZN=$abc$71324$new_n12488
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12486 A2=$abc$71324$new_n12487 A3=$abc$71324$new_n12488 ZN=$abc$71324$new_n12489
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[7][0] A2=$abc$71324$new_n12156 B=$abc$71324$new_n12489 ZN=$abc$71324$new_n12490
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.size[2] A2=$abc$71324$new_n11996 ZN=$abc$71324$new_n12491
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[0] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[0] ZN=$abc$71324$new_n12492
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12490 B=$abc$71324$new_n12492 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][1] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][1] ZN=$abc$71324$new_n12494
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[0][1] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][1] ZN=$abc$71324$new_n12495
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][1] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][1] C1=memory_registers_m.Dn[6][1] C2=$abc$71324$new_n11865 ZN=$abc$71324$new_n12496
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12494 A2=$abc$71324$new_n12495 A3=$abc$71324$new_n12496 ZN=$abc$71324$new_n12497
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[7][1] A2=$abc$71324$new_n12156 B=$abc$71324$new_n12497 ZN=$abc$71324$new_n12498
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[1] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[1] ZN=$abc$71324$new_n12499
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12498 B=$abc$71324$new_n12499 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70601
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][2] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11865 B2=memory_registers_m.Dn[6][2] C1=$abc$71324$new_n12156 C2=memory_registers_m.Dn[7][2] ZN=$abc$71324$new_n12501
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][2] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][2] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][2] ZN=$abc$71324$new_n12502
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12501 A2=$abc$71324$new_n12502 ZN=$abc$71324$new_n12503
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][2] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][2] C=$abc$71324$new_n12503 ZN=$abc$71324$new_n12504
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[2] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[2] ZN=$abc$71324$new_n12505
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12504 B=$abc$71324$new_n12505 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70603
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[1][3] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][3] C1=memory_registers_m.Dn[5][3] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12507
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][3] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][3] C1=$abc$71324$new_n12088 C2=memory_registers_m.Dn[4][3] ZN=$abc$71324$new_n12508
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12507 A2=$abc$71324$new_n12508 ZN=$abc$71324$new_n12509
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][3] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n11887 B2=memory_registers_m.Dn[0][3] C=$abc$71324$new_n12509 ZN=$abc$71324$new_n12510
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[3] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[3] ZN=$abc$71324$new_n12511
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12510 B=$abc$71324$new_n12511 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70605
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][4] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][4] C1=memory_registers_m.Dn[5][4] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12513
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][4] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][4] C1=$abc$71324$new_n12088 C2=memory_registers_m.Dn[4][4] ZN=$abc$71324$new_n12514
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12513 A2=$abc$71324$new_n12514 ZN=$abc$71324$new_n12515
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][4] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][4] C=$abc$71324$new_n12515 ZN=$abc$71324$new_n12516
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[4] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[4] ZN=$abc$71324$new_n12517
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12516 B=$abc$71324$new_n12517 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][5] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][5] ZN=$abc$71324$new_n12519
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[0][5] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][5] ZN=$abc$71324$new_n12520
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][5] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][5] C1=$abc$71324$new_n12088 C2=memory_registers_m.Dn[4][5] ZN=$abc$71324$new_n12521
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12519 A2=$abc$71324$new_n12520 A3=$abc$71324$new_n12521 ZN=$abc$71324$new_n12522
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[2][5] A2=$abc$71324$new_n11876 B=$abc$71324$new_n12522 ZN=$abc$71324$new_n12523
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[5] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[5] ZN=$abc$71324$new_n12524
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12523 B=$abc$71324$new_n12524 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70609
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][6] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][6] ZN=$abc$71324$new_n12526
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][6] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][6] C1=memory_registers_m.Dn[6][6] C2=$abc$71324$new_n11865 ZN=$abc$71324$new_n12527
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[0][6] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][6] ZN=$abc$71324$new_n12528
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12526 A2=$abc$71324$new_n12527 A3=$abc$71324$new_n12528 ZN=$abc$71324$new_n12529
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[7][6] A2=$abc$71324$new_n12156 B=$abc$71324$new_n12529 ZN=$abc$71324$new_n12530
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[6] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[6] ZN=$abc$71324$new_n12531
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12530 B=$abc$71324$new_n12531 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70611
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[1][7] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][7] C1=memory_registers_m.Dn[5][7] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12533
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][7] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][7] C1=$abc$71324$new_n11876 C2=memory_registers_m.Dn[2][7] ZN=$abc$71324$new_n12534
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12533 A2=$abc$71324$new_n12534 ZN=$abc$71324$new_n12535
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[0][7] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][7] C=$abc$71324$new_n12535 ZN=$abc$71324$new_n12536
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[7] A2=$abc$71324$new_n11877 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[7] ZN=$abc$71324$new_n12537
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12536 B=$abc$71324$new_n12537 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70613
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][8] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][8] C1=memory_registers_m.Dn[5][8] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12539
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][8] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][8] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][8] ZN=$abc$71324$new_n12540
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[1][8] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][8] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12541
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12539 A2=$abc$71324$new_n12540 A3=$abc$71324$new_n12541 ZN=$abc$71324$new_n12542
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[8] A2=$abc$71324$new_n11818 B=$abc$71324$new_n12542 ZN=$abc$71324$new_n12543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[8] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12544
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12491 A2=$abc$71324$new_n12543 B=$abc$71324$new_n12544 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70615
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][9] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][9] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][9] ZN=$abc$71324$new_n12546
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][9] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][9] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][9] ZN=$abc$71324$new_n12547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12546 A2=$abc$71324$new_n12547 ZN=$abc$71324$new_n12548
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[6][9] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][9] C=$abc$71324$new_n12548 ZN=$abc$71324$new_n12549
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[9] A2=$abc$71324$new_n11820 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[9] ZN=$abc$71324$new_n12550
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12549 B=$abc$71324$new_n12550 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70617
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][10] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][10] C1=memory_registers_m.Dn[5][10] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12552
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][10] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][10] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][10] ZN=$abc$71324$new_n12553
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[1][10] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][10] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12554
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12552 A2=$abc$71324$new_n12553 A3=$abc$71324$new_n12554 ZN=$abc$71324$new_n12555
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[10] A2=$abc$71324$new_n11818 B=$abc$71324$new_n12555 ZN=$abc$71324$new_n12556
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[10] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12557
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12491 A2=$abc$71324$new_n12556 B=$abc$71324$new_n12557 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70619
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][11] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][11] ZN=$abc$71324$new_n12559
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[0][11] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][11] ZN=$abc$71324$new_n12560
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][11] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][11] C1=$abc$71324$new_n12015 C2=memory_registers_m.Dn[1][11] ZN=$abc$71324$new_n12561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12559 A2=$abc$71324$new_n12560 A3=$abc$71324$new_n12561 ZN=$abc$71324$new_n12562
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[6][11] A2=$abc$71324$new_n11865 B=$abc$71324$new_n12562 ZN=$abc$71324$new_n12563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[11] A2=$abc$71324$new_n11820 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[11] ZN=$abc$71324$new_n12564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12563 B=$abc$71324$new_n12564 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70621
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][12] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][12] C1=memory_registers_m.Dn[3][12] C2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12566
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][12] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][12] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][12] ZN=$abc$71324$new_n12567
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][12] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][12] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12568
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12566 A2=$abc$71324$new_n12567 A3=$abc$71324$new_n12568 ZN=$abc$71324$new_n12569
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[12] A2=$abc$71324$new_n11818 B=$abc$71324$new_n12569 ZN=$abc$71324$new_n12570
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[12] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12491 A2=$abc$71324$new_n12570 B=$abc$71324$new_n12571 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[6][13] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n11887 B2=memory_registers_m.Dn[0][13] ZN=$abc$71324$new_n12573
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[4][13] A2=$abc$71324$new_n12088 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][13] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][13] ZN=$abc$71324$new_n12574
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][13] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11876 B2=memory_registers_m.Dn[2][13] C1=memory_registers_m.Dn[1][13] C2=$abc$71324$new_n12015 ZN=$abc$71324$new_n12575
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12573 A2=$abc$71324$new_n12574 A3=$abc$71324$new_n12575 ZN=$abc$71324$new_n12576
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=alu_m.result[13] A2=$abc$71324$new_n11819 B1=$abc$71324$new_n12576 B2=$abc$71324$new_n3229 C=$abc$71324$new_n12491 ZN=$abc$71324$new_n12577
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3230 A2=$abc$71324$new_n12491 B=$abc$71324$new_n12577 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70625
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][14] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][14] C1=$abc$71324$new_n12088 C2=memory_registers_m.Dn[4][14] ZN=$abc$71324$new_n12579
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][14] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][14] C1=memory_registers_m.Dn[6][14] C2=$abc$71324$new_n11865 ZN=$abc$71324$new_n12580
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][14] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][14] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12581
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12579 A2=$abc$71324$new_n12580 A3=$abc$71324$new_n12581 ZN=$abc$71324$new_n12582
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[14] A2=$abc$71324$new_n11818 B=$abc$71324$new_n12582 ZN=$abc$71324$new_n12583
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[14] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12584
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12491 A2=$abc$71324$new_n12583 B=$abc$71324$new_n12584 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70627
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][15] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][15] ZN=$abc$71324$new_n12586
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[1][15] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][15] ZN=$abc$71324$new_n12587
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][15] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][15] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][15] ZN=$abc$71324$new_n12588
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12586 A2=$abc$71324$new_n12587 A3=$abc$71324$new_n12588 ZN=$abc$71324$new_n12589
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[6][15] A2=$abc$71324$new_n11865 B=$abc$71324$new_n12589 ZN=$abc$71324$new_n12590
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[15] A2=$abc$71324$new_n11820 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[15] ZN=$abc$71324$new_n12591
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12590 B=$abc$71324$new_n12591 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70629
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[16] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12593
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[16] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12594
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][16] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][16] C1=memory_registers_m.Dn[3][16] C2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12595
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][16] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][16] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][16] ZN=$abc$71324$new_n12596
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][16] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][16] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12597
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12595 A2=$abc$71324$new_n12596 A3=$abc$71324$new_n12597 Z=$abc$71324$new_n12598
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12594 A2=$abc$71324$new_n12598 B=$abc$71324$new_n12593 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70631
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][17] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][17] C1=$abc$71324$new_n12156 C2=memory_registers_m.Dn[7][17] ZN=$abc$71324$new_n12600
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][17] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][17] C1=memory_registers_m.Dn[6][17] C2=$abc$71324$new_n11865 ZN=$abc$71324$new_n12601
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12600 A2=$abc$71324$new_n12601 ZN=$abc$71324$new_n12602
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[5][17] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][17] C=$abc$71324$new_n12602 ZN=$abc$71324$new_n12603
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[17] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[17] ZN=$abc$71324$new_n12604
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12603 B=$abc$71324$new_n12604 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70633
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[18] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12606
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[18] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][18] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][18] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][18] ZN=$abc$71324$new_n12608
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][18] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][18] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][18] ZN=$abc$71324$new_n12609
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[6][18] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][18] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12610
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12608 A2=$abc$71324$new_n12609 A3=$abc$71324$new_n12610 Z=$abc$71324$new_n12611
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12607 A2=$abc$71324$new_n12611 B=$abc$71324$new_n12606 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70635
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][19] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11887 B2=memory_registers_m.Dn[0][19] ZN=$abc$71324$new_n12613
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[1][19] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][19] ZN=$abc$71324$new_n12614
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][19] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][19] C1=memory_registers_m.Dn[3][19] C2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12613 A2=$abc$71324$new_n12614 A3=$abc$71324$new_n12615 ZN=$abc$71324$new_n12616
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[2][19] A2=$abc$71324$new_n11876 B=$abc$71324$new_n12616 ZN=$abc$71324$new_n12617
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[19] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[19] ZN=$abc$71324$new_n12618
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12617 B=$abc$71324$new_n12618 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70637
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[20] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12620
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[20] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12621
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][20] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][20] C1=$abc$71324$new_n12156 C2=memory_registers_m.Dn[7][20] ZN=$abc$71324$new_n12622
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][20] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11865 B2=memory_registers_m.Dn[6][20] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][20] ZN=$abc$71324$new_n12623
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][20] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][20] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12624
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12622 A2=$abc$71324$new_n12623 A3=$abc$71324$new_n12624 Z=$abc$71324$new_n12625
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12621 A2=$abc$71324$new_n12625 B=$abc$71324$new_n12620 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70639
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][21] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11887 B2=memory_registers_m.Dn[0][21] ZN=$abc$71324$new_n12627
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[1][21] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][21] ZN=$abc$71324$new_n12628
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][21] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][21] C1=memory_registers_m.Dn[3][21] C2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12629
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12627 A2=$abc$71324$new_n12628 A3=$abc$71324$new_n12629 ZN=$abc$71324$new_n12630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[2][21] A2=$abc$71324$new_n11876 B=$abc$71324$new_n12630 ZN=$abc$71324$new_n12631
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[21] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[21] ZN=$abc$71324$new_n12632
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12631 B=$abc$71324$new_n12632 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70641
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[22] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[22] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12635
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][22] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][22] C1=memory_registers_m.Dn[2][22] C2=$abc$71324$new_n11876 ZN=$abc$71324$new_n12636
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][22] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][22] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][22] ZN=$abc$71324$new_n12637
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[6][22] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][22] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12638
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12636 A2=$abc$71324$new_n12637 A3=$abc$71324$new_n12638 Z=$abc$71324$new_n12639
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12635 A2=$abc$71324$new_n12639 B=$abc$71324$new_n12634 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70643
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][23] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][23] C1=memory_registers_m.Dn[5][23] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][23] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][23] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][23] ZN=$abc$71324$new_n12642
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12641 A2=$abc$71324$new_n12642 ZN=$abc$71324$new_n12643
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[6][23] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][23] C=$abc$71324$new_n12643 ZN=$abc$71324$new_n12644
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[23] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[23] ZN=$abc$71324$new_n12645
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12644 B=$abc$71324$new_n12645 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70645
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[24] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12647
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[24] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12648
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][24] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11876 B2=memory_registers_m.Dn[2][24] C1=memory_registers_m.Dn[1][24] C2=$abc$71324$new_n12015 ZN=$abc$71324$new_n12649
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][24] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][24] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][24] ZN=$abc$71324$new_n12650
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[4][24] A2=$abc$71324$new_n12088 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][24] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12651
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12649 A2=$abc$71324$new_n12650 A3=$abc$71324$new_n12651 Z=$abc$71324$new_n12652
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12648 A2=$abc$71324$new_n12652 B=$abc$71324$new_n12647 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70647
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[1][25] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][25] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][25] ZN=$abc$71324$new_n12654
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][25] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][25] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][25] ZN=$abc$71324$new_n12655
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12654 A2=$abc$71324$new_n12655 ZN=$abc$71324$new_n12656
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[5][25] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11865 B2=memory_registers_m.Dn[6][25] C=$abc$71324$new_n12656 ZN=$abc$71324$new_n12657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[25] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[25] ZN=$abc$71324$new_n12658
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12657 B=$abc$71324$new_n12658 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[26] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12660
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[26] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12661
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][26] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][26] C1=memory_registers_m.Dn[5][26] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12662
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][26] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][26] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][26] ZN=$abc$71324$new_n12663
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[1][26] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][26] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12664
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12662 A2=$abc$71324$new_n12663 A3=$abc$71324$new_n12664 Z=$abc$71324$new_n12665
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12661 A2=$abc$71324$new_n12665 B=$abc$71324$new_n12660 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70651
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[4][27] A2=$abc$71324$new_n12088 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][27] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][27] ZN=$abc$71324$new_n12667
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][27] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][27] C1=memory_registers_m.Dn[2][27] C2=$abc$71324$new_n11876 ZN=$abc$71324$new_n12668
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12667 A2=$abc$71324$new_n12668 ZN=$abc$71324$new_n12669
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[5][27] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11865 B2=memory_registers_m.Dn[6][27] C=$abc$71324$new_n12669 ZN=$abc$71324$new_n12670
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[27] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[27] ZN=$abc$71324$new_n12671
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12670 B=$abc$71324$new_n12671 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70653
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[28] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12673
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[28] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][28] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n11876 B2=memory_registers_m.Dn[2][28] C1=memory_registers_m.Dn[1][28] C2=$abc$71324$new_n12015 ZN=$abc$71324$new_n12675
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][28] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][28] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][28] ZN=$abc$71324$new_n12676
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[4][28] A2=$abc$71324$new_n12088 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][28] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12677
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12675 A2=$abc$71324$new_n12676 A3=$abc$71324$new_n12677 Z=$abc$71324$new_n12678
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12674 A2=$abc$71324$new_n12678 B=$abc$71324$new_n12673 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70655
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[0][29] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][29] C1=memory_registers_m.Dn[5][29] C2=$abc$71324$new_n11817 ZN=$abc$71324$new_n12680
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[6][29] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][29] C1=memory_registers_m.Dn[3][29] C2=$abc$71324$new_n12290 ZN=$abc$71324$new_n12681
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12680 A2=$abc$71324$new_n12681 ZN=$abc$71324$new_n12682
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[2][29] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][29] C=$abc$71324$new_n12682 ZN=$abc$71324$new_n12683
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[29] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[29] ZN=$abc$71324$new_n12684
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12683 B=$abc$71324$new_n12684 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70657
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.Dn_output[30] A2=$abc$71324$new_n12491 ZN=$abc$71324$new_n12686
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[30] A2=registers_m.size[2] B=$abc$71324$new_n11996 ZN=$abc$71324$new_n12687
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[2][30] A2=$abc$71324$new_n11876 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][30] C1=$abc$71324$new_n11887 C2=memory_registers_m.Dn[0][30] ZN=$abc$71324$new_n12688
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[5][30] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][30] C1=$abc$71324$new_n12290 C2=memory_registers_m.Dn[3][30] ZN=$abc$71324$new_n12689
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.Dn[6][30] A2=$abc$71324$new_n11865 B1=$abc$71324$new_n12015 B2=memory_registers_m.Dn[1][30] C=memory_registers_m.micro_data[74] ZN=$abc$71324$new_n12690
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n12688 A2=$abc$71324$new_n12689 A3=$abc$71324$new_n12690 Z=$abc$71324$new_n12691
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12687 A2=$abc$71324$new_n12691 B=$abc$71324$new_n12686 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70659
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[5][31] A2=$abc$71324$new_n11817 B1=$abc$71324$new_n12156 B2=memory_registers_m.Dn[7][31] ZN=$abc$71324$new_n12693
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.Dn[0][31] A2=$abc$71324$new_n11887 B1=$abc$71324$new_n12290 B2=memory_registers_m.Dn[3][31] ZN=$abc$71324$new_n12694
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=memory_registers_m.Dn[1][31] A2=$abc$71324$new_n12015 B1=$abc$71324$new_n12088 B2=memory_registers_m.Dn[4][31] C1=memory_registers_m.Dn[6][31] C2=$abc$71324$new_n11865 ZN=$abc$71324$new_n12695
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12693 A2=$abc$71324$new_n12694 A3=$abc$71324$new_n12695 ZN=$abc$71324$new_n12696
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.Dn[2][31] A2=$abc$71324$new_n11876 B=$abc$71324$new_n12696 ZN=$abc$71324$new_n12697
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[31] A2=$abc$71324$new_n11997 B1=$abc$71324$new_n12491 B2=memory_registers_m.Dn_output[31] ZN=$abc$71324$new_n12698
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[74] A2=$abc$71324$new_n12697 B=$abc$71324$new_n12698 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70661
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10326 A2=$abc$71324$new_n10631 B1=$abc$71324$new_n12260 B2=$abc$71324$new_n10374 ZN=$abc$71324$new_n12700
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n12700 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70663
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10632 A3=$abc$71324$new_n10836 B1=$abc$71324$new_n10800 B2=$abc$71324$new_n10470 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70665
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10350 A2=$abc$71324$new_n10436 B=$abc$71324$new_n10942 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70667
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_pc[8] A2=$abc$71324$new_n10856 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70671
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n10329 A2=$abc$71324$new_n10786 B=$abc$71324$new_n10785 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70673
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n10350 A2=$abc$71324$new_n10491 A3=$abc$71324$new_n10497 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70675
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n9910 A2=$abc$71324$new_n9935 A3=$abc$71324$new_n9944 A4=$abc$71324$new_n9946 Z=$abc$71324$new_n12707
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9942 A2=$abc$71324$new_n10050 ZN=$abc$71324$new_n12708
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n9873 A2=$abc$71324$new_n9898 A3=$abc$71324$new_n9938 ZN=$abc$71324$new_n12709
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9943 A2=$abc$71324$new_n10050 ZN=$abc$71324$new_n12710
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n9942 A2=$abc$71324$new_n10050 B=$abc$71324$new_n10054 ZN=$abc$71324$new_n12711
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10055 A2=$abc$71324$new_n12710 ZN=$abc$71324$new_n12712
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9871 A2=$abc$71324$new_n9876 Z=$abc$71324$new_n12713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9871 A2=$abc$71324$new_n9876 ZN=$abc$71324$new_n12714
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9870 A2=$abc$71324$new_n9891 B1=$abc$71324$new_n9897 B2=$abc$71324$new_n9877 C=$abc$71324$new_n12713 ZN=$abc$71324$new_n12715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10055 A2=$abc$71324$new_n12707 A3=$abc$71324$new_n12710 A4=$abc$71324$new_n12715 ZN=$abc$71324$new_n12716
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n12716 Z=$abc$71324$new_n12717
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9868 A2=$abc$71324$new_n12716 ZN=$abc$71324$new_n12718
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n12717 ZN=$abc$71324$new_n12719
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n10164 A2=$abc$71324$new_n12707 Z=$abc$71324$new_n12720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10164 A2=$abc$71324$new_n12707 ZN=$abc$71324$new_n12721
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=microcode_branch_m.micro_pc_0[0] I1=microcode_branch_m.micro_pc_2[0] S=$abc$71324$new_n12714 Z=$abc$71324$new_n12722
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10164 A2=$abc$71324$new_n12712 ZN=$abc$71324$new_n12723
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_0[0] A2=$abc$71324$new_n12720 B=$abc$71324$new_n12723 ZN=$abc$71324$new_n12724
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n12720 A2=$abc$71324$new_n12722 B=$abc$71324$new_n12724 ZN=$abc$71324$new_n12725
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10262 ZN=$abc$71324$new_n12726
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3236 A2=$abc$71324$new_n12719 B1=$abc$71324$new_n12725 B2=$abc$71324$new_n12717 C=$abc$71324$new_n12726 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10164 A2=$abc$71324$new_n12708 ZN=$abc$71324$new_n12728
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[1] A2=$abc$71324$new_n12714 ZN=$abc$71324$new_n12729
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[1] A2=$abc$71324$new_n12713 ZN=$abc$71324$new_n12730
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12707 A2=$abc$71324$new_n12729 A3=$abc$71324$new_n12730 ZN=$abc$71324$new_n12731
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n12710 A2=$abc$71324$new_n12731 Z=$abc$71324$new_n12732
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10059 ZN=$abc$71324$new_n12733
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n10220 A2=$abc$71324$new_n12720 B1=$abc$71324$new_n12728 B2=$abc$71324$new_n12732 C=$abc$71324$new_n12733 ZN=$abc$71324$new_n12734
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10238 B1=$abc$71324$new_n12719 B2=microcode_branch_m.micro_pc_1[1] ZN=$abc$71324$new_n12735
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12734 B=$abc$71324$new_n12735 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70679
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[2] A2=$abc$71324$new_n12714 ZN=$abc$71324$new_n12737
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3237 A2=$abc$71324$new_n12714 B=$abc$71324$new_n12737 C=$abc$71324$new_n12707 ZN=$abc$71324$new_n12738
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n12710 A2=$abc$71324$new_n12738 B=$abc$71324$new_n12728 ZN=$abc$71324$new_n12739
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n12739 ZN=$abc$71324$new_n12740
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10047 A2=$abc$71324$new_n12720 B=$abc$71324$new_n12733 C=$abc$71324$new_n12740 ZN=$abc$71324$new_n12741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[2] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12742
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10095 B1=$abc$71324$new_n12719 B2=$abc$71324$new_n12741 C=$abc$71324$new_n12742 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70681
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[3] A2=$abc$71324$new_n12714 ZN=$abc$71324$new_n12744
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3238 A2=$abc$71324$new_n12714 B=$abc$71324$new_n12744 C=$abc$71324$new_n12707 ZN=$abc$71324$new_n12745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12710 A2=$abc$71324$new_n12745 ZN=$abc$71324$new_n12746
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10131 A2=$abc$71324$new_n12721 B1=$abc$71324$new_n12746 B2=$abc$71324$new_n12711 ZN=$abc$71324$new_n12747
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n12718 A2=$abc$71324$new_n12747 ZN=$abc$71324$new_n12748
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10156 B1=$abc$71324$new_n12719 B2=$abc$71324$new_n3239 C=$abc$71324$new_n12748 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70683
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[4] A2=$abc$71324$new_n12713 ZN=$abc$71324$new_n12750
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[4] A2=$abc$71324$new_n12714 ZN=$abc$71324$new_n12751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12707 A2=$abc$71324$new_n12750 A3=$abc$71324$new_n12751 ZN=$abc$71324$new_n12752
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12710 A2=$abc$71324$new_n12752 ZN=$abc$71324$new_n12753
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10160 A2=$abc$71324$new_n12721 B1=$abc$71324$new_n12753 B2=$abc$71324$new_n12711 ZN=$abc$71324$new_n12754
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_1[4] A2=$abc$71324$new_n12719 B1=$abc$71324$new_n12754 B2=$abc$71324$new_n12717 ZN=$abc$71324$new_n12755
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10185 B=$abc$71324$new_n12755 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[5] A2=$abc$71324$new_n12714 ZN=$abc$71324$new_n12757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_0[5] A2=$abc$71324$new_n12713 ZN=$abc$71324$new_n12758
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12707 A2=$abc$71324$new_n12757 A3=$abc$71324$new_n12758 ZN=$abc$71324$new_n12759
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12710 A2=$abc$71324$new_n12759 ZN=$abc$71324$new_n12760
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n10189 A2=$abc$71324$new_n12721 B1=$abc$71324$new_n12760 B2=$abc$71324$new_n10164 ZN=$abc$71324$new_n12761
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12709 A2=$abc$71324$new_n12761 B=$abc$71324$new_n12733 ZN=$abc$71324$new_n12762
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10209 B=$abc$71324$new_n12762 ZN=$abc$71324$new_n12763
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n12763 I1=microcode_branch_m.micro_pc_1[5] S=$abc$71324$new_n12719 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70687
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=microcode_branch_m.micro_pc_2[6] A2=$abc$71324$new_n12713 ZN=$abc$71324$new_n12765
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=microcode_branch_m.micro_pc_0[6] A2=$abc$71324$new_n12714 ZN=$abc$71324$new_n12766
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n12721 A2=$abc$71324$new_n12765 A3=$abc$71324$new_n12766 B=$abc$71324$new_n12723 ZN=$abc$71324$new_n12767
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n10103 A2=$abc$71324$new_n12721 B=$abc$71324$new_n12767 C=$abc$71324$new_n12718 ZN=$abc$71324$new_n12768
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10120 B1=$abc$71324$new_n12719 B2=$abc$71324$new_n3240 C=$abc$71324$new_n12768 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70689
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=microcode_branch_m.micro_pc_0[7] I1=microcode_branch_m.micro_pc_2[7] S=$abc$71324$new_n12714 Z=$abc$71324$new_n12770
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12720 A2=$abc$71324$new_n12770 ZN=$abc$71324$new_n12771
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9889 A2=$abc$71324$new_n12720 B=$abc$71324$new_n12771 ZN=$abc$71324$new_n12772
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n12723 A2=$abc$71324$new_n12772 B=$abc$71324$new_n12718 ZN=$abc$71324$new_n12773
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10025 B1=$abc$71324$new_n12719 B2=$abc$71324$new_n3241 C=$abc$71324$new_n12773 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70691
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=microcode_branch_m.micro_pc_0[8] I1=microcode_branch_m.micro_pc_2[8] S=$abc$71324$new_n12714 Z=$abc$71324$new_n12775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n10055 A2=$abc$71324$new_n12707 A3=$abc$71324$new_n12710 A4=$abc$71324$new_n12775 ZN=$abc$71324$new_n12776
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n10030 A2=$abc$71324$new_n12720 B=$abc$71324$new_n12776 ZN=$abc$71324$new_n12777
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_1[8] A2=$abc$71324$new_n12719 B1=$abc$71324$new_n12777 B2=$abc$71324$new_n12717 ZN=$abc$71324$new_n12778
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10041 B=$abc$71324$new_n12778 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70693
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12710 A2=$abc$71324$new_n12714 A3=$abc$71324$new_n12720 ZN=$abc$71324$new_n12780
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n12780 ZN=$abc$71324$new_n12781
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n12780 Z=$abc$71324$new_n12782
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[0] A2=$abc$71324$new_n10060 ZN=$abc$71324$new_n12783
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=microcode_branch_m.micro_pc_0[0] A2=$abc$71324$new_n10060 B=$abc$71324$new_n12781 C=$abc$71324$new_n12783 ZN=$abc$71324$new_n12784
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_1[0] A2=$abc$71324$new_n12781 B=$abc$71324$new_n12784 ZN=$abc$71324$new_n12785
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[0] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12786
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12785 B=$abc$71324$new_n12786 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70695
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[1] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12788
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10059 A2=$abc$71324$new_n10220 ZN=$abc$71324$new_n12789
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[1] A2=$abc$71324$new_n10060 ZN=$abc$71324$new_n12790
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12781 A2=$abc$71324$new_n12789 A3=$abc$71324$new_n12790 ZN=$abc$71324$new_n12791
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_1[1] A2=$abc$71324$new_n12781 B=$abc$71324$new_n12791 ZN=$abc$71324$new_n12792
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12792 B=$abc$71324$new_n12788 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70697
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n10047 A2=$abc$71324$new_n10059 ZN=$abc$71324$new_n12794
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[2] A2=$abc$71324$new_n10060 ZN=$abc$71324$new_n12795
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12781 A2=$abc$71324$new_n12794 A3=$abc$71324$new_n12795 ZN=$abc$71324$new_n12796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_1[2] A2=$abc$71324$new_n12781 B=$abc$71324$new_n12796 ZN=$abc$71324$new_n12797
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[2] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12798
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12797 B=$abc$71324$new_n12798 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70699
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[3] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12800
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[3] A2=$abc$71324$new_n10060 ZN=$abc$71324$new_n12801
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10060 A2=$abc$71324$new_n10131 B=$abc$71324$new_n12781 C=$abc$71324$new_n12801 ZN=$abc$71324$new_n12802
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_1[3] A2=$abc$71324$new_n12781 B=$abc$71324$new_n12802 ZN=$abc$71324$new_n12803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12803 B=$abc$71324$new_n12800 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70701
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n10059 A2=$abc$71324$new_n12780 ZN=$abc$71324$new_n12805
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n10059 A2=$abc$71324$new_n12780 Z=$abc$71324$new_n12806
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=microcode_branch_m.micro_pc_3[4] A2=$abc$71324$new_n12806 ZN=$abc$71324$new_n12807
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n9903 A2=$abc$71324$new_n10060 ZN=$abc$71324$new_n12808
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n10059 ZN=$abc$71324$new_n12809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[4] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12810
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n9904 A2=$abc$71324$new_n12807 B1=$abc$71324$new_n12808 B2=$abc$71324$new_n10160 C=$abc$71324$new_n12719 ZN=$abc$71324$new_n12811
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_1[4] A2=$abc$71324$new_n12781 B=$abc$71324$new_n12811 ZN=$abc$71324$new_n12812
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12810 A2=$abc$71324$new_n12812 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70703
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=microcode_branch_m.micro_pc_3[5] A2=$abc$71324$new_n12806 ZN=$abc$71324$new_n12814
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n10189 A2=$abc$71324$new_n12808 B1=$abc$71324$new_n12814 B2=$abc$71324$new_n9904 C=$abc$71324$new_n12719 ZN=$abc$71324$new_n12815
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=microcode_branch_m.micro_pc_1[5] A2=$abc$71324$new_n12781 B=$abc$71324$new_n12815 ZN=$abc$71324$new_n12816
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[5] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12816 A2=$abc$71324$new_n12817 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70705
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=microcode_branch_m.micro_pc_3[6] A2=$abc$71324$new_n9904 A3=$abc$71324$new_n12805 Z=$abc$71324$new_n12819
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=microcode_branch_m.micro_pc_1[6] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=$abc$71324$new_n10103 C=$abc$71324$new_n12819 ZN=$abc$71324$new_n12820
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_2[6] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12821
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12820 B=$abc$71324$new_n12821 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70707
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[7] A2=$abc$71324$new_n12782 ZN=$abc$71324$new_n12823
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=microcode_branch_m.micro_pc_3[7] A2=$abc$71324$new_n9904 A3=$abc$71324$new_n12805 ZN=$abc$71324$new_n12824
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n9889 A2=$abc$71324$new_n12809 B=$abc$71324$new_n12823 C=$abc$71324$new_n12824 ZN=$abc$71324$new_n12825
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n12825 I1=microcode_branch_m.micro_pc_2[7] S=$abc$71324$new_n12719 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70709
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_1[8] A2=$abc$71324$new_n12782 ZN=$abc$71324$new_n12827
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=microcode_branch_m.micro_pc_3[8] A2=$abc$71324$new_n9904 A3=$abc$71324$new_n12805 ZN=$abc$71324$new_n12828
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n10030 A2=$abc$71324$new_n12809 B=$abc$71324$new_n12827 C=$abc$71324$new_n12828 ZN=$abc$71324$new_n12829
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n12829 I1=microcode_branch_m.micro_pc_2[8] S=$abc$71324$new_n12719 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70711
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[0] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[0] ZN=$abc$71324$new_n12831
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[0] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12832
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12831 B=$abc$71324$new_n12832 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70713
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[1] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[1] ZN=$abc$71324$new_n12834
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[1] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12835
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12834 B=$abc$71324$new_n12835 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70715
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[2] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[2] ZN=$abc$71324$new_n12837
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[2] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12838
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12837 B=$abc$71324$new_n12838 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70717
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[3] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[3] ZN=$abc$71324$new_n12840
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[3] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12841
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12840 B=$abc$71324$new_n12841 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70719
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[4] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[4] ZN=$abc$71324$new_n12843
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[4] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12844
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12843 B=$abc$71324$new_n12844 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70721
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[5] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[5] ZN=$abc$71324$new_n12846
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[5] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12847
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12846 B=$abc$71324$new_n12847 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70723
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[6] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[6] ZN=$abc$71324$new_n12849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[6] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12850
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12849 B=$abc$71324$new_n12850 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70725
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[7] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[7] ZN=$abc$71324$new_n12852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[7] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12853
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12852 B=$abc$71324$new_n12853 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70727
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=microcode_branch_m.micro_pc_2[8] A2=$abc$71324$new_n12782 B1=$abc$71324$new_n12808 B2=microcode_branch_m.micro_pc_1[8] ZN=$abc$71324$new_n12855
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=microcode_branch_m.micro_pc_3[8] A2=$abc$71324$new_n12719 ZN=$abc$71324$new_n12856
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12719 A2=$abc$71324$new_n12855 B=$abc$71324$new_n12856 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70729
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[37] A2=$abc$71324$new_n8327 ZN=$abc$71324$new_n12858
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3267 A2=$abc$71324$new_n8326 ZN=$abc$71324$new_n12859
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3267 A2=$abc$71324$new_n8327 ZN=$abc$71324$new_n12860
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[37] A2=$abc$71324$new_n8326 ZN=$abc$71324$new_n12861
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=alu_m.result[0] A2=$abc$71324$new_n12858 B1=$abc$71324$new_n12860 B2=bus_control_m.prefetch_ir_o[16] ZN=$abc$71324$new_n12862
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3139 A2=$abc$71324$new_n8326 B=$abc$71324$new_n12862 ZN=registers_m.pc_next[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[1] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12864
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8308 A2=$abc$71324$new_n12860 ZN=$abc$71324$new_n12865
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n12861 ZN=$abc$71324$new_n12866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n8308 ZN=$abc$71324$new_n12867
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[17] A2=$abc$71324$new_n12861 B=$abc$71324$new_n12867 C=$abc$71324$new_n8315 ZN=$abc$71324$new_n12868
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3138 A2=$abc$71324$new_n12865 B=$abc$71324$new_n12868 ZN=$abc$71324$new_n12869
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n8317 B=$abc$71324$new_n8313 ZN=$abc$71324$new_n12870
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[1] A2=$abc$71324$new_n8318 B=$abc$71324$new_n12869 C=$abc$71324$new_n12870 ZN=$abc$71324$new_n12871
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3138 A2=$abc$71324$new_n8313 B=$abc$71324$new_n12859 ZN=$abc$71324$new_n12872
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12871 A2=$abc$71324$new_n12872 B=$abc$71324$new_n12864 ZN=registers_m.pc_next[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[2] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12874
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n8908 ZN=$abc$71324$new_n12875
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[18] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[2] C=$abc$71324$new_n12875 ZN=$abc$71324$new_n12876
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=registers_m.pc[2] A2=$abc$71324$new_n8319 B1=$abc$71324$new_n8908 B2=$abc$71324$new_n8317 C1=$abc$71324$new_n12876 C2=$abc$71324$new_n8314 ZN=$abc$71324$new_n12877
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc[2] A2=$abc$71324$new_n8320 B1=$abc$71324$new_n8908 B2=$abc$71324$new_n8312 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n12878
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8310 A2=$abc$71324$new_n12877 B=$abc$71324$new_n12878 ZN=$abc$71324$new_n12879
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12874 A2=$abc$71324$new_n12879 ZN=registers_m.pc_next[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[2] A2=registers_m.pc[3] ZN=$abc$71324$new_n12881
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[1] A2=registers_m.pc[2] A3=registers_m.pc[3] ZN=$abc$71324$new_n12882
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[3] A2=$abc$71324$new_n8907 ZN=$abc$71324$new_n12883
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[3] A2=$abc$71324$new_n12865 ZN=$abc$71324$new_n12884
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[19] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12883 B2=$abc$71324$new_n8308 ZN=$abc$71324$new_n12885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12884 A2=$abc$71324$new_n12885 ZN=$abc$71324$new_n12886
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[2] A2=registers_m.pc[3] Z=$abc$71324$new_n12887
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n12883 B1=$abc$71324$new_n12887 B2=$abc$71324$new_n8318 C1=$abc$71324$new_n12886 C2=$abc$71324$new_n8315 ZN=$abc$71324$new_n12888
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n12883 B1=$abc$71324$new_n12887 B2=$abc$71324$new_n8321 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n12889
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8311 A2=$abc$71324$new_n12888 B=$abc$71324$new_n12889 ZN=$abc$71324$new_n12890
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=alu_m.result[3] A2=$abc$71324$new_n12858 B=$abc$71324$new_n12890 ZN=$abc$71324$new_n12891
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n12891 ZN=registers_m.pc_next[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[4] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12893
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[2] A2=registers_m.pc[3] A3=registers_m.pc[4] ZN=$abc$71324$new_n12894
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3158 A2=$abc$71324$new_n12882 ZN=$abc$71324$new_n12895
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8314 A2=$abc$71324$new_n8320 ZN=$abc$71324$new_n12896
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8315 A2=$abc$71324$new_n8321 ZN=$abc$71324$new_n12897
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[20] A2=$abc$71324$new_n12861 B=$abc$71324$new_n12896 ZN=$abc$71324$new_n12898
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3158 A2=$abc$71324$new_n12865 B1=$abc$71324$new_n12895 B2=$abc$71324$new_n8308 C=$abc$71324$new_n12898 ZN=$abc$71324$new_n12899
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3158 A2=$abc$71324$new_n12881 ZN=$abc$71324$new_n12900
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8311 A2=$abc$71324$new_n8319 ZN=$abc$71324$new_n12901
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12894 A2=$abc$71324$new_n12900 A3=$abc$71324$new_n12901 ZN=$abc$71324$new_n12902
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8317 A2=$abc$71324$new_n12895 B=$abc$71324$new_n12902 C=$abc$71324$new_n8313 ZN=$abc$71324$new_n12903
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n12895 B=$abc$71324$new_n12858 ZN=$abc$71324$new_n12904
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12899 A2=$abc$71324$new_n12903 B=$abc$71324$new_n12904 ZN=$abc$71324$new_n12905
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12893 A2=$abc$71324$new_n12905 ZN=registers_m.pc_next[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3160 A2=$abc$71324$new_n12894 ZN=$abc$71324$new_n12907
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12907 ZN=$abc$71324$new_n12908
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3138 A2=$abc$71324$new_n12894 B=$abc$71324$new_n3160 ZN=$abc$71324$new_n12909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12908 A2=$abc$71324$new_n12909 ZN=$abc$71324$new_n12910
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n12910 ZN=$abc$71324$new_n12911
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[21] A2=$abc$71324$new_n12860 ZN=$abc$71324$new_n12912
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3160 A2=$abc$71324$new_n12866 B1=$abc$71324$new_n12910 B2=$abc$71324$new_n8309 C=$abc$71324$new_n12912 ZN=$abc$71324$new_n12913
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12896 A2=$abc$71324$new_n12913 ZN=$abc$71324$new_n12914
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[5] A2=$abc$71324$new_n12894 ZN=$abc$71324$new_n12915
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n12911 B1=$abc$71324$new_n12915 B2=$abc$71324$new_n12901 C=$abc$71324$new_n8312 ZN=$abc$71324$new_n12916
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n12910 B1=$abc$71324$new_n12914 B2=$abc$71324$new_n12916 ZN=$abc$71324$new_n12917
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[5] I1=$abc$71324$new_n12917 S=$abc$71324$new_n12859 Z=registers_m.pc_next[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[6] A2=$abc$71324$new_n12907 Z=$abc$71324$new_n12919
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12919 ZN=$abc$71324$new_n12920
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[6] A2=$abc$71324$new_n12908 Z=$abc$71324$new_n12921
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[22] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[6] ZN=$abc$71324$new_n12922
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n12921 B=$abc$71324$new_n12922 ZN=$abc$71324$new_n12923
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8317 A2=$abc$71324$new_n12921 ZN=$abc$71324$new_n12924
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[6] A2=$abc$71324$new_n12907 ZN=$abc$71324$new_n12925
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n12919 A2=$abc$71324$new_n12925 ZN=$abc$71324$new_n12926
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8315 A2=$abc$71324$new_n12923 B1=$abc$71324$new_n12926 B2=$abc$71324$new_n8318 C=$abc$71324$new_n12924 ZN=$abc$71324$new_n12927
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n12921 B1=$abc$71324$new_n12927 B2=$abc$71324$new_n8311 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n12928
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8321 A2=$abc$71324$new_n12926 B=$abc$71324$new_n12928 ZN=$abc$71324$new_n12929
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3122 A2=$abc$71324$new_n12859 B=$abc$71324$new_n12929 ZN=registers_m.pc_next[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[1] A2=registers_m.pc[7] A3=$abc$71324$new_n12919 ZN=$abc$71324$new_n12931
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[7] A2=$abc$71324$new_n12920 ZN=$abc$71324$new_n12932
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[7] A2=$abc$71324$new_n12866 ZN=$abc$71324$new_n12933
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_o[23] A2=$abc$71324$new_n12861 B1=$abc$71324$new_n12932 B2=$abc$71324$new_n8309 C=$abc$71324$new_n8315 ZN=$abc$71324$new_n12934
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[7] A2=$abc$71324$new_n12919 ZN=$abc$71324$new_n12935
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[7] A2=$abc$71324$new_n12919 Z=$abc$71324$new_n12936
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n12932 B1=$abc$71324$new_n12936 B2=$abc$71324$new_n8318 ZN=$abc$71324$new_n12937
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n12933 A2=$abc$71324$new_n12934 B=$abc$71324$new_n12937 C=$abc$71324$new_n8311 ZN=$abc$71324$new_n12938
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8321 A2=$abc$71324$new_n12936 ZN=$abc$71324$new_n12939
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n12932 B=$abc$71324$new_n12938 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n12940
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3111 A2=$abc$71324$new_n12859 B1=$abc$71324$new_n12939 B2=$abc$71324$new_n12940 ZN=registers_m.pc_next[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[8] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.pc[1] A2=registers_m.pc[7] A3=registers_m.pc[8] A4=$abc$71324$new_n12919 ZN=$abc$71324$new_n12943
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[8] A2=$abc$71324$new_n12931 Z=$abc$71324$new_n12944
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3184 A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12944 B2=$abc$71324$new_n8308 ZN=$abc$71324$new_n12945
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.pc[8] A2=$abc$71324$new_n12866 B=$abc$71324$new_n12945 C=$abc$71324$new_n8315 ZN=$abc$71324$new_n12946
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[7] A2=registers_m.pc[8] A3=$abc$71324$new_n12919 ZN=$abc$71324$new_n12947
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[8] A2=$abc$71324$new_n12935 Z=$abc$71324$new_n12948
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8317 A2=$abc$71324$new_n12944 B1=$abc$71324$new_n12948 B2=$abc$71324$new_n8319 C=$abc$71324$new_n12946 ZN=$abc$71324$new_n12949
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n12944 B1=$abc$71324$new_n12948 B2=$abc$71324$new_n8320 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n12950
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8310 A2=$abc$71324$new_n12949 B=$abc$71324$new_n12950 ZN=$abc$71324$new_n12951
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12942 A2=$abc$71324$new_n12951 ZN=registers_m.pc_next[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3165 A2=$abc$71324$new_n12947 ZN=$abc$71324$new_n12953
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12953 ZN=$abc$71324$new_n12954
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3165 A2=$abc$71324$new_n12943 B1=$abc$71324$new_n12953 B2=registers_m.pc[1] ZN=$abc$71324$new_n12955
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_o[25] A2=$abc$71324$new_n12861 B1=$abc$71324$new_n12955 B2=$abc$71324$new_n8309 C=$abc$71324$new_n8315 ZN=$abc$71324$new_n12956
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3165 A2=$abc$71324$new_n12865 B=$abc$71324$new_n12956 ZN=$abc$71324$new_n12957
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3165 A2=$abc$71324$new_n12947 ZN=$abc$71324$new_n12958
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8321 A2=$abc$71324$new_n12958 B=$abc$71324$new_n8322 ZN=$abc$71324$new_n12959
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n12955 B=$abc$71324$new_n12957 C=$abc$71324$new_n12959 ZN=$abc$71324$new_n12960
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8320 A2=$abc$71324$new_n12958 B=$abc$71324$new_n12960 C=$abc$71324$new_n8312 ZN=$abc$71324$new_n12961
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n12955 B=$abc$71324$new_n12961 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n12962
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3110 A2=$abc$71324$new_n12858 B=$abc$71324$new_n12962 ZN=registers_m.pc_next[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[10] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12964
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[10] A2=$abc$71324$new_n12953 Z=$abc$71324$new_n12965
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[10] A2=$abc$71324$new_n12954 Z=$abc$71324$new_n12966
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n12966 ZN=$abc$71324$new_n12967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[26] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[10] C=$abc$71324$new_n12967 ZN=$abc$71324$new_n12968
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[10] A2=$abc$71324$new_n12953 ZN=$abc$71324$new_n12969
.subckt gf180mcu_fd_sc_mcu9t5v0__oai222_1 A1=$abc$71324$new_n8317 A2=$abc$71324$new_n12966 B1=$abc$71324$new_n12969 B2=$abc$71324$new_n8319 C1=$abc$71324$new_n12968 C2=$abc$71324$new_n8314 ZN=$abc$71324$new_n12970
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n12966 B1=$abc$71324$new_n12969 B2=$abc$71324$new_n8320 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n12971
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8310 A2=$abc$71324$new_n12970 B=$abc$71324$new_n12971 ZN=$abc$71324$new_n12972
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12964 A2=$abc$71324$new_n12972 ZN=registers_m.pc_next[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[11] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12974
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12965 B=registers_m.pc[11] ZN=$abc$71324$new_n12975
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[11] A2=$abc$71324$new_n12965 Z=$abc$71324$new_n12976
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12976 B=$abc$71324$new_n12975 ZN=$abc$71324$new_n12977
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n12977 ZN=$abc$71324$new_n12978
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_o[27] A2=$abc$71324$new_n12861 B1=$abc$71324$new_n12866 B2=registers_m.pc[11] C=$abc$71324$new_n12896 ZN=$abc$71324$new_n12979
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[11] A2=$abc$71324$new_n12965 ZN=$abc$71324$new_n12980
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8311 A2=$abc$71324$new_n8319 B=$abc$71324$new_n12976 C=$abc$71324$new_n12980 ZN=$abc$71324$new_n12981
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n12977 B=$abc$71324$new_n12981 C=$abc$71324$new_n8312 ZN=$abc$71324$new_n12982
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12978 A2=$abc$71324$new_n12979 B=$abc$71324$new_n12982 ZN=$abc$71324$new_n12983
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n12977 B=$abc$71324$new_n12983 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n12984
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12974 A2=$abc$71324$new_n12984 ZN=registers_m.pc_next[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[12] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n12986
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[12] A2=$abc$71324$new_n12976 Z=$abc$71324$new_n12987
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12976 B=registers_m.pc[12] ZN=$abc$71324$new_n12988
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12987 B=$abc$71324$new_n12988 ZN=$abc$71324$new_n12989
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[12] A2=$abc$71324$new_n12865 ZN=$abc$71324$new_n12990
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[28] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12989 B2=$abc$71324$new_n8308 C=$abc$71324$new_n8314 ZN=$abc$71324$new_n12991
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[12] A2=$abc$71324$new_n12976 ZN=$abc$71324$new_n12992
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n12987 A2=$abc$71324$new_n12992 ZN=$abc$71324$new_n12993
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8317 A2=$abc$71324$new_n12989 B1=$abc$71324$new_n12993 B2=$abc$71324$new_n8319 C=$abc$71324$new_n8321 ZN=$abc$71324$new_n12994
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n12990 A2=$abc$71324$new_n12991 B=$abc$71324$new_n12994 ZN=$abc$71324$new_n12995
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8320 A2=$abc$71324$new_n12993 B=$abc$71324$new_n12995 C=$abc$71324$new_n8312 ZN=$abc$71324$new_n12996
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n12989 ZN=$abc$71324$new_n12997
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n12858 A2=$abc$71324$new_n12996 A3=$abc$71324$new_n12997 B=$abc$71324$new_n12986 ZN=registers_m.pc_next[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n12987 B=registers_m.pc[13] ZN=$abc$71324$new_n12999
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[13] A2=$abc$71324$new_n12987 Z=$abc$71324$new_n13000
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13000 ZN=$abc$71324$new_n13001
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13000 B=$abc$71324$new_n12999 ZN=$abc$71324$new_n13002
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8308 A2=$abc$71324$new_n13002 Z=$abc$71324$new_n13003
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[29] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[13] C=$abc$71324$new_n13003 ZN=$abc$71324$new_n13004
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[13] A2=$abc$71324$new_n12987 ZN=$abc$71324$new_n13005
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13000 A2=$abc$71324$new_n13005 ZN=$abc$71324$new_n13006
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n13002 B1=$abc$71324$new_n13006 B2=$abc$71324$new_n8318 C=$abc$71324$new_n8320 ZN=$abc$71324$new_n13007
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8314 A2=$abc$71324$new_n13004 B=$abc$71324$new_n13007 ZN=$abc$71324$new_n13008
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8321 A2=$abc$71324$new_n13006 B=$abc$71324$new_n13008 C=$abc$71324$new_n8313 ZN=$abc$71324$new_n13009
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n13002 B=$abc$71324$new_n12858 ZN=$abc$71324$new_n13010
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3107 A2=$abc$71324$new_n12858 B1=$abc$71324$new_n13009 B2=$abc$71324$new_n13010 ZN=registers_m.pc_next[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[14] A2=$abc$71324$new_n13000 Z=$abc$71324$new_n13012
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13012 ZN=$abc$71324$new_n13013
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[14] A2=$abc$71324$new_n13001 Z=$abc$71324$new_n13014
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[30] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[14] C=$abc$71324$new_n8314 ZN=$abc$71324$new_n13015
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n13014 B=$abc$71324$new_n13015 ZN=$abc$71324$new_n13016
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[14] A2=$abc$71324$new_n13000 ZN=$abc$71324$new_n13017
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n13014 B1=$abc$71324$new_n13017 B2=$abc$71324$new_n8318 C=$abc$71324$new_n8320 ZN=$abc$71324$new_n13018
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13016 A2=$abc$71324$new_n13018 ZN=$abc$71324$new_n13019
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8321 A2=$abc$71324$new_n13017 B=$abc$71324$new_n13019 C=$abc$71324$new_n8313 ZN=$abc$71324$new_n13020
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n13014 ZN=$abc$71324$new_n13021
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n12859 A2=$abc$71324$new_n13020 A3=$abc$71324$new_n13021 ZN=$abc$71324$new_n13022
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3108 A2=$abc$71324$new_n12859 B=$abc$71324$new_n13022 ZN=registers_m.pc_next[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[1] A2=registers_m.pc[15] A3=$abc$71324$new_n13012 ZN=$abc$71324$new_n13024
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[15] A2=$abc$71324$new_n13013 ZN=$abc$71324$new_n13025
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n8308 A2=$abc$71324$new_n13025 Z=$abc$71324$new_n13026
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[31] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[15] C=$abc$71324$new_n13026 ZN=$abc$71324$new_n13027
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[15] A2=$abc$71324$new_n13012 Z=$abc$71324$new_n13028
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n13025 B1=$abc$71324$new_n13028 B2=$abc$71324$new_n8318 ZN=$abc$71324$new_n13029
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8314 A2=$abc$71324$new_n13027 B=$abc$71324$new_n13029 C=$abc$71324$new_n8321 ZN=$abc$71324$new_n13030
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8321 A2=$abc$71324$new_n13028 B=$abc$71324$new_n13030 C=$abc$71324$new_n8313 ZN=$abc$71324$new_n13031
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n13025 B=$abc$71324$new_n12858 ZN=$abc$71324$new_n13032
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3106 A2=$abc$71324$new_n12858 B1=$abc$71324$new_n13031 B2=$abc$71324$new_n13032 ZN=registers_m.pc_next[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[16] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n13034
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[15] A2=registers_m.pc[16] A3=$abc$71324$new_n13012 Z=$abc$71324$new_n13035
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[16] A2=$abc$71324$new_n13024 ZN=$abc$71324$new_n13036
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[15] A2=$abc$71324$new_n13012 B=registers_m.pc[16] ZN=$abc$71324$new_n13037
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13035 A2=$abc$71324$new_n13037 Z=$abc$71324$new_n13038
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[16] A2=$abc$71324$new_n12861 ZN=$abc$71324$new_n13039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13039 ZN=$abc$71324$new_n13040
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[32] A2=$abc$71324$new_n12860 B=$abc$71324$new_n12897 C=$abc$71324$new_n13040 ZN=$abc$71324$new_n13041
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8323 A2=$abc$71324$new_n13038 B1=$abc$71324$new_n13041 B2=$abc$71324$new_n8309 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n13042
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8324 A2=$abc$71324$new_n13036 B=$abc$71324$new_n13042 ZN=$abc$71324$new_n13043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13034 A2=$abc$71324$new_n13043 ZN=registers_m.pc_next[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13035 B=registers_m.pc[17] ZN=$abc$71324$new_n13045
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[17] A2=$abc$71324$new_n13035 Z=$abc$71324$new_n13046
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13046 ZN=$abc$71324$new_n13047
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13046 B=$abc$71324$new_n13045 C=$abc$71324$new_n8324 ZN=$abc$71324$new_n13048
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[33] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[17] ZN=$abc$71324$new_n13049
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8311 A2=$abc$71324$new_n8315 ZN=$abc$71324$new_n13050
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[17] A2=$abc$71324$new_n13035 ZN=$abc$71324$new_n13051
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13046 A3=$abc$71324$new_n13051 B1=$abc$71324$new_n13049 B2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13052
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13052 B=$abc$71324$new_n13048 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n13053
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3109 A2=$abc$71324$new_n12858 B=$abc$71324$new_n13053 ZN=registers_m.pc_next[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[18] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n13055
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[18] A2=$abc$71324$new_n13046 Z=$abc$71324$new_n13056
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[18] A2=$abc$71324$new_n13046 B=$abc$71324$new_n8323 ZN=$abc$71324$new_n13057
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[34] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[18] ZN=$abc$71324$new_n13058
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13056 A2=$abc$71324$new_n13057 B1=$abc$71324$new_n13058 B2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13059
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[18] A2=$abc$71324$new_n13047 ZN=$abc$71324$new_n13060
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13059 B1=$abc$71324$new_n13060 B2=$abc$71324$new_n8325 ZN=$abc$71324$new_n13061
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12858 A2=$abc$71324$new_n13061 B=$abc$71324$new_n13055 ZN=registers_m.pc_next[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[19] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n13063
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[19] A2=$abc$71324$new_n13056 Z=$abc$71324$new_n13064
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[19] A2=$abc$71324$new_n13056 ZN=$abc$71324$new_n13065
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[1] A2=registers_m.pc[19] ZN=$abc$71324$new_n13066
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13064 B=$abc$71324$new_n13065 C=$abc$71324$new_n13066 ZN=$abc$71324$new_n13067
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8308 A2=$abc$71324$new_n8314 B=$abc$71324$new_n8322 C=$abc$71324$new_n13067 ZN=$abc$71324$new_n13068
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=bus_control_m.prefetch_ir_o[35] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[19] C=$abc$71324$new_n8310 ZN=$abc$71324$new_n13069
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n12897 A2=$abc$71324$new_n13069 ZN=$abc$71324$new_n13070
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13064 A3=$abc$71324$new_n13065 B=$abc$71324$new_n13068 ZN=$abc$71324$new_n13071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13067 B1=$abc$71324$new_n13070 B2=$abc$71324$new_n13071 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n13072
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13063 A2=$abc$71324$new_n13072 ZN=registers_m.pc_next[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[20] A2=$abc$71324$new_n12859 ZN=$abc$71324$new_n13074
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[20] A2=$abc$71324$new_n13064 Z=$abc$71324$new_n13075
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13064 B=registers_m.pc[20] ZN=$abc$71324$new_n13076
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13075 B=$abc$71324$new_n13076 C=$abc$71324$new_n8324 ZN=$abc$71324$new_n13077
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[20] A2=$abc$71324$new_n13064 B=$abc$71324$new_n8323 ZN=$abc$71324$new_n13078
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[36] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[20] ZN=$abc$71324$new_n13079
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13075 A2=$abc$71324$new_n13078 B1=$abc$71324$new_n13079 B2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13080
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13080 B=$abc$71324$new_n13077 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n13081
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13074 A2=$abc$71324$new_n13081 ZN=registers_m.pc_next[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13075 B=registers_m.pc[21] ZN=$abc$71324$new_n13083
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13083 ZN=$abc$71324$new_n13084
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[1] A2=registers_m.pc[21] A3=$abc$71324$new_n13075 ZN=$abc$71324$new_n13085
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8325 A2=$abc$71324$new_n13084 A3=$abc$71324$new_n13085 ZN=$abc$71324$new_n13086
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[21] A2=$abc$71324$new_n13075 Z=$abc$71324$new_n13087
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8323 A2=$abc$71324$new_n13087 ZN=$abc$71324$new_n13088
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[37] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[21] ZN=$abc$71324$new_n13089
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13050 A2=$abc$71324$new_n13089 B=$abc$71324$new_n13088 C=$abc$71324$new_n13086 ZN=$abc$71324$new_n13090
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[21] I1=$abc$71324$new_n13090 S=$abc$71324$new_n12859 Z=registers_m.pc_next[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.result[22] A2=$abc$71324$new_n12858 ZN=$abc$71324$new_n13092
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[22] A2=$abc$71324$new_n13085 ZN=$abc$71324$new_n13093
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[21] A2=registers_m.pc[22] A3=$abc$71324$new_n13075 Z=$abc$71324$new_n13094
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[21] A2=$abc$71324$new_n13075 B=registers_m.pc[22] ZN=$abc$71324$new_n13095
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[38] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[22] ZN=$abc$71324$new_n13096
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13094 A3=$abc$71324$new_n13095 B1=$abc$71324$new_n13096 B2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13097
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8325 A2=$abc$71324$new_n13093 B1=$abc$71324$new_n13097 B2=$abc$71324$new_n8313 ZN=$abc$71324$new_n13098
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n12858 A2=$abc$71324$new_n13098 B=$abc$71324$new_n13092 ZN=registers_m.pc_next[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13094 Z=$abc$71324$new_n13100
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[23] A2=$abc$71324$new_n13094 ZN=$abc$71324$new_n13101
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[1] A2=registers_m.pc[23] A3=$abc$71324$new_n13094 ZN=$abc$71324$new_n13102
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[23] A2=$abc$71324$new_n13100 B=$abc$71324$new_n13102 ZN=$abc$71324$new_n13103
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[23] A2=$abc$71324$new_n13094 ZN=$abc$71324$new_n13104
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8308 A2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13105
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[39] A2=$abc$71324$new_n12860 ZN=$abc$71324$new_n13106
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13105 A2=$abc$71324$new_n13106 ZN=$abc$71324$new_n13107
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[23] A2=$abc$71324$new_n12861 B=$abc$71324$new_n13107 C=$abc$71324$new_n8312 ZN=$abc$71324$new_n13108
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8325 A2=$abc$71324$new_n13103 B1=$abc$71324$new_n13104 B2=$abc$71324$new_n8323 C=$abc$71324$new_n13108 ZN=$abc$71324$new_n13109
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.result[23] I1=$abc$71324$new_n13109 S=$abc$71324$new_n12859 Z=registers_m.pc_next[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[40] A2=$abc$71324$new_n12860 ZN=$abc$71324$new_n13111
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc[24] A2=$abc$71324$new_n8309 B1=$abc$71324$new_n12860 B2=bus_control_m.prefetch_ir_o[40] ZN=$abc$71324$new_n13112
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n8314 A3=$abc$71324$new_n13112 B1=$abc$71324$new_n13102 B2=registers_m.pc[24] ZN=$abc$71324$new_n13113
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[24] A2=$abc$71324$new_n13102 B=$abc$71324$new_n13113 C=$abc$71324$new_n8323 ZN=$abc$71324$new_n13114
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[23] A2=registers_m.pc[24] A3=$abc$71324$new_n13094 ZN=$abc$71324$new_n13115
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[24] A2=$abc$71324$new_n13101 ZN=$abc$71324$new_n13116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[24] A2=$abc$71324$new_n12861 ZN=$abc$71324$new_n13117
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13105 A3=$abc$71324$new_n13111 A4=$abc$71324$new_n13117 ZN=$abc$71324$new_n13118
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13116 B=$abc$71324$new_n13118 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n13119
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3113 A2=$abc$71324$new_n12859 B1=$abc$71324$new_n13114 B2=$abc$71324$new_n13119 ZN=registers_m.pc_next[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3174 A2=$abc$71324$new_n13115 ZN=$abc$71324$new_n13121
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3174 A2=$abc$71324$new_n13115 ZN=$abc$71324$new_n13122
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13122 ZN=$abc$71324$new_n13123
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n3174 I1=$abc$71324$new_n13122 S=registers_m.pc[1] Z=$abc$71324$new_n13124
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[25] A2=$abc$71324$new_n12867 ZN=$abc$71324$new_n13125
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n12867 A2=$abc$71324$new_n13122 B=$abc$71324$new_n13125 C=$abc$71324$new_n12861 ZN=$abc$71324$new_n13126
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[41] A2=$abc$71324$new_n12861 B=$abc$71324$new_n13126 C=$abc$71324$new_n8315 ZN=$abc$71324$new_n13127
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8317 A2=$abc$71324$new_n13124 B=$abc$71324$new_n13127 ZN=$abc$71324$new_n13128
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8323 A2=$abc$71324$new_n13123 B1=$abc$71324$new_n13128 B2=$abc$71324$new_n8321 C=$abc$71324$new_n8312 ZN=$abc$71324$new_n13129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8312 A2=$abc$71324$new_n13124 ZN=$abc$71324$new_n13130
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n12859 A2=$abc$71324$new_n13130 ZN=$abc$71324$new_n13131
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3114 A2=$abc$71324$new_n12859 B1=$abc$71324$new_n13129 B2=$abc$71324$new_n13131 ZN=registers_m.pc_next[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[26] A2=$abc$71324$new_n13121 Z=$abc$71324$new_n13133
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[26] A2=$abc$71324$new_n13121 ZN=$abc$71324$new_n13134
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[1] A2=registers_m.pc[26] ZN=$abc$71324$new_n13135
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13133 B=$abc$71324$new_n13134 C=$abc$71324$new_n13135 ZN=$abc$71324$new_n13136
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[26] A2=$abc$71324$new_n8309 ZN=$abc$71324$new_n13137
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[42] A2=$abc$71324$new_n12860 B=$abc$71324$new_n8314 ZN=$abc$71324$new_n13138
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13137 A2=$abc$71324$new_n13138 B=$abc$71324$new_n8312 C=$abc$71324$new_n8316 ZN=$abc$71324$new_n13139
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n8320 A2=$abc$71324$new_n13136 A3=$abc$71324$new_n13139 ZN=$abc$71324$new_n13140
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13133 A2=$abc$71324$new_n13134 ZN=$abc$71324$new_n13141
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[26] A2=$abc$71324$new_n12861 ZN=$abc$71324$new_n13142
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8309 A2=$abc$71324$new_n13138 A3=$abc$71324$new_n13142 ZN=$abc$71324$new_n13143
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13141 B1=$abc$71324$new_n13143 B2=$abc$71324$new_n8310 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n13144
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3115 A2=$abc$71324$new_n12859 B1=$abc$71324$new_n13140 B2=$abc$71324$new_n13144 ZN=registers_m.pc_next[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13133 B=registers_m.pc[27] ZN=$abc$71324$new_n13146
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[27] A2=$abc$71324$new_n8322 A3=$abc$71324$new_n12861 ZN=$abc$71324$new_n13147
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[27] A2=$abc$71324$new_n13133 Z=$abc$71324$new_n13148
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13148 Z=$abc$71324$new_n13149
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8324 A2=$abc$71324$new_n13147 B=$abc$71324$new_n13149 C=$abc$71324$new_n13146 ZN=$abc$71324$new_n13150
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[27] A2=$abc$71324$new_n13133 B=$abc$71324$new_n8323 ZN=$abc$71324$new_n13151
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[43] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[27] ZN=$abc$71324$new_n13152
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13148 A2=$abc$71324$new_n13151 B1=$abc$71324$new_n13152 B2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13153
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13153 B=$abc$71324$new_n13150 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n13154
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3116 A2=$abc$71324$new_n12858 B=$abc$71324$new_n13154 ZN=registers_m.pc_next[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[28] A2=$abc$71324$new_n8322 A3=$abc$71324$new_n12861 ZN=$abc$71324$new_n13156
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[28] A2=$abc$71324$new_n13149 Z=$abc$71324$new_n13157
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8324 A2=$abc$71324$new_n13156 B=$abc$71324$new_n13157 ZN=$abc$71324$new_n13158
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[28] A2=$abc$71324$new_n13149 B=$abc$71324$new_n13158 ZN=$abc$71324$new_n13159
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc[28] A2=$abc$71324$new_n13148 Z=$abc$71324$new_n13160
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[44] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[28] ZN=$abc$71324$new_n13161
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13050 A2=$abc$71324$new_n13161 ZN=$abc$71324$new_n13162
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8323 A2=$abc$71324$new_n13160 B=$abc$71324$new_n13162 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n13163
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3117 A2=$abc$71324$new_n12858 B1=$abc$71324$new_n13159 B2=$abc$71324$new_n13163 ZN=registers_m.pc_next[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.pc[29] A2=$abc$71324$new_n13157 ZN=$abc$71324$new_n13165
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.pc[28] A2=registers_m.pc[29] A3=$abc$71324$new_n13148 Z=$abc$71324$new_n13166
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[29] A2=$abc$71324$new_n8322 A3=$abc$71324$new_n12861 ZN=$abc$71324$new_n13167
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc[29] A2=$abc$71324$new_n13157 B1=$abc$71324$new_n13167 B2=$abc$71324$new_n8324 C=$abc$71324$new_n13165 ZN=$abc$71324$new_n13168
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[28] A2=$abc$71324$new_n13148 B=registers_m.pc[29] ZN=$abc$71324$new_n13169
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[45] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[29] ZN=$abc$71324$new_n13170
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13166 A3=$abc$71324$new_n13169 B1=$abc$71324$new_n13170 B2=$abc$71324$new_n12897 ZN=$abc$71324$new_n13171
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13171 B=$abc$71324$new_n13168 C=$abc$71324$new_n12858 ZN=$abc$71324$new_n13172
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3118 A2=$abc$71324$new_n12858 B=$abc$71324$new_n13172 ZN=registers_m.pc_next[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13166 B=registers_m.pc[30] ZN=$abc$71324$new_n13174
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc[30] A2=$abc$71324$new_n13166 Z=$abc$71324$new_n13175
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[1] A2=$abc$71324$new_n13175 ZN=$abc$71324$new_n13176
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc[30] A2=$abc$71324$new_n8322 A3=$abc$71324$new_n12861 ZN=$abc$71324$new_n13177
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n8324 A2=$abc$71324$new_n13177 B=$abc$71324$new_n13174 ZN=$abc$71324$new_n13178
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc[30] A2=$abc$71324$new_n13166 B=$abc$71324$new_n8323 ZN=$abc$71324$new_n13179
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13175 A2=$abc$71324$new_n13179 ZN=$abc$71324$new_n13180
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[46] A2=$abc$71324$new_n12860 B1=$abc$71324$new_n12865 B2=registers_m.pc[30] ZN=$abc$71324$new_n13181
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13050 A2=$abc$71324$new_n13181 B=$abc$71324$new_n12859 ZN=$abc$71324$new_n13182
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13176 A2=$abc$71324$new_n13178 B=$abc$71324$new_n13180 C=$abc$71324$new_n13182 ZN=$abc$71324$new_n13183
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3119 A2=$abc$71324$new_n12858 B=$abc$71324$new_n13183 ZN=registers_m.pc_next[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[31] A2=$abc$71324$new_n13175 ZN=$abc$71324$new_n13185
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc[31] A2=$abc$71324$new_n13176 ZN=$abc$71324$new_n13186
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc[31] A2=$abc$71324$new_n12867 ZN=$abc$71324$new_n13187
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n12867 A2=$abc$71324$new_n13185 B=$abc$71324$new_n13187 C=$abc$71324$new_n12861 ZN=$abc$71324$new_n13188
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[47] A2=$abc$71324$new_n12861 ZN=$abc$71324$new_n13189
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8314 A2=$abc$71324$new_n13189 ZN=$abc$71324$new_n13190
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n8316 A2=$abc$71324$new_n13186 B1=$abc$71324$new_n13188 B2=$abc$71324$new_n13190 ZN=$abc$71324$new_n13191
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n8322 A2=$abc$71324$new_n13185 B1=$abc$71324$new_n13191 B2=$abc$71324$new_n8310 C=$abc$71324$new_n8313 ZN=$abc$71324$new_n13192
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8313 A2=$abc$71324$new_n13186 B=$abc$71324$new_n13192 C=$abc$71324$new_n12859 ZN=$abc$71324$new_n13193
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3097 A2=$abc$71324$new_n12859 B=$abc$71324$new_n13193 ZN=registers_m.pc_next[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[0] A2=registers_m.offset[0] ZN=$abc$71324$new_n13195
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[0] A2=registers_m.offset[0] Z=$abc$71324$new_n13196
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[0] A2=$abc$71324$new_n13196 ZN=$abc$71324$new_n13197
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[1] A2=registers_m.offset[1] Z=$abc$71324$new_n13198
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[1] A2=registers_m.offset[1] Z=$abc$71324$new_n13199
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[1] A2=$abc$71324$new_n13199 ZN=$abc$71324$new_n13200
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13195 A2=$abc$71324$new_n13197 A3=$abc$71324$new_n13200 ZN=$abc$71324$new_n13201
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3246 A2=memory_registers_m.micro_data[20] Z=$abc$71324$new_n13202
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[18] A2=$abc$71324$new_n3245 Z=$abc$71324$new_n13203
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13202 A2=$abc$71324$new_n13203 Z=$abc$71324$new_n13204
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13202 A2=$abc$71324$new_n13203 ZN=$abc$71324$new_n13205
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13195 A2=$abc$71324$new_n13197 B=$abc$71324$new_n13200 ZN=$abc$71324$new_n13206
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13206 ZN=$abc$71324$new_n13207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[19] A2=$abc$71324$new_n3246 A3=memory_registers_m.micro_data[20] ZN=$abc$71324$new_n13208
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[18] A2=memory_registers_m.micro_data[19] ZN=$abc$71324$new_n13209
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[18] A2=memory_registers_m.micro_data[19] A3=memory_registers_m.micro_data[20] ZN=$abc$71324$new_n13210
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[21] A2=$abc$71324$new_n13210 ZN=$abc$71324$new_n13211
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13208 A2=$abc$71324$new_n13211 ZN=$abc$71324$new_n13212
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[1] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n13213
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13202 A2=$abc$71324$new_n13209 Z=$abc$71324$new_n13214
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13202 A2=$abc$71324$new_n13209 ZN=$abc$71324$new_n13215
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[21] A2=memory_registers_m.micro_data[20] ZN=$abc$71324$new_n13216
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=memory_registers_m.micro_data[18] A2=memory_registers_m.micro_data[19] A3=$abc$71324$new_n13216 Z=$abc$71324$new_n13217
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[18] A2=memory_registers_m.micro_data[19] A3=$abc$71324$new_n13216 ZN=$abc$71324$new_n13218
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=memory_registers_m.micro_data[18] A2=memory_registers_m.micro_data[19] A3=$abc$71324$new_n13202 Z=$abc$71324$new_n13219
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[18] A2=$abc$71324$new_n3245 ZN=$abc$71324$new_n13220
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13202 A2=$abc$71324$new_n13220 Z=$abc$71324$new_n13221
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13202 A2=$abc$71324$new_n13220 ZN=$abc$71324$new_n13222
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.prefetch_ir_o[49] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13221 B2=bus_control_m.prefetch_ir_o[65] C1=memory_registers_m.An_output[1] C2=$abc$71324$new_n13214 ZN=$abc$71324$new_n13223
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.address[1] A2=$abc$71324$new_n13218 B=$abc$71324$new_n13223 C=$abc$71324$new_n13213 ZN=$abc$71324$new_n13224
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13216 A2=$abc$71324$new_n13220 Z=$abc$71324$new_n13225
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13216 A2=$abc$71324$new_n13220 ZN=$abc$71324$new_n13226
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=registers_m.size[0] A2=registers_m.ea_reg[0] A3=registers_m.ea_reg[1] A4=registers_m.ea_reg[2] Z=$abc$71324$new_n13227
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.size[0] A2=registers_m.ea_reg[0] A3=registers_m.ea_reg[1] A4=registers_m.ea_reg[2] ZN=$abc$71324$new_n13228
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[1] A2=$abc$71324$new_n13228 Z=$abc$71324$new_n13229
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.size[1] A2=registers_m.address[1] ZN=$abc$71324$new_n13230
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13230 ZN=$abc$71324$new_n13231
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n8533 A2=$abc$71324$new_n13231 ZN=$abc$71324$new_n13232
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3065 A2=registers_m.address[0] A3=$abc$71324$new_n13230 B=$abc$71324$new_n13228 ZN=$abc$71324$new_n13233
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13232 A2=$abc$71324$new_n13233 B=$abc$71324$new_n13229 ZN=$abc$71324$new_n13234
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[1] A2=registers_m.index[1] ZN=$abc$71324$new_n13235
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[1] A2=registers_m.index[1] Z=$abc$71324$new_n13236
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[1] A2=$abc$71324$new_n13236 ZN=$abc$71324$new_n13237
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[1] A2=$abc$71324$new_n13236 Z=$abc$71324$new_n13238
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.offset[0] A2=registers_m.index[0] B=$abc$71324$new_n13238 ZN=$abc$71324$new_n13239
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.offset[0] A2=registers_m.index[0] A3=$abc$71324$new_n13238 Z=$abc$71324$new_n13240
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[21] A2=$abc$71324$new_n13210 Z=$abc$71324$new_n13241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[21] A2=$abc$71324$new_n13210 ZN=$abc$71324$new_n13242
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13239 A2=$abc$71324$new_n13240 A3=$abc$71324$new_n13242 ZN=$abc$71324$new_n13243
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13203 A2=$abc$71324$new_n13216 Z=$abc$71324$new_n13244
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13203 A2=$abc$71324$new_n13216 ZN=$abc$71324$new_n13245
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n8531 A2=$abc$71324$new_n13230 ZN=$abc$71324$new_n13246
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13227 A2=$abc$71324$new_n13246 B=$abc$71324$new_n13229 ZN=$abc$71324$new_n13247
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13244 A2=$abc$71324$new_n13247 B=$abc$71324$new_n13243 ZN=$abc$71324$new_n13248
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13201 A2=$abc$71324$new_n13207 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n13234 C=$abc$71324$new_n13224 ZN=$abc$71324$new_n13249
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13248 A2=$abc$71324$new_n13249 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[2] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n13251
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[1] A2=$abc$71324$new_n13199 B=$abc$71324$new_n13198 ZN=$abc$71324$new_n13252
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[2] A2=registers_m.offset[2] ZN=$abc$71324$new_n13253
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[2] A2=registers_m.offset[2] Z=$abc$71324$new_n13254
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[2] A2=$abc$71324$new_n13254 ZN=$abc$71324$new_n13255
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[2] A2=$abc$71324$new_n13254 ZN=$abc$71324$new_n13256
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13252 A2=$abc$71324$new_n13256 ZN=$abc$71324$new_n13257
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13252 A2=$abc$71324$new_n13256 Z=$abc$71324$new_n13258
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13206 A2=$abc$71324$new_n13258 B=$abc$71324$new_n13205 ZN=$abc$71324$new_n13259
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13206 A2=$abc$71324$new_n13258 B=$abc$71324$new_n13259 ZN=$abc$71324$new_n13260
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13235 A2=$abc$71324$new_n13237 ZN=$abc$71324$new_n13261
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[2] A2=registers_m.index[2] Z=$abc$71324$new_n13262
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[2] A2=registers_m.index[2] Z=$abc$71324$new_n13263
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[2] A2=$abc$71324$new_n13263 ZN=$abc$71324$new_n13264
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13235 A2=$abc$71324$new_n13237 B=$abc$71324$new_n13264 ZN=$abc$71324$new_n13265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13235 A2=$abc$71324$new_n13237 A3=$abc$71324$new_n13264 ZN=$abc$71324$new_n13266
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n13240 A2=$abc$71324$new_n13261 A3=$abc$71324$new_n13264 Z=$abc$71324$new_n13267
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[0] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13268
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[50] A2=$abc$71324$new_n13219 ZN=$abc$71324$new_n13269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13222 A2=$abc$71324$new_n13269 ZN=$abc$71324$new_n13270
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13267 B=$abc$71324$new_n13268 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13271
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n13222 B1=$abc$71324$new_n13270 B2=$abc$71324$new_n13271 C=$abc$71324$new_n13205 ZN=$abc$71324$new_n13272
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13260 A2=$abc$71324$new_n13272 B=$abc$71324$new_n13214 ZN=$abc$71324$new_n13273
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.An_output[2] A2=$abc$71324$new_n13214 B=$abc$71324$new_n13217 C=$abc$71324$new_n13273 ZN=$abc$71324$new_n13274
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[1] A2=registers_m.address[2] ZN=$abc$71324$new_n13275
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[1] A2=registers_m.address[2] ZN=$abc$71324$new_n13276
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13217 A2=$abc$71324$new_n13276 B=$abc$71324$new_n13274 C=$abc$71324$new_n13225 ZN=$abc$71324$new_n13277
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3142 A2=registers_m.address[2] ZN=$abc$71324$new_n13278
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.size[2] A2=registers_m.address[2] Z=$abc$71324$new_n13279
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3064 A2=registers_m.address[1] B=$abc$71324$new_n13232 ZN=$abc$71324$new_n13280
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13279 A2=$abc$71324$new_n13280 ZN=$abc$71324$new_n13281
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13276 ZN=$abc$71324$new_n13282
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13281 B=$abc$71324$new_n13282 C=$abc$71324$new_n13226 ZN=$abc$71324$new_n13283
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13244 A2=$abc$71324$new_n13277 A3=$abc$71324$new_n13283 ZN=$abc$71324$new_n13284
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8531 A2=$abc$71324$new_n13230 B=$abc$71324$new_n8524 ZN=$abc$71324$new_n13285
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13279 A2=$abc$71324$new_n13285 ZN=$abc$71324$new_n13286
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13279 A2=$abc$71324$new_n13285 Z=$abc$71324$new_n13287
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13287 B=$abc$71324$new_n13282 C=$abc$71324$new_n13245 ZN=$abc$71324$new_n13288
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13212 A2=$abc$71324$new_n13284 A3=$abc$71324$new_n13288 B=$abc$71324$new_n13251 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70733
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13279 A2=$abc$71324$new_n13280 B=$abc$71324$new_n13278 ZN=$abc$71324$new_n13290
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.address[2] A2=$abc$71324$new_n13229 B1=$abc$71324$new_n13290 B2=$abc$71324$new_n13227 ZN=$abc$71324$new_n13291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3157 A2=$abc$71324$new_n13291 ZN=$abc$71324$new_n13292
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[3] A2=$abc$71324$new_n13291 ZN=$abc$71324$new_n13293
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13240 A2=$abc$71324$new_n13266 B=$abc$71324$new_n13265 ZN=$abc$71324$new_n13294
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[2] A2=$abc$71324$new_n13263 B=$abc$71324$new_n13262 ZN=$abc$71324$new_n13295
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[3] A2=registers_m.index[3] ZN=$abc$71324$new_n13296
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[3] A2=registers_m.index[3] Z=$abc$71324$new_n13297
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13296 A2=$abc$71324$new_n13297 ZN=$abc$71324$new_n13298
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[3] A2=$abc$71324$new_n13298 ZN=$abc$71324$new_n13299
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13295 A2=$abc$71324$new_n13299 Z=$abc$71324$new_n13300
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13295 A2=$abc$71324$new_n13299 Z=$abc$71324$new_n13301
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n13294 A2=$abc$71324$new_n13295 A3=$abc$71324$new_n13299 Z=$abc$71324$new_n13302
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[1] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13303
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13302 B=$abc$71324$new_n13303 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13304
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[51] A2=$abc$71324$new_n13219 ZN=$abc$71324$new_n13305
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13222 A2=$abc$71324$new_n13305 ZN=$abc$71324$new_n13306
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n13222 B1=$abc$71324$new_n13304 B2=$abc$71324$new_n13306 C=$abc$71324$new_n13205 ZN=$abc$71324$new_n13307
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13206 A2=$abc$71324$new_n13258 B=$abc$71324$new_n13257 ZN=$abc$71324$new_n13308
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13253 A2=$abc$71324$new_n13255 ZN=$abc$71324$new_n13309
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[3] A2=registers_m.offset[3] ZN=$abc$71324$new_n13310
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[3] A2=registers_m.offset[3] Z=$abc$71324$new_n13311
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[3] A2=$abc$71324$new_n13311 ZN=$abc$71324$new_n13312
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[3] A2=$abc$71324$new_n13311 Z=$abc$71324$new_n13313
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13309 A2=$abc$71324$new_n13313 ZN=$abc$71324$new_n13314
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13309 A2=$abc$71324$new_n13313 ZN=$abc$71324$new_n13315
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13308 A2=$abc$71324$new_n13315 B=$abc$71324$new_n13205 ZN=$abc$71324$new_n13316
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13308 A2=$abc$71324$new_n13315 B=$abc$71324$new_n13316 ZN=$abc$71324$new_n13317
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13307 A2=$abc$71324$new_n13317 B=$abc$71324$new_n13214 ZN=$abc$71324$new_n13318
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.An_output[3] A2=$abc$71324$new_n13214 B=$abc$71324$new_n13217 C=$abc$71324$new_n13318 ZN=$abc$71324$new_n13319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[1] A2=registers_m.address[2] A3=registers_m.address[3] ZN=$abc$71324$new_n13320
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[3] A2=$abc$71324$new_n13275 ZN=$abc$71324$new_n13321
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13321 B=$abc$71324$new_n13226 ZN=$abc$71324$new_n13322
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13293 B1=$abc$71324$new_n13319 B2=$abc$71324$new_n13322 ZN=$abc$71324$new_n13323
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13245 A2=$abc$71324$new_n13323 ZN=$abc$71324$new_n13324
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[2] A2=registers_m.address[2] ZN=$abc$71324$new_n13325
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13286 A2=$abc$71324$new_n13325 ZN=$abc$71324$new_n13326
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[3] A2=$abc$71324$new_n13326 ZN=$abc$71324$new_n13327
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13227 A2=$abc$71324$new_n13245 ZN=$abc$71324$new_n13328
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13244 ZN=$abc$71324$new_n13329
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[3] A2=$abc$71324$new_n13326 ZN=$abc$71324$new_n13330
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n13330 ZN=$abc$71324$new_n13331
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13245 ZN=$abc$71324$new_n13332
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13327 A2=$abc$71324$new_n13331 B1=$abc$71324$new_n13332 B2=$abc$71324$new_n13321 C=$abc$71324$new_n13212 ZN=$abc$71324$new_n13333
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3157 A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13324 B2=$abc$71324$new_n13333 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70735
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3159 A2=$abc$71324$new_n13320 ZN=$abc$71324$new_n13335
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[4] A2=$abc$71324$new_n13320 ZN=$abc$71324$new_n13336
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13336 ZN=$abc$71324$new_n13337
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13308 A2=$abc$71324$new_n13315 B=$abc$71324$new_n13314 ZN=$abc$71324$new_n13338
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13310 A2=$abc$71324$new_n13312 ZN=$abc$71324$new_n13339
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[4] A2=registers_m.offset[4] ZN=$abc$71324$new_n13340
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[4] A2=registers_m.offset[4] Z=$abc$71324$new_n13341
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13340 A2=$abc$71324$new_n13341 ZN=$abc$71324$new_n13342
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[4] A2=$abc$71324$new_n13342 Z=$abc$71324$new_n13343
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13339 A2=$abc$71324$new_n13343 ZN=$abc$71324$new_n13344
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13344 ZN=$abc$71324$new_n13345
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13339 A2=$abc$71324$new_n13343 Z=$abc$71324$new_n13346
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13338 A2=$abc$71324$new_n13346 ZN=$abc$71324$new_n13347
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13338 A2=$abc$71324$new_n13346 ZN=$abc$71324$new_n13348
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13347 ZN=$abc$71324$new_n13349
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13294 A2=$abc$71324$new_n13300 B=$abc$71324$new_n13301 ZN=$abc$71324$new_n13350
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[3] A2=$abc$71324$new_n13298 B=$abc$71324$new_n13297 ZN=$abc$71324$new_n13351
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[4] A2=registers_m.index[4] ZN=$abc$71324$new_n13352
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[4] A2=registers_m.index[4] Z=$abc$71324$new_n13353
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13352 A2=$abc$71324$new_n13353 ZN=$abc$71324$new_n13354
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[4] A2=$abc$71324$new_n13354 ZN=$abc$71324$new_n13355
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13351 A2=$abc$71324$new_n13355 ZN=$abc$71324$new_n13356
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13351 A2=$abc$71324$new_n13355 ZN=$abc$71324$new_n13357
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n13350 A2=$abc$71324$new_n13351 A3=$abc$71324$new_n13355 ZN=$abc$71324$new_n13358
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[2] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13359
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13358 B=$abc$71324$new_n13359 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13360
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[52] A2=$abc$71324$new_n13219 B=$abc$71324$new_n13221 C=$abc$71324$new_n13360 ZN=$abc$71324$new_n13361
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[68] A2=$abc$71324$new_n13222 B=$abc$71324$new_n13205 ZN=$abc$71324$new_n13362
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13348 A2=$abc$71324$new_n13349 B1=$abc$71324$new_n13361 B2=$abc$71324$new_n13362 ZN=$abc$71324$new_n13363
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13215 A2=$abc$71324$new_n13363 ZN=$abc$71324$new_n13364
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An_output[4] A2=$abc$71324$new_n13214 B=$abc$71324$new_n13217 ZN=$abc$71324$new_n13365
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13364 A2=$abc$71324$new_n13365 B=$abc$71324$new_n13337 ZN=$abc$71324$new_n13366
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[4] A2=$abc$71324$new_n13292 ZN=$abc$71324$new_n13367
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3157 A2=$abc$71324$new_n3159 A3=$abc$71324$new_n13291 ZN=$abc$71324$new_n13368
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13225 A2=$abc$71324$new_n13367 A3=$abc$71324$new_n13368 ZN=$abc$71324$new_n13369
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13225 A2=$abc$71324$new_n13366 B=$abc$71324$new_n13369 C=$abc$71324$new_n13245 ZN=$abc$71324$new_n13370
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[3] A2=registers_m.address[4] A3=$abc$71324$new_n13326 ZN=$abc$71324$new_n13371
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3159 A2=$abc$71324$new_n13327 B=$abc$71324$new_n13329 ZN=$abc$71324$new_n13372
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13332 A2=$abc$71324$new_n13336 B1=$abc$71324$new_n13371 B2=$abc$71324$new_n13372 C=$abc$71324$new_n13212 ZN=$abc$71324$new_n13373
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3159 A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13370 B2=$abc$71324$new_n13373 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70737
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[5] A2=$abc$71324$new_n13368 ZN=$abc$71324$new_n13375
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3161 A2=$abc$71324$new_n13368 ZN=$abc$71324$new_n13376
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13350 A2=$abc$71324$new_n13357 B=$abc$71324$new_n13356 ZN=$abc$71324$new_n13377
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[4] A2=$abc$71324$new_n13354 B=$abc$71324$new_n13353 ZN=$abc$71324$new_n13378
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[5] A2=registers_m.index[5] ZN=$abc$71324$new_n13379
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[5] A2=registers_m.index[5] Z=$abc$71324$new_n13380
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13379 A2=$abc$71324$new_n13380 ZN=$abc$71324$new_n13381
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[5] A2=$abc$71324$new_n13381 ZN=$abc$71324$new_n13382
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13378 A2=$abc$71324$new_n13382 Z=$abc$71324$new_n13383
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13378 A2=$abc$71324$new_n13382 Z=$abc$71324$new_n13384
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n13377 A2=$abc$71324$new_n13378 A3=$abc$71324$new_n13382 Z=$abc$71324$new_n13385
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[3] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13386
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13385 B=$abc$71324$new_n13386 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13387
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[53] A2=$abc$71324$new_n13219 B=$abc$71324$new_n13221 C=$abc$71324$new_n13387 ZN=$abc$71324$new_n13388
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3193 A2=$abc$71324$new_n13221 B=$abc$71324$new_n13388 ZN=$abc$71324$new_n13389
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13389 ZN=$abc$71324$new_n13390
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13338 A2=$abc$71324$new_n13346 B=$abc$71324$new_n13345 ZN=$abc$71324$new_n13391
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[4] A2=$abc$71324$new_n13342 B=$abc$71324$new_n13341 ZN=$abc$71324$new_n13392
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[5] A2=registers_m.offset[5] ZN=$abc$71324$new_n13393
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[5] A2=registers_m.offset[5] Z=$abc$71324$new_n13394
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[5] A2=$abc$71324$new_n13394 ZN=$abc$71324$new_n13395
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[5] A2=$abc$71324$new_n13394 ZN=$abc$71324$new_n13396
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13392 A2=$abc$71324$new_n13396 ZN=$abc$71324$new_n13397
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13392 A2=$abc$71324$new_n13396 Z=$abc$71324$new_n13398
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13397 A2=$abc$71324$new_n13398 ZN=$abc$71324$new_n13399
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13391 A2=$abc$71324$new_n13399 ZN=$abc$71324$new_n13400
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13400 B=$abc$71324$new_n13390 C=$abc$71324$new_n13214 ZN=$abc$71324$new_n13401
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.An_output[5] A2=$abc$71324$new_n13214 B=$abc$71324$new_n13217 C=$abc$71324$new_n13401 ZN=$abc$71324$new_n13402
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3159 A2=$abc$71324$new_n3161 A3=$abc$71324$new_n13320 ZN=$abc$71324$new_n13403
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[5] A2=$abc$71324$new_n13335 ZN=$abc$71324$new_n13404
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13403 A2=$abc$71324$new_n13404 ZN=$abc$71324$new_n13405
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13405 B=$abc$71324$new_n13226 ZN=$abc$71324$new_n13406
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13376 B1=$abc$71324$new_n13402 B2=$abc$71324$new_n13406 ZN=$abc$71324$new_n13407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13245 A2=$abc$71324$new_n13407 ZN=$abc$71324$new_n13408
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3161 A2=$abc$71324$new_n13371 ZN=$abc$71324$new_n13409
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3161 A2=$abc$71324$new_n13371 ZN=$abc$71324$new_n13410
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n13410 ZN=$abc$71324$new_n13411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13332 A2=$abc$71324$new_n13405 B1=$abc$71324$new_n13409 B2=$abc$71324$new_n13411 C=$abc$71324$new_n13212 ZN=$abc$71324$new_n13412
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3161 A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13408 B2=$abc$71324$new_n13412 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70739
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13391 A2=$abc$71324$new_n13399 B=$abc$71324$new_n13398 ZN=$abc$71324$new_n13414
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13393 A2=$abc$71324$new_n13395 ZN=$abc$71324$new_n13415
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[6] A2=registers_m.offset[6] ZN=$abc$71324$new_n13416
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[6] A2=registers_m.offset[6] Z=$abc$71324$new_n13417
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[6] A2=$abc$71324$new_n13417 ZN=$abc$71324$new_n13418
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[6] A2=$abc$71324$new_n13417 ZN=$abc$71324$new_n13419
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13393 A2=$abc$71324$new_n13395 B=$abc$71324$new_n13419 ZN=$abc$71324$new_n13420
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13415 A2=$abc$71324$new_n13419 Z=$abc$71324$new_n13421
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13421 ZN=$abc$71324$new_n13422
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13414 A2=$abc$71324$new_n13422 Z=$abc$71324$new_n13423
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13414 A2=$abc$71324$new_n13422 B=$abc$71324$new_n13204 ZN=$abc$71324$new_n13424
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13377 A2=$abc$71324$new_n13383 B=$abc$71324$new_n13384 ZN=$abc$71324$new_n13425
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[5] A2=$abc$71324$new_n13381 B=$abc$71324$new_n13380 ZN=$abc$71324$new_n13426
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[6] A2=registers_m.index[6] ZN=$abc$71324$new_n13427
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[6] A2=registers_m.index[6] Z=$abc$71324$new_n13428
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13427 A2=$abc$71324$new_n13428 ZN=$abc$71324$new_n13429
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[6] A2=$abc$71324$new_n13429 ZN=$abc$71324$new_n13430
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13426 A2=$abc$71324$new_n13430 ZN=$abc$71324$new_n13431
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13426 A2=$abc$71324$new_n13430 ZN=$abc$71324$new_n13432
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n13425 A2=$abc$71324$new_n13426 A3=$abc$71324$new_n13430 ZN=$abc$71324$new_n13433
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[4] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13434
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13433 B=$abc$71324$new_n13434 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13435
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[54] A2=$abc$71324$new_n13219 B=$abc$71324$new_n13221 C=$abc$71324$new_n13435 ZN=$abc$71324$new_n13436
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n13222 B=$abc$71324$new_n13205 ZN=$abc$71324$new_n13437
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13423 A2=$abc$71324$new_n13424 B1=$abc$71324$new_n13436 B2=$abc$71324$new_n13437 ZN=$abc$71324$new_n13438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13215 A2=$abc$71324$new_n13438 ZN=$abc$71324$new_n13439
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3277 A2=$abc$71324$new_n13215 B=$abc$71324$new_n13218 C=$abc$71324$new_n13439 ZN=$abc$71324$new_n13440
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[6] A2=$abc$71324$new_n13403 ZN=$abc$71324$new_n13441
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3162 A2=$abc$71324$new_n13403 ZN=$abc$71324$new_n13442
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.address[3] A2=registers_m.address[4] A3=registers_m.address[5] A4=registers_m.address[6] ZN=$abc$71324$new_n13443
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13291 A2=$abc$71324$new_n13443 Z=$abc$71324$new_n13444
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[6] A2=$abc$71324$new_n13375 ZN=$abc$71324$new_n13445
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13442 B=$abc$71324$new_n13440 C=$abc$71324$new_n13226 ZN=$abc$71324$new_n13446
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13445 B=$abc$71324$new_n13446 ZN=$abc$71324$new_n13447
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13245 A2=$abc$71324$new_n13447 ZN=$abc$71324$new_n13448
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3161 A2=$abc$71324$new_n3162 A3=$abc$71324$new_n13371 ZN=$abc$71324$new_n13449
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[6] A2=$abc$71324$new_n13410 ZN=$abc$71324$new_n13450
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13449 A2=$abc$71324$new_n13450 ZN=$abc$71324$new_n13451
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13332 A2=$abc$71324$new_n13442 B1=$abc$71324$new_n13451 B2=$abc$71324$new_n13328 C=$abc$71324$new_n13212 ZN=$abc$71324$new_n13452
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3162 A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13448 B2=$abc$71324$new_n13452 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3163 A2=$abc$71324$new_n13444 ZN=$abc$71324$new_n13454
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[7] A2=$abc$71324$new_n13444 ZN=$abc$71324$new_n13455
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13420 A2=$abc$71324$new_n13423 ZN=$abc$71324$new_n13456
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[7] A2=registers_m.offset[7] ZN=$abc$71324$new_n13457
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[7] A2=registers_m.offset[7] Z=$abc$71324$new_n13458
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[7] A2=$abc$71324$new_n13458 ZN=$abc$71324$new_n13459
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[7] A2=$abc$71324$new_n13458 ZN=$abc$71324$new_n13460
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13416 A2=$abc$71324$new_n13418 A3=$abc$71324$new_n13460 Z=$abc$71324$new_n13461
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13416 A2=$abc$71324$new_n13418 B=$abc$71324$new_n13460 ZN=$abc$71324$new_n13462
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13461 A2=$abc$71324$new_n13462 ZN=$abc$71324$new_n13463
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13456 A2=$abc$71324$new_n13463 ZN=$abc$71324$new_n13464
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13425 A2=$abc$71324$new_n13432 B=$abc$71324$new_n13431 ZN=$abc$71324$new_n13465
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[6] A2=$abc$71324$new_n13429 B=$abc$71324$new_n13428 ZN=$abc$71324$new_n13466
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[7] A2=registers_m.index[7] ZN=$abc$71324$new_n13467
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[7] A2=registers_m.index[7] Z=$abc$71324$new_n13468
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13467 A2=$abc$71324$new_n13468 ZN=$abc$71324$new_n13469
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[7] A2=$abc$71324$new_n13469 ZN=$abc$71324$new_n13470
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13466 A2=$abc$71324$new_n13470 Z=$abc$71324$new_n13471
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13466 A2=$abc$71324$new_n13470 Z=$abc$71324$new_n13472
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=$abc$71324$new_n13465 A2=$abc$71324$new_n13466 A3=$abc$71324$new_n13470 Z=$abc$71324$new_n13473
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[5] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13474
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13473 B=$abc$71324$new_n13474 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13475
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[55] A2=$abc$71324$new_n13219 B=$abc$71324$new_n13221 C=$abc$71324$new_n13475 ZN=$abc$71324$new_n13476
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3195 A2=$abc$71324$new_n13221 B=$abc$71324$new_n13476 C=$abc$71324$new_n13204 ZN=$abc$71324$new_n13477
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13464 B=$abc$71324$new_n13477 ZN=$abc$71324$new_n13478
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[7] A2=$abc$71324$new_n13214 ZN=$abc$71324$new_n13479
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13214 A2=$abc$71324$new_n13478 B=$abc$71324$new_n13479 C=$abc$71324$new_n13218 ZN=$abc$71324$new_n13480
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[6] A2=registers_m.address[7] A3=$abc$71324$new_n13403 ZN=$abc$71324$new_n13481
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[7] A2=$abc$71324$new_n13441 ZN=$abc$71324$new_n13482
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13482 B=$abc$71324$new_n13480 C=$abc$71324$new_n13226 ZN=$abc$71324$new_n13483
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13455 B=$abc$71324$new_n13483 ZN=$abc$71324$new_n13484
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13245 A2=$abc$71324$new_n13484 ZN=$abc$71324$new_n13485
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[7] A2=$abc$71324$new_n13449 Z=$abc$71324$new_n13486
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[7] A2=$abc$71324$new_n13449 ZN=$abc$71324$new_n13487
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13486 A2=$abc$71324$new_n13487 ZN=$abc$71324$new_n13488
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13332 A2=$abc$71324$new_n13482 B1=$abc$71324$new_n13488 B2=$abc$71324$new_n13328 C=$abc$71324$new_n13212 ZN=$abc$71324$new_n13489
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3163 A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13485 B2=$abc$71324$new_n13489 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70743
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[8] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n13491
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13245 ZN=$abc$71324$new_n13492
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[7] A2=registers_m.address[8] ZN=$abc$71324$new_n13493
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13444 A2=$abc$71324$new_n13493 ZN=$abc$71324$new_n13494
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[8] A2=$abc$71324$new_n13454 ZN=$abc$71324$new_n13495
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13245 A2=$abc$71324$new_n13494 A3=$abc$71324$new_n13495 ZN=$abc$71324$new_n13496
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13457 A2=$abc$71324$new_n13459 ZN=$abc$71324$new_n13497
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[8] A2=registers_m.offset[8] ZN=$abc$71324$new_n13498
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[8] A2=registers_m.offset[8] Z=$abc$71324$new_n13499
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[8] A2=$abc$71324$new_n13499 ZN=$abc$71324$new_n13500
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[8] A2=$abc$71324$new_n13499 Z=$abc$71324$new_n13501
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13497 A2=$abc$71324$new_n13501 ZN=$abc$71324$new_n13502
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13497 A2=$abc$71324$new_n13501 ZN=$abc$71324$new_n13503
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13414 A2=$abc$71324$new_n13422 B=$abc$71324$new_n13462 C=$abc$71324$new_n13420 ZN=$abc$71324$new_n13504
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13461 A2=$abc$71324$new_n13504 B=$abc$71324$new_n13503 ZN=$abc$71324$new_n13505
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13505 Z=$abc$71324$new_n13506
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13461 A2=$abc$71324$new_n13503 A3=$abc$71324$new_n13504 B=$abc$71324$new_n13506 ZN=$abc$71324$new_n13507
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13465 A2=$abc$71324$new_n13471 B=$abc$71324$new_n13472 ZN=$abc$71324$new_n13508
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[7] A2=$abc$71324$new_n13469 B=$abc$71324$new_n13468 ZN=$abc$71324$new_n13509
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.offset[8] A2=registers_m.index[8] Z=$abc$71324$new_n13510
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[8] A2=registers_m.index[8] ZN=$abc$71324$new_n13511
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.pc_valid[8] A2=$abc$71324$new_n13510 A3=$abc$71324$new_n13511 ZN=$abc$71324$new_n13512
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=registers_m.offset[8] A2=registers_m.index[8] A3=registers_m.pc_valid[8] ZN=$abc$71324$new_n13513
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13509 A2=$abc$71324$new_n13513 ZN=$abc$71324$new_n13514
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13509 A2=$abc$71324$new_n13513 Z=$abc$71324$new_n13515
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13508 A2=$abc$71324$new_n13515 ZN=$abc$71324$new_n13516
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[6] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13517
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13516 B=$abc$71324$new_n13517 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13518
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=bus_control_m.prefetch_ir_o[56] A2=$abc$71324$new_n13219 B=$abc$71324$new_n13221 C=$abc$71324$new_n13518 ZN=$abc$71324$new_n13519
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n13222 ZN=$abc$71324$new_n13520
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13519 A3=$abc$71324$new_n13520 B=$abc$71324$new_n13507 ZN=$abc$71324$new_n13521
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13215 A2=$abc$71324$new_n13521 ZN=$abc$71324$new_n13522
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.An_output[8] A2=$abc$71324$new_n13214 B=$abc$71324$new_n13217 ZN=$abc$71324$new_n13523
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3164 A2=$abc$71324$new_n13481 ZN=$abc$71324$new_n13524
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[8] A2=$abc$71324$new_n13481 ZN=$abc$71324$new_n13525
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13525 ZN=$abc$71324$new_n13526
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13522 A2=$abc$71324$new_n13523 B=$abc$71324$new_n13526 C=$abc$71324$new_n13225 ZN=$abc$71324$new_n13527
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13492 A2=$abc$71324$new_n13496 B=$abc$71324$new_n13527 ZN=$abc$71324$new_n13528
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[8] A2=$abc$71324$new_n13486 Z=$abc$71324$new_n13529
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[8] A2=$abc$71324$new_n13486 B=$abc$71324$new_n13227 ZN=$abc$71324$new_n13530
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13227 A2=$abc$71324$new_n13525 B1=$abc$71324$new_n13529 B2=$abc$71324$new_n13530 C=$abc$71324$new_n13245 ZN=$abc$71324$new_n13531
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13212 A2=$abc$71324$new_n13528 A3=$abc$71324$new_n13531 B=$abc$71324$new_n13491 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70745
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13508 A2=$abc$71324$new_n13515 B=$abc$71324$new_n13514 ZN=$abc$71324$new_n13533
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[9] A2=registers_m.index[9] ZN=$abc$71324$new_n13534
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[9] A2=registers_m.index[9] Z=$abc$71324$new_n13535
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[9] A2=$abc$71324$new_n13535 ZN=$abc$71324$new_n13536
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[9] A2=$abc$71324$new_n13535 ZN=$abc$71324$new_n13537
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13511 A2=$abc$71324$new_n13512 A3=$abc$71324$new_n13537 Z=$abc$71324$new_n13538
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13511 A2=$abc$71324$new_n13512 B=$abc$71324$new_n13537 ZN=$abc$71324$new_n13539
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13538 A2=$abc$71324$new_n13539 ZN=$abc$71324$new_n13540
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13533 A2=$abc$71324$new_n13540 Z=$abc$71324$new_n13541
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.trap[7] A2=$abc$71324$new_n13241 ZN=$abc$71324$new_n13542
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13541 B=$abc$71324$new_n13542 C=$abc$71324$new_n13219 ZN=$abc$71324$new_n13543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[57] A2=$abc$71324$new_n13219 ZN=$abc$71324$new_n13544
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13222 A2=$abc$71324$new_n13544 ZN=$abc$71324$new_n13545
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n13222 B1=$abc$71324$new_n13543 B2=$abc$71324$new_n13545 C=$abc$71324$new_n13205 ZN=$abc$71324$new_n13546
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13461 A2=$abc$71324$new_n13503 A3=$abc$71324$new_n13504 B=$abc$71324$new_n13502 ZN=$abc$71324$new_n13547
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[9] A2=registers_m.offset[9] ZN=$abc$71324$new_n13548
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[9] A2=registers_m.offset[9] Z=$abc$71324$new_n13549
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13548 A2=$abc$71324$new_n13549 ZN=$abc$71324$new_n13550
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[9] A2=$abc$71324$new_n13550 ZN=$abc$71324$new_n13551
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13498 A2=$abc$71324$new_n13500 B=$abc$71324$new_n13551 ZN=$abc$71324$new_n13552
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13552 ZN=$abc$71324$new_n13553
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13498 A2=$abc$71324$new_n13500 A3=$abc$71324$new_n13551 ZN=$abc$71324$new_n13554
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13553 A2=$abc$71324$new_n13554 ZN=$abc$71324$new_n13555
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13547 A2=$abc$71324$new_n13555 ZN=$abc$71324$new_n13556
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13556 B=$abc$71324$new_n13214 ZN=$abc$71324$new_n13557
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3279 A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13546 B2=$abc$71324$new_n13557 C=$abc$71324$new_n13217 ZN=$abc$71324$new_n13558
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[9] A2=$abc$71324$new_n13524 ZN=$abc$71324$new_n13559
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[9] A2=$abc$71324$new_n13524 ZN=$abc$71324$new_n13560
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13218 A2=$abc$71324$new_n13559 ZN=$abc$71324$new_n13561
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13560 A2=$abc$71324$new_n13561 B=$abc$71324$new_n13225 C=$abc$71324$new_n13558 ZN=$abc$71324$new_n13562
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3166 A2=$abc$71324$new_n13444 A3=$abc$71324$new_n13493 ZN=$abc$71324$new_n13563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[9] A2=$abc$71324$new_n13494 B=$abc$71324$new_n13226 ZN=$abc$71324$new_n13564
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13563 A2=$abc$71324$new_n13564 B=$abc$71324$new_n13244 C=$abc$71324$new_n13562 ZN=$abc$71324$new_n13565
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13524 ZN=$abc$71324$new_n13566
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13530 A2=$abc$71324$new_n13566 ZN=$abc$71324$new_n13567
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3166 A2=$abc$71324$new_n13567 ZN=$abc$71324$new_n13568
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13244 A2=$abc$71324$new_n13568 B=$abc$71324$new_n13565 C=$abc$71324$new_n13212 ZN=$abc$71324$new_n13569
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3166 A2=$abc$71324$new_n13212 B=$abc$71324$new_n13569 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70747
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[10] A2=registers_m.index[10] ZN=$abc$71324$new_n13571
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[10] A2=registers_m.index[10] Z=$abc$71324$new_n13572
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13571 A2=$abc$71324$new_n13572 ZN=$abc$71324$new_n13573
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[10] A2=$abc$71324$new_n13573 ZN=$abc$71324$new_n13574
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13534 A2=$abc$71324$new_n13536 B=$abc$71324$new_n13574 ZN=$abc$71324$new_n13575
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13534 A2=$abc$71324$new_n13536 A3=$abc$71324$new_n13574 Z=$abc$71324$new_n13576
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13575 A2=$abc$71324$new_n13576 ZN=$abc$71324$new_n13577
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13508 A2=$abc$71324$new_n13515 B=$abc$71324$new_n13539 C=$abc$71324$new_n13514 ZN=$abc$71324$new_n13578
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13538 A2=$abc$71324$new_n13578 ZN=$abc$71324$new_n13579
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13577 A2=$abc$71324$new_n13579 ZN=$abc$71324$new_n13580
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n13580 ZN=$abc$71324$new_n13581
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[9] A2=$abc$71324$new_n13550 B=$abc$71324$new_n13549 ZN=$abc$71324$new_n13582
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13582 ZN=$abc$71324$new_n13583
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[10] A2=registers_m.offset[10] ZN=$abc$71324$new_n13584
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[10] A2=registers_m.offset[10] Z=$abc$71324$new_n13585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[10] A2=$abc$71324$new_n13585 ZN=$abc$71324$new_n13586
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[10] A2=$abc$71324$new_n13585 Z=$abc$71324$new_n13587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13583 A2=$abc$71324$new_n13587 ZN=$abc$71324$new_n13588
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13582 A2=$abc$71324$new_n13587 Z=$abc$71324$new_n13589
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13547 A2=$abc$71324$new_n13554 B=$abc$71324$new_n13552 ZN=$abc$71324$new_n13590
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13589 A2=$abc$71324$new_n13590 Z=$abc$71324$new_n13591
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13591 ZN=$abc$71324$new_n13592
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13589 A2=$abc$71324$new_n13590 B=$abc$71324$new_n13592 ZN=$abc$71324$new_n13593
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.address[8] A2=registers_m.address[9] A3=$abc$71324$new_n13486 Z=$abc$71324$new_n13594
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[10] A2=$abc$71324$new_n13594 ZN=$abc$71324$new_n13595
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[10] A2=$abc$71324$new_n13594 ZN=$abc$71324$new_n13596
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13596 ZN=$abc$71324$new_n13597
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[9] A2=registers_m.address[10] A3=$abc$71324$new_n13524 ZN=$abc$71324$new_n13598
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[10] A2=$abc$71324$new_n13560 Z=$abc$71324$new_n13599
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n13595 A2=$abc$71324$new_n13597 B1=$abc$71324$new_n13599 B2=$abc$71324$new_n13228 ZN=$abc$71324$new_n13600
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13244 A2=$abc$71324$new_n13600 ZN=$abc$71324$new_n13601
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[9] A2=registers_m.address[10] ZN=$abc$71324$new_n13602
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[10] A2=$abc$71324$new_n13563 ZN=$abc$71324$new_n13603
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[10] A2=$abc$71324$new_n13563 Z=$abc$71324$new_n13604
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[10] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13214 B2=memory_registers_m.An_output[10] ZN=$abc$71324$new_n13605
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3197 A2=$abc$71324$new_n13222 B1=$abc$71324$new_n13599 B2=$abc$71324$new_n13218 C=$abc$71324$new_n13605 ZN=$abc$71324$new_n13606
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[58] A2=$abc$71324$new_n13219 B=$abc$71324$new_n13606 ZN=$abc$71324$new_n13607
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13604 B=$abc$71324$new_n13607 C=$abc$71324$new_n13601 ZN=$abc$71324$new_n13608
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n13581 A2=$abc$71324$new_n13593 A3=$abc$71324$new_n13608 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70749
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[10] A2=$abc$71324$new_n13573 B=$abc$71324$new_n13572 ZN=$abc$71324$new_n13610
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13610 ZN=$abc$71324$new_n13611
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[11] A2=registers_m.index[11] ZN=$abc$71324$new_n13612
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[11] A2=registers_m.index[11] Z=$abc$71324$new_n13613
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[11] A2=$abc$71324$new_n13613 ZN=$abc$71324$new_n13614
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[11] A2=$abc$71324$new_n13613 Z=$abc$71324$new_n13615
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13611 A2=$abc$71324$new_n13615 ZN=$abc$71324$new_n13616
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13611 A2=$abc$71324$new_n13615 ZN=$abc$71324$new_n13617
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13577 A2=$abc$71324$new_n13579 B=$abc$71324$new_n13575 ZN=$abc$71324$new_n13618
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n13611 A2=$abc$71324$new_n13615 A3=$abc$71324$new_n13618 ZN=$abc$71324$new_n13619
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[11] A2=registers_m.offset[11] ZN=$abc$71324$new_n13620
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[11] A2=registers_m.offset[11] Z=$abc$71324$new_n13621
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[11] A2=$abc$71324$new_n13621 ZN=$abc$71324$new_n13622
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[11] A2=$abc$71324$new_n13621 ZN=$abc$71324$new_n13623
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13584 A2=$abc$71324$new_n13586 A3=$abc$71324$new_n13623 ZN=$abc$71324$new_n13624
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13584 A2=$abc$71324$new_n13586 B=$abc$71324$new_n13623 ZN=$abc$71324$new_n13625
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13625 ZN=$abc$71324$new_n13626
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13624 A2=$abc$71324$new_n13626 ZN=$abc$71324$new_n13627
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13588 A2=$abc$71324$new_n13591 A3=$abc$71324$new_n13627 ZN=$abc$71324$new_n13628
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13628 ZN=$abc$71324$new_n13629
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13588 A2=$abc$71324$new_n13591 B=$abc$71324$new_n13627 ZN=$abc$71324$new_n13630
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13227 A2=$abc$71324$new_n13598 ZN=$abc$71324$new_n13631
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13597 A2=$abc$71324$new_n13631 ZN=$abc$71324$new_n13632
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[11] A2=$abc$71324$new_n13632 ZN=$abc$71324$new_n13633
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.address[10] A2=registers_m.address[11] A3=$abc$71324$new_n13563 ZN=$abc$71324$new_n13634
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[11] A2=$abc$71324$new_n13603 ZN=$abc$71324$new_n13635
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3167 A2=$abc$71324$new_n13598 ZN=$abc$71324$new_n13636
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3167 A2=$abc$71324$new_n13598 ZN=$abc$71324$new_n13637
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[59] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13221 B2=bus_control_m.prefetch_ir_o[75] ZN=$abc$71324$new_n13638
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13638 ZN=$abc$71324$new_n13639
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.address[11] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13214 B2=memory_registers_m.An_output[11] C=$abc$71324$new_n13639 ZN=$abc$71324$new_n13640
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13635 B1=$abc$71324$new_n13637 B2=$abc$71324$new_n13218 C=$abc$71324$new_n13640 ZN=$abc$71324$new_n13641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13619 B1=$abc$71324$new_n13633 B2=$abc$71324$new_n13244 C=$abc$71324$new_n13641 ZN=$abc$71324$new_n13642
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13629 A3=$abc$71324$new_n13630 B=$abc$71324$new_n13642 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13620 A2=$abc$71324$new_n13622 ZN=$abc$71324$new_n13644
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[12] A2=registers_m.offset[12] ZN=$abc$71324$new_n13645
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[12] A2=registers_m.offset[12] ZN=$abc$71324$new_n13646
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13646 ZN=$abc$71324$new_n13647
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13645 A2=$abc$71324$new_n13647 ZN=$abc$71324$new_n13648
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.index[12] A2=$abc$71324$new_n13648 ZN=$abc$71324$new_n13649
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[12] A2=$abc$71324$new_n13648 ZN=$abc$71324$new_n13650
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13650 ZN=$abc$71324$new_n13651
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13649 A2=$abc$71324$new_n13651 ZN=$abc$71324$new_n13652
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13644 A2=$abc$71324$new_n13652 Z=$abc$71324$new_n13653
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13644 A2=$abc$71324$new_n13652 ZN=$abc$71324$new_n13654
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13653 A2=$abc$71324$new_n13654 ZN=$abc$71324$new_n13655
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13589 A2=$abc$71324$new_n13590 B=$abc$71324$new_n13626 C=$abc$71324$new_n13588 ZN=$abc$71324$new_n13656
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13624 A2=$abc$71324$new_n13656 B=$abc$71324$new_n13655 ZN=$abc$71324$new_n13657
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13624 A2=$abc$71324$new_n13655 A3=$abc$71324$new_n13656 Z=$abc$71324$new_n13658
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13617 A2=$abc$71324$new_n13618 B=$abc$71324$new_n13616 ZN=$abc$71324$new_n13659
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13612 A2=$abc$71324$new_n13614 ZN=$abc$71324$new_n13660
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.offset[12] A2=registers_m.index[12] Z=$abc$71324$new_n13661
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[12] A2=registers_m.index[12] Z=$abc$71324$new_n13662
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=registers_m.offset[12] A2=registers_m.index[12] A3=registers_m.pc_valid[12] Z=$abc$71324$new_n13663
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13660 A2=$abc$71324$new_n13663 ZN=$abc$71324$new_n13664
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13660 A2=$abc$71324$new_n13663 Z=$abc$71324$new_n13665
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13659 A2=$abc$71324$new_n13665 ZN=$abc$71324$new_n13666
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13659 A2=$abc$71324$new_n13665 B=$abc$71324$new_n13241 ZN=$abc$71324$new_n13667
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13667 ZN=$abc$71324$new_n13668
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3168 A2=$abc$71324$new_n13634 ZN=$abc$71324$new_n13669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[10] A2=registers_m.address[11] A3=$abc$71324$new_n13594 ZN=$abc$71324$new_n13670
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3168 A2=$abc$71324$new_n13670 ZN=$abc$71324$new_n13671
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3168 A2=$abc$71324$new_n13670 ZN=$abc$71324$new_n13672
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n13672 ZN=$abc$71324$new_n13673
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13671 A2=$abc$71324$new_n13673 ZN=$abc$71324$new_n13674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An_output[12] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13221 B2=bus_control_m.prefetch_ir_o[76] ZN=$abc$71324$new_n13675
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13675 ZN=$abc$71324$new_n13676
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.address[12] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[60] C=$abc$71324$new_n13676 ZN=$abc$71324$new_n13677
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13217 A2=$abc$71324$new_n13332 ZN=$abc$71324$new_n13678
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13245 B=$abc$71324$new_n13218 ZN=$abc$71324$new_n13679
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[12] A2=$abc$71324$new_n13636 B=$abc$71324$new_n13678 ZN=$abc$71324$new_n13680
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[12] A2=$abc$71324$new_n13636 B=$abc$71324$new_n13680 ZN=$abc$71324$new_n13681
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13674 A2=$abc$71324$new_n13677 A3=$abc$71324$new_n13681 ZN=$abc$71324$new_n13682
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13666 A2=$abc$71324$new_n13668 B1=$abc$71324$new_n13669 B2=$abc$71324$new_n13225 C=$abc$71324$new_n13682 ZN=$abc$71324$new_n13683
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13657 A3=$abc$71324$new_n13658 B=$abc$71324$new_n13683 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70753
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13653 A2=$abc$71324$new_n13658 ZN=$abc$71324$new_n13685
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[13] A2=registers_m.offset[13] ZN=$abc$71324$new_n13686
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[13] A2=registers_m.offset[13] Z=$abc$71324$new_n13687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[13] A2=$abc$71324$new_n13687 ZN=$abc$71324$new_n13688
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[13] A2=$abc$71324$new_n13687 ZN=$abc$71324$new_n13689
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13689 ZN=$abc$71324$new_n13690
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13646 A2=$abc$71324$new_n13650 B=$abc$71324$new_n13689 ZN=$abc$71324$new_n13691
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13647 A2=$abc$71324$new_n13651 A3=$abc$71324$new_n13690 ZN=$abc$71324$new_n13692
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13691 A2=$abc$71324$new_n13692 ZN=$abc$71324$new_n13693
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13685 A2=$abc$71324$new_n13693 Z=$abc$71324$new_n13694
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[12] A2=$abc$71324$new_n13661 B=$abc$71324$new_n13662 ZN=$abc$71324$new_n13695
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[13] A2=registers_m.index[13] ZN=$abc$71324$new_n13696
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[13] A2=registers_m.index[13] Z=$abc$71324$new_n13697
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[13] A2=$abc$71324$new_n13697 ZN=$abc$71324$new_n13698
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[13] A2=$abc$71324$new_n13697 ZN=$abc$71324$new_n13699
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13695 A2=$abc$71324$new_n13699 ZN=$abc$71324$new_n13700
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13695 A2=$abc$71324$new_n13699 ZN=$abc$71324$new_n13701
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13664 A2=$abc$71324$new_n13666 A3=$abc$71324$new_n13701 ZN=$abc$71324$new_n13702
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13666 A2=$abc$71324$new_n13701 ZN=$abc$71324$new_n13703
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13664 A2=$abc$71324$new_n13701 ZN=$abc$71324$new_n13704
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13664 A2=$abc$71324$new_n13701 B=$abc$71324$new_n13702 C=$abc$71324$new_n13241 ZN=$abc$71324$new_n13705
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[13] A2=$abc$71324$new_n13672 ZN=$abc$71324$new_n13706
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[13] A2=$abc$71324$new_n13672 ZN=$abc$71324$new_n13707
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n13707 ZN=$abc$71324$new_n13708
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.address[7] A2=registers_m.address[8] A3=registers_m.address[11] A4=registers_m.address[12] ZN=$abc$71324$new_n13709
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n13291 A2=$abc$71324$new_n13443 A3=$abc$71324$new_n13602 A4=$abc$71324$new_n13709 ZN=$abc$71324$new_n13710
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[13] A2=$abc$71324$new_n13710 ZN=$abc$71324$new_n13711
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.prefetch_ir_o[61] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13221 B2=bus_control_m.prefetch_ir_o[77] C1=memory_registers_m.An_output[13] C2=$abc$71324$new_n13214 ZN=$abc$71324$new_n13712
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[13] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n13711 ZN=$abc$71324$new_n13713
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[12] A2=$abc$71324$new_n13636 B=registers_m.address[13] ZN=$abc$71324$new_n13714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[12] A2=registers_m.address[13] A3=$abc$71324$new_n13636 ZN=$abc$71324$new_n13715
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13679 A2=$abc$71324$new_n13715 ZN=$abc$71324$new_n13716
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13714 A2=$abc$71324$new_n13716 B=$abc$71324$new_n13712 C=$abc$71324$new_n13713 ZN=$abc$71324$new_n13717
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13706 A2=$abc$71324$new_n13708 B=$abc$71324$new_n13717 ZN=$abc$71324$new_n13718
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13694 B1=$abc$71324$new_n13703 B2=$abc$71324$new_n13705 C=$abc$71324$new_n13718 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70755
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[14] A2=registers_m.offset[14] ZN=$abc$71324$new_n13720
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[14] A2=registers_m.offset[14] Z=$abc$71324$new_n13721
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13720 A2=$abc$71324$new_n13721 ZN=$abc$71324$new_n13722
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[14] A2=$abc$71324$new_n13722 ZN=$abc$71324$new_n13723
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13686 A2=$abc$71324$new_n13688 B=$abc$71324$new_n13723 ZN=$abc$71324$new_n13724
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13724 ZN=$abc$71324$new_n13725
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13686 A2=$abc$71324$new_n13688 A3=$abc$71324$new_n13723 ZN=$abc$71324$new_n13726
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13725 A2=$abc$71324$new_n13726 ZN=$abc$71324$new_n13727
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=$abc$71324$new_n13647 A2=$abc$71324$new_n13651 A3=$abc$71324$new_n13690 B1=$abc$71324$new_n13691 B2=$abc$71324$new_n13653 B3=$abc$71324$new_n13658 ZN=$abc$71324$new_n13728
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13727 A2=$abc$71324$new_n13728 Z=$abc$71324$new_n13729
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13727 A2=$abc$71324$new_n13728 ZN=$abc$71324$new_n13730
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13700 A2=$abc$71324$new_n13703 A3=$abc$71324$new_n13704 ZN=$abc$71324$new_n13731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13696 A2=$abc$71324$new_n13698 ZN=$abc$71324$new_n13732
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[14] A2=registers_m.index[14] ZN=$abc$71324$new_n13733
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[14] A2=registers_m.index[14] Z=$abc$71324$new_n13734
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[14] A2=$abc$71324$new_n13734 ZN=$abc$71324$new_n13735
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[14] A2=$abc$71324$new_n13734 Z=$abc$71324$new_n13736
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13732 A2=$abc$71324$new_n13736 ZN=$abc$71324$new_n13737
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13732 A2=$abc$71324$new_n13736 Z=$abc$71324$new_n13738
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13700 A2=$abc$71324$new_n13703 A3=$abc$71324$new_n13704 B=$abc$71324$new_n13738 ZN=$abc$71324$new_n13739
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13731 A2=$abc$71324$new_n13738 ZN=$abc$71324$new_n13740
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[13] A2=registers_m.address[14] A3=$abc$71324$new_n13672 ZN=$abc$71324$new_n13741
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13328 A2=$abc$71324$new_n13741 ZN=$abc$71324$new_n13742
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3169 A2=$abc$71324$new_n13706 B=$abc$71324$new_n13742 ZN=$abc$71324$new_n13743
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[13] A2=$abc$71324$new_n13710 B=registers_m.address[14] ZN=$abc$71324$new_n13744
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=registers_m.address[13] A2=registers_m.address[14] A3=$abc$71324$new_n13710 Z=$abc$71324$new_n13745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13744 A2=$abc$71324$new_n13745 ZN=$abc$71324$new_n13746
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.prefetch_ir_o[62] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13221 B2=bus_control_m.prefetch_ir_o[78] C1=memory_registers_m.An_output[14] C2=$abc$71324$new_n13214 ZN=$abc$71324$new_n13747
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[14] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n13746 ZN=$abc$71324$new_n13748
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3169 A2=$abc$71324$new_n13715 ZN=$abc$71324$new_n13749
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3169 A2=$abc$71324$new_n13715 Z=$abc$71324$new_n13750
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13679 A2=$abc$71324$new_n13749 A3=$abc$71324$new_n13750 ZN=$abc$71324$new_n13751
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13747 A2=$abc$71324$new_n13748 A3=$abc$71324$new_n13751 ZN=$abc$71324$new_n13752
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13740 B=$abc$71324$new_n13743 C=$abc$71324$new_n13752 ZN=$abc$71324$new_n13753
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13729 A3=$abc$71324$new_n13730 B=$abc$71324$new_n13753 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70757
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13724 A2=$abc$71324$new_n13730 ZN=$abc$71324$new_n13755
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[14] A2=$abc$71324$new_n13722 B=$abc$71324$new_n13721 ZN=$abc$71324$new_n13756
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[15] A2=registers_m.offset[30] ZN=$abc$71324$new_n13757
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[15] A2=registers_m.offset[30] Z=$abc$71324$new_n13758
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[15] A2=$abc$71324$new_n13758 ZN=$abc$71324$new_n13759
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[15] A2=$abc$71324$new_n13758 ZN=$abc$71324$new_n13760
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13756 A2=$abc$71324$new_n13760 Z=$abc$71324$new_n13761
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13761 ZN=$abc$71324$new_n13762
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n13755 A2=$abc$71324$new_n13756 A3=$abc$71324$new_n13760 ZN=$abc$71324$new_n13763
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13763 ZN=$abc$71324$new_n13764
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13733 A2=$abc$71324$new_n13735 ZN=$abc$71324$new_n13765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[15] ZN=$abc$71324$new_n13766
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[15] Z=$abc$71324$new_n13767
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[15] A2=$abc$71324$new_n13767 ZN=$abc$71324$new_n13768
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[15] A2=$abc$71324$new_n13767 ZN=$abc$71324$new_n13769
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13733 A2=$abc$71324$new_n13735 B=$abc$71324$new_n13769 ZN=$abc$71324$new_n13770
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13765 A2=$abc$71324$new_n13769 Z=$abc$71324$new_n13771
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13737 A2=$abc$71324$new_n13739 A3=$abc$71324$new_n13771 ZN=$abc$71324$new_n13772
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13739 A2=$abc$71324$new_n13771 ZN=$abc$71324$new_n13773
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13737 A2=$abc$71324$new_n13771 Z=$abc$71324$new_n13774
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13774 ZN=$abc$71324$new_n13775
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n13773 ZN=$abc$71324$new_n13776
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13772 A2=$abc$71324$new_n13774 A3=$abc$71324$new_n13776 ZN=$abc$71324$new_n13777
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3170 A2=$abc$71324$new_n13741 ZN=$abc$71324$new_n13778
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3170 A2=$abc$71324$new_n13741 Z=$abc$71324$new_n13779
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[15] A2=$abc$71324$new_n13745 ZN=$abc$71324$new_n13780
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3170 A2=$abc$71324$new_n13745 ZN=$abc$71324$new_n13781
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.micro_data[19] A3=$abc$71324$new_n13202 ZN=$abc$71324$new_n13782
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=$abc$71324$new_n13222 ZN=$abc$71324$new_n13783
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n13221 ZN=$abc$71324$new_n13784
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[15] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[63] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n13785
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13781 B=$abc$71324$new_n13785 ZN=$abc$71324$new_n13786
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3170 A2=$abc$71324$new_n13750 ZN=$abc$71324$new_n13787
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13778 A2=$abc$71324$new_n13779 B=$abc$71324$new_n13228 ZN=$abc$71324$new_n13788
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[15] A2=$abc$71324$new_n13750 ZN=$abc$71324$new_n13789
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13228 A2=$abc$71324$new_n13789 B=$abc$71324$new_n13788 C=$abc$71324$new_n13244 ZN=$abc$71324$new_n13790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.address[15] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13217 B2=$abc$71324$new_n13789 C=$abc$71324$new_n13786 ZN=$abc$71324$new_n13791
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n13764 A2=$abc$71324$new_n13777 A3=$abc$71324$new_n13790 A4=$abc$71324$new_n13791 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70759
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13757 A2=$abc$71324$new_n13759 ZN=$abc$71324$new_n13793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[16] A2=registers_m.offset[30] ZN=$abc$71324$new_n13794
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[16] A2=registers_m.offset[30] Z=$abc$71324$new_n13795
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[16] A2=$abc$71324$new_n13795 ZN=$abc$71324$new_n13796
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[16] A2=$abc$71324$new_n13795 ZN=$abc$71324$new_n13797
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13797 ZN=$abc$71324$new_n13798
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13793 A2=$abc$71324$new_n13798 ZN=$abc$71324$new_n13799
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13793 A2=$abc$71324$new_n13797 ZN=$abc$71324$new_n13800
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n13727 A2=$abc$71324$new_n13728 B1=$abc$71324$new_n13756 B2=$abc$71324$new_n13760 C=$abc$71324$new_n13725 ZN=$abc$71324$new_n13801
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n13762 A2=$abc$71324$new_n13801 Z=$abc$71324$new_n13802
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13762 A2=$abc$71324$new_n13800 A3=$abc$71324$new_n13801 ZN=$abc$71324$new_n13803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13800 A2=$abc$71324$new_n13802 B=$abc$71324$new_n13803 C=$abc$71324$new_n13204 ZN=$abc$71324$new_n13804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13766 A2=$abc$71324$new_n13768 ZN=$abc$71324$new_n13805
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13805 ZN=$abc$71324$new_n13806
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[30] A2=registers_m.index[16] ZN=$abc$71324$new_n13807
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[30] A2=registers_m.index[16] Z=$abc$71324$new_n13808
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13807 A2=$abc$71324$new_n13808 ZN=$abc$71324$new_n13809
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[16] A2=$abc$71324$new_n13809 ZN=$abc$71324$new_n13810
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13805 A2=$abc$71324$new_n13810 Z=$abc$71324$new_n13811
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13811 ZN=$abc$71324$new_n13812
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$71324$new_n13770 A2=$abc$71324$new_n13773 A3=$abc$71324$new_n13775 A4=$abc$71324$new_n13812 Z=$abc$71324$new_n13813
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13770 A2=$abc$71324$new_n13773 A3=$abc$71324$new_n13775 B=$abc$71324$new_n13812 ZN=$abc$71324$new_n13814
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13813 A2=$abc$71324$new_n13814 ZN=$abc$71324$new_n13815
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[16] A2=$abc$71324$new_n13778 Z=$abc$71324$new_n13816
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[16] A2=$abc$71324$new_n13778 ZN=$abc$71324$new_n13817
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13816 A2=$abc$71324$new_n13817 ZN=$abc$71324$new_n13818
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[16] A2=$abc$71324$new_n13787 Z=$abc$71324$new_n13819
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[16] A2=$abc$71324$new_n13787 B=$abc$71324$new_n13679 ZN=$abc$71324$new_n13820
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13819 A2=$abc$71324$new_n13820 ZN=$abc$71324$new_n13821
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[16] A2=$abc$71324$new_n13780 Z=$abc$71324$new_n13822
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[64] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n13822 ZN=$abc$71324$new_n13823
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.address[16] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13214 B2=memory_registers_m.An_output[16] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n13824
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13823 A2=$abc$71324$new_n13824 ZN=$abc$71324$new_n13825
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13328 A2=$abc$71324$new_n13818 B=$abc$71324$new_n13821 C=$abc$71324$new_n13825 ZN=$abc$71324$new_n13826
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n13815 B=$abc$71324$new_n13826 C=$abc$71324$new_n13804 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70761
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13799 A2=$abc$71324$new_n13803 ZN=$abc$71324$new_n13828
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[17] A2=registers_m.offset[30] ZN=$abc$71324$new_n13829
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[17] A2=registers_m.offset[30] Z=$abc$71324$new_n13830
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13829 A2=$abc$71324$new_n13830 ZN=$abc$71324$new_n13831
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[17] A2=$abc$71324$new_n13831 ZN=$abc$71324$new_n13832
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13794 A2=$abc$71324$new_n13796 A3=$abc$71324$new_n13832 Z=$abc$71324$new_n13833
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13794 A2=$abc$71324$new_n13796 B=$abc$71324$new_n13832 ZN=$abc$71324$new_n13834
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13834 ZN=$abc$71324$new_n13835
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13833 A2=$abc$71324$new_n13834 ZN=$abc$71324$new_n13836
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13828 A2=$abc$71324$new_n13836 ZN=$abc$71324$new_n13837
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[16] A2=$abc$71324$new_n13809 B=$abc$71324$new_n13808 ZN=$abc$71324$new_n13838
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[17] ZN=$abc$71324$new_n13839
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[17] Z=$abc$71324$new_n13840
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[17] A2=$abc$71324$new_n13840 ZN=$abc$71324$new_n13841
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[17] A2=$abc$71324$new_n13840 ZN=$abc$71324$new_n13842
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13838 A2=$abc$71324$new_n13842 ZN=$abc$71324$new_n13843
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13838 A2=$abc$71324$new_n13842 ZN=$abc$71324$new_n13844
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13806 A2=$abc$71324$new_n13810 B=$abc$71324$new_n13814 C=$abc$71324$new_n13844 ZN=$abc$71324$new_n13845
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13814 A2=$abc$71324$new_n13844 ZN=$abc$71324$new_n13846
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13814 A2=$abc$71324$new_n13844 Z=$abc$71324$new_n13847
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n13806 A2=$abc$71324$new_n13810 A3=$abc$71324$new_n13844 Z=$abc$71324$new_n13848
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13848 ZN=$abc$71324$new_n13849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13845 A3=$abc$71324$new_n13847 A4=$abc$71324$new_n13848 ZN=$abc$71324$new_n13850
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n13816 I1=$abc$71324$new_n13819 S=$abc$71324$new_n13227 Z=$abc$71324$new_n13851
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[17] A2=$abc$71324$new_n13851 Z=$abc$71324$new_n13852
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[17] A2=$abc$71324$new_n13819 ZN=$abc$71324$new_n13853
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[17] A2=$abc$71324$new_n13819 Z=$abc$71324$new_n13854
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13853 A2=$abc$71324$new_n13854 ZN=$abc$71324$new_n13855
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.address[15] A2=registers_m.address[16] A3=$abc$71324$new_n13745 ZN=$abc$71324$new_n13856
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13856 ZN=$abc$71324$new_n13857
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.address[13] A2=registers_m.address[14] A3=registers_m.address[15] A4=registers_m.address[16] ZN=$abc$71324$new_n13858
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[17] A2=$abc$71324$new_n13856 ZN=$abc$71324$new_n13859
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.address[17] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13214 B2=memory_registers_m.An_output[17] C1=$abc$71324$new_n13219 C2=bus_control_m.prefetch_ir_o[65] ZN=$abc$71324$new_n13860
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13859 B=$abc$71324$new_n13860 C=$abc$71324$new_n13784 ZN=$abc$71324$new_n13861
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13244 A2=$abc$71324$new_n13852 B1=$abc$71324$new_n13855 B2=$abc$71324$new_n13217 C=$abc$71324$new_n13861 ZN=$abc$71324$new_n13862
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13837 B=$abc$71324$new_n13850 C=$abc$71324$new_n13862 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70763
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[17] A2=$abc$71324$new_n13831 B=$abc$71324$new_n13830 ZN=$abc$71324$new_n13864
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[18] A2=registers_m.offset[30] ZN=$abc$71324$new_n13865
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[18] A2=registers_m.offset[30] Z=$abc$71324$new_n13866
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[18] A2=$abc$71324$new_n13866 ZN=$abc$71324$new_n13867
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[18] A2=$abc$71324$new_n13866 ZN=$abc$71324$new_n13868
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13864 A2=$abc$71324$new_n13868 ZN=$abc$71324$new_n13869
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13864 A2=$abc$71324$new_n13868 ZN=$abc$71324$new_n13870
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13799 A2=$abc$71324$new_n13803 A3=$abc$71324$new_n13835 Z=$abc$71324$new_n13871
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13833 A2=$abc$71324$new_n13870 A3=$abc$71324$new_n13871 ZN=$abc$71324$new_n13872
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13833 A2=$abc$71324$new_n13871 B=$abc$71324$new_n13870 ZN=$abc$71324$new_n13873
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13872 ZN=$abc$71324$new_n13874
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13873 A2=$abc$71324$new_n13874 ZN=$abc$71324$new_n13875
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13838 A2=$abc$71324$new_n13842 B=$abc$71324$new_n13847 C=$abc$71324$new_n13848 ZN=$abc$71324$new_n13876
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13839 A2=$abc$71324$new_n13841 ZN=$abc$71324$new_n13877
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[18] ZN=$abc$71324$new_n13878
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[18] Z=$abc$71324$new_n13879
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[18] A2=$abc$71324$new_n13879 ZN=$abc$71324$new_n13880
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[18] A2=$abc$71324$new_n13879 Z=$abc$71324$new_n13881
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13877 A2=$abc$71324$new_n13881 ZN=$abc$71324$new_n13882
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13877 A2=$abc$71324$new_n13881 ZN=$abc$71324$new_n13883
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13883 ZN=$abc$71324$new_n13884
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13843 A2=$abc$71324$new_n13846 A3=$abc$71324$new_n13849 B=$abc$71324$new_n13884 ZN=$abc$71324$new_n13885
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13876 A2=$abc$71324$new_n13884 ZN=$abc$71324$new_n13886
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.address[17] A2=registers_m.address[18] A3=$abc$71324$new_n13816 Z=$abc$71324$new_n13887
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[17] A2=$abc$71324$new_n13816 B=registers_m.address[18] ZN=$abc$71324$new_n13888
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n13887 A3=$abc$71324$new_n13888 ZN=$abc$71324$new_n13889
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[18] A2=$abc$71324$new_n13854 Z=$abc$71324$new_n13890
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[18] A2=$abc$71324$new_n13854 B=$abc$71324$new_n13679 ZN=$abc$71324$new_n13891
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[17] A2=$abc$71324$new_n13857 B=registers_m.address[18] ZN=$abc$71324$new_n13892
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[17] A2=registers_m.address[18] ZN=$abc$71324$new_n13893
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13856 A2=$abc$71324$new_n13893 ZN=$abc$71324$new_n13894
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13892 A2=$abc$71324$new_n13894 ZN=$abc$71324$new_n13895
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13225 A2=$abc$71324$new_n13895 ZN=$abc$71324$new_n13896
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[18] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[66] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n13897
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13890 A2=$abc$71324$new_n13891 B=$abc$71324$new_n13896 C=$abc$71324$new_n13897 ZN=$abc$71324$new_n13898
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[18] A2=$abc$71324$new_n13212 B=$abc$71324$new_n13889 C=$abc$71324$new_n13898 ZN=$abc$71324$new_n13899
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n13886 B=$abc$71324$new_n13899 C=$abc$71324$new_n13875 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70765
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13869 A2=$abc$71324$new_n13872 ZN=$abc$71324$new_n13901
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13865 A2=$abc$71324$new_n13867 ZN=$abc$71324$new_n13902
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[19] A2=registers_m.offset[30] ZN=$abc$71324$new_n13903
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[19] A2=registers_m.offset[30] Z=$abc$71324$new_n13904
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[19] A2=$abc$71324$new_n13904 ZN=$abc$71324$new_n13905
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[19] A2=$abc$71324$new_n13904 ZN=$abc$71324$new_n13906
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13906 ZN=$abc$71324$new_n13907
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13865 A2=$abc$71324$new_n13867 A3=$abc$71324$new_n13906 ZN=$abc$71324$new_n13908
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13902 A2=$abc$71324$new_n13907 ZN=$abc$71324$new_n13909
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13908 A2=$abc$71324$new_n13909 ZN=$abc$71324$new_n13910
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13901 A2=$abc$71324$new_n13910 B=$abc$71324$new_n13205 ZN=$abc$71324$new_n13911
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13901 A2=$abc$71324$new_n13910 B=$abc$71324$new_n13911 ZN=$abc$71324$new_n13912
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13878 A2=$abc$71324$new_n13880 ZN=$abc$71324$new_n13913
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[19] ZN=$abc$71324$new_n13914
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[19] Z=$abc$71324$new_n13915
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[19] A2=$abc$71324$new_n13915 ZN=$abc$71324$new_n13916
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[19] A2=$abc$71324$new_n13915 ZN=$abc$71324$new_n13917
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13878 A2=$abc$71324$new_n13880 B=$abc$71324$new_n13917 ZN=$abc$71324$new_n13918
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13913 A2=$abc$71324$new_n13917 Z=$abc$71324$new_n13919
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13885 A2=$abc$71324$new_n13919 ZN=$abc$71324$new_n13920
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13882 A2=$abc$71324$new_n13885 A3=$abc$71324$new_n13919 ZN=$abc$71324$new_n13921
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13882 A2=$abc$71324$new_n13919 ZN=$abc$71324$new_n13922
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n13920 A3=$abc$71324$new_n13922 ZN=$abc$71324$new_n13923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n13887 I1=$abc$71324$new_n13890 S=$abc$71324$new_n13227 Z=$abc$71324$new_n13924
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[19] A2=$abc$71324$new_n13924 ZN=$abc$71324$new_n13925
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[19] A2=$abc$71324$new_n13890 Z=$abc$71324$new_n13926
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[19] A2=$abc$71324$new_n13894 ZN=$abc$71324$new_n13927
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[19] A2=$abc$71324$new_n13894 Z=$abc$71324$new_n13928
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An_output[19] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[67] ZN=$abc$71324$new_n13929
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13928 B=$abc$71324$new_n13929 C=$abc$71324$new_n13784 ZN=$abc$71324$new_n13930
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.address[19] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13217 B2=$abc$71324$new_n13926 C=$abc$71324$new_n13930 ZN=$abc$71324$new_n13931
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13245 A2=$abc$71324$new_n13925 B=$abc$71324$new_n13931 ZN=$abc$71324$new_n13932
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13921 A2=$abc$71324$new_n13923 B=$abc$71324$new_n13932 ZN=$abc$71324$new_n13933
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13912 A2=$abc$71324$new_n13933 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70767
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13903 A2=$abc$71324$new_n13905 ZN=$abc$71324$new_n13935
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[20] A2=registers_m.offset[30] ZN=$abc$71324$new_n13936
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[20] A2=registers_m.offset[30] Z=$abc$71324$new_n13937
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[20] A2=$abc$71324$new_n13937 ZN=$abc$71324$new_n13938
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[20] A2=$abc$71324$new_n13937 ZN=$abc$71324$new_n13939
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13903 A2=$abc$71324$new_n13905 B=$abc$71324$new_n13939 ZN=$abc$71324$new_n13940
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13935 A2=$abc$71324$new_n13939 Z=$abc$71324$new_n13941
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13869 A2=$abc$71324$new_n13872 B=$abc$71324$new_n13908 ZN=$abc$71324$new_n13942
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13909 A2=$abc$71324$new_n13941 A3=$abc$71324$new_n13942 ZN=$abc$71324$new_n13943
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13909 A2=$abc$71324$new_n13942 B=$abc$71324$new_n13941 ZN=$abc$71324$new_n13944
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n13943 ZN=$abc$71324$new_n13945
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13914 A2=$abc$71324$new_n13916 ZN=$abc$71324$new_n13946
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[20] ZN=$abc$71324$new_n13947
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[20] Z=$abc$71324$new_n13948
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[20] A2=$abc$71324$new_n13948 ZN=$abc$71324$new_n13949
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[20] A2=$abc$71324$new_n13948 Z=$abc$71324$new_n13950
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13946 A2=$abc$71324$new_n13950 ZN=$abc$71324$new_n13951
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n13946 A2=$abc$71324$new_n13950 ZN=$abc$71324$new_n13952
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13952 ZN=$abc$71324$new_n13953
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13918 A2=$abc$71324$new_n13920 A3=$abc$71324$new_n13922 B=$abc$71324$new_n13953 ZN=$abc$71324$new_n13954
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=$abc$71324$new_n13918 A2=$abc$71324$new_n13920 A3=$abc$71324$new_n13922 A4=$abc$71324$new_n13953 Z=$abc$71324$new_n13955
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n13954 A3=$abc$71324$new_n13955 ZN=$abc$71324$new_n13956
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.address[19] A2=registers_m.address[20] A3=$abc$71324$new_n13887 Z=$abc$71324$new_n13957
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[19] A2=$abc$71324$new_n13887 B=registers_m.address[20] ZN=$abc$71324$new_n13958
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n13957 A3=$abc$71324$new_n13958 ZN=$abc$71324$new_n13959
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[19] A2=$abc$71324$new_n13890 B=registers_m.address[20] ZN=$abc$71324$new_n13960
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.address[19] A2=registers_m.address[20] A3=$abc$71324$new_n13890 Z=$abc$71324$new_n13961
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[20] A2=$abc$71324$new_n13927 ZN=$abc$71324$new_n13962
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[20] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n13963
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An_output[20] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[68] ZN=$abc$71324$new_n13964
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13784 A2=$abc$71324$new_n13963 A3=$abc$71324$new_n13964 ZN=$abc$71324$new_n13965
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n13678 A2=$abc$71324$new_n13960 A3=$abc$71324$new_n13961 B1=$abc$71324$new_n13962 B2=$abc$71324$new_n13226 ZN=$abc$71324$new_n13966
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13959 A2=$abc$71324$new_n13965 A3=$abc$71324$new_n13966 ZN=$abc$71324$new_n13967
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13944 A2=$abc$71324$new_n13945 B=$abc$71324$new_n13956 C=$abc$71324$new_n13967 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70769
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13940 A2=$abc$71324$new_n13944 ZN=$abc$71324$new_n13969
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[21] A2=registers_m.offset[30] Z=$abc$71324$new_n13970
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[21] A2=registers_m.offset[30] Z=$abc$71324$new_n13971
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=registers_m.address[21] A2=registers_m.offset[30] A3=registers_m.index[21] ZN=$abc$71324$new_n13972
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13936 A2=$abc$71324$new_n13938 A3=$abc$71324$new_n13972 Z=$abc$71324$new_n13973
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13936 A2=$abc$71324$new_n13938 B=$abc$71324$new_n13972 ZN=$abc$71324$new_n13974
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n13974 ZN=$abc$71324$new_n13975
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13973 A2=$abc$71324$new_n13974 ZN=$abc$71324$new_n13976
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13969 A2=$abc$71324$new_n13976 Z=$abc$71324$new_n13977
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13947 A2=$abc$71324$new_n13949 ZN=$abc$71324$new_n13978
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[21] ZN=$abc$71324$new_n13979
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[21] Z=$abc$71324$new_n13980
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[21] A2=$abc$71324$new_n13980 ZN=$abc$71324$new_n13981
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[21] A2=$abc$71324$new_n13980 ZN=$abc$71324$new_n13982
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13947 A2=$abc$71324$new_n13949 B=$abc$71324$new_n13982 ZN=$abc$71324$new_n13983
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n13978 A2=$abc$71324$new_n13982 Z=$abc$71324$new_n13984
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13951 A2=$abc$71324$new_n13954 A3=$abc$71324$new_n13984 ZN=$abc$71324$new_n13985
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13954 A2=$abc$71324$new_n13984 Z=$abc$71324$new_n13986
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13951 A2=$abc$71324$new_n13984 ZN=$abc$71324$new_n13987
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n13987 ZN=$abc$71324$new_n13988
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13985 A2=$abc$71324$new_n13986 A3=$abc$71324$new_n13988 ZN=$abc$71324$new_n13989
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[21] A2=$abc$71324$new_n13957 Z=$abc$71324$new_n13990
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[21] A2=$abc$71324$new_n13957 B=$abc$71324$new_n13328 ZN=$abc$71324$new_n13991
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13990 A2=$abc$71324$new_n13991 ZN=$abc$71324$new_n13992
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[19] A2=registers_m.address[20] ZN=$abc$71324$new_n13993
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13858 A2=$abc$71324$new_n13893 A3=$abc$71324$new_n13993 ZN=$abc$71324$new_n13994
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n13710 A2=$abc$71324$new_n13994 Z=$abc$71324$new_n13995
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[21] A2=$abc$71324$new_n13995 ZN=$abc$71324$new_n13996
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[21] A2=$abc$71324$new_n13995 Z=$abc$71324$new_n13997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[21] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n13998
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[21] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[69] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n13999
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13997 B=$abc$71324$new_n13998 C=$abc$71324$new_n13999 ZN=$abc$71324$new_n14000
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[21] A2=$abc$71324$new_n13961 ZN=$abc$71324$new_n14001
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[21] A2=$abc$71324$new_n13961 Z=$abc$71324$new_n14002
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13678 A2=$abc$71324$new_n14001 A3=$abc$71324$new_n14002 ZN=$abc$71324$new_n14003
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13992 A2=$abc$71324$new_n14000 A3=$abc$71324$new_n14003 ZN=$abc$71324$new_n14004
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n13977 B=$abc$71324$new_n13989 C=$abc$71324$new_n14004 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[21] A2=$abc$71324$new_n13970 B=$abc$71324$new_n13971 ZN=$abc$71324$new_n14006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[22] A2=registers_m.offset[30] ZN=$abc$71324$new_n14007
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[22] A2=registers_m.offset[30] Z=$abc$71324$new_n14008
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[22] A2=$abc$71324$new_n14008 ZN=$abc$71324$new_n14009
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[22] A2=$abc$71324$new_n14008 ZN=$abc$71324$new_n14010
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14006 A2=$abc$71324$new_n14010 ZN=$abc$71324$new_n14011
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14006 A2=$abc$71324$new_n14010 ZN=$abc$71324$new_n14012
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14012 ZN=$abc$71324$new_n14013
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13969 A2=$abc$71324$new_n13973 B=$abc$71324$new_n13975 ZN=$abc$71324$new_n14014
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14013 A2=$abc$71324$new_n14014 B=$abc$71324$new_n13205 ZN=$abc$71324$new_n14015
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14013 A2=$abc$71324$new_n14014 B=$abc$71324$new_n14015 ZN=$abc$71324$new_n14016
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13983 A2=$abc$71324$new_n13987 ZN=$abc$71324$new_n14017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13979 A2=$abc$71324$new_n13981 ZN=$abc$71324$new_n14018
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[30] A2=registers_m.index[22] ZN=$abc$71324$new_n14019
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.offset[30] A2=registers_m.index[22] Z=$abc$71324$new_n14020
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14019 A2=$abc$71324$new_n14020 ZN=$abc$71324$new_n14021
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[22] A2=$abc$71324$new_n14021 ZN=$abc$71324$new_n14022
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13979 A2=$abc$71324$new_n13981 B=$abc$71324$new_n14022 ZN=$abc$71324$new_n14023
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14018 A2=$abc$71324$new_n14022 Z=$abc$71324$new_n14024
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n13986 A2=$abc$71324$new_n14017 A3=$abc$71324$new_n14024 Z=$abc$71324$new_n14025
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13986 A2=$abc$71324$new_n14017 B=$abc$71324$new_n14024 ZN=$abc$71324$new_n14026
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[22] A2=$abc$71324$new_n13990 Z=$abc$71324$new_n14027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[22] A2=$abc$71324$new_n13990 ZN=$abc$71324$new_n14028
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13328 A2=$abc$71324$new_n14027 A3=$abc$71324$new_n14028 ZN=$abc$71324$new_n14029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3172 A2=$abc$71324$new_n13996 ZN=$abc$71324$new_n14030
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[22] A2=$abc$71324$new_n13996 ZN=$abc$71324$new_n14031
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An_output[22] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[70] ZN=$abc$71324$new_n14032
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n14031 B=$abc$71324$new_n14032 C=$abc$71324$new_n13784 ZN=$abc$71324$new_n14033
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[22] A2=$abc$71324$new_n14002 ZN=$abc$71324$new_n14034
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[22] A2=$abc$71324$new_n14002 ZN=$abc$71324$new_n14035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13679 A2=$abc$71324$new_n14035 ZN=$abc$71324$new_n14036
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14034 A2=$abc$71324$new_n14036 ZN=$abc$71324$new_n14037
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[22] A2=$abc$71324$new_n13212 B=$abc$71324$new_n14033 C=$abc$71324$new_n14037 ZN=$abc$71324$new_n14038
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n14016 A2=$abc$71324$new_n14029 A3=$abc$71324$new_n14038 Z=$abc$71324$new_n14039
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n14025 A3=$abc$71324$new_n14026 B=$abc$71324$new_n14039 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70773
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14013 A2=$abc$71324$new_n14014 B=$abc$71324$new_n14011 ZN=$abc$71324$new_n14041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[23] A2=registers_m.offset[30] ZN=$abc$71324$new_n14042
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[23] A2=registers_m.offset[30] Z=$abc$71324$new_n14043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[23] A2=$abc$71324$new_n14043 ZN=$abc$71324$new_n14044
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[23] A2=$abc$71324$new_n14043 ZN=$abc$71324$new_n14045
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n14007 A2=$abc$71324$new_n14009 A3=$abc$71324$new_n14045 Z=$abc$71324$new_n14046
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14007 A2=$abc$71324$new_n14009 B=$abc$71324$new_n14045 ZN=$abc$71324$new_n14047
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14047 ZN=$abc$71324$new_n14048
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14046 A2=$abc$71324$new_n14047 ZN=$abc$71324$new_n14049
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14041 A2=$abc$71324$new_n14049 Z=$abc$71324$new_n14050
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.pc_valid[22] A2=$abc$71324$new_n14021 B=$abc$71324$new_n14020 ZN=$abc$71324$new_n14051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[23] ZN=$abc$71324$new_n14052
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[23] Z=$abc$71324$new_n14053
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[23] A2=$abc$71324$new_n14053 ZN=$abc$71324$new_n14054
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[23] A2=$abc$71324$new_n14053 ZN=$abc$71324$new_n14055
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14051 A2=$abc$71324$new_n14055 Z=$abc$71324$new_n14056
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n14023 A2=$abc$71324$new_n14026 A3=$abc$71324$new_n14056 ZN=$abc$71324$new_n14057
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14026 A2=$abc$71324$new_n14056 ZN=$abc$71324$new_n14058
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14023 A2=$abc$71324$new_n14056 ZN=$abc$71324$new_n14059
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14058 A3=$abc$71324$new_n14059 ZN=$abc$71324$new_n14060
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[22] A2=registers_m.address[23] A3=$abc$71324$new_n13990 ZN=$abc$71324$new_n14061
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[23] A2=$abc$71324$new_n14028 ZN=$abc$71324$new_n14062
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[22] A2=registers_m.address[23] ZN=$abc$71324$new_n14063
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13996 A2=$abc$71324$new_n14063 ZN=$abc$71324$new_n14064
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[23] A2=$abc$71324$new_n14030 Z=$abc$71324$new_n14065
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[23] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n14066
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[23] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[71] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n14067
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n14065 B=$abc$71324$new_n14066 C=$abc$71324$new_n14067 ZN=$abc$71324$new_n14068
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.address[22] A2=registers_m.address[23] A3=$abc$71324$new_n14002 Z=$abc$71324$new_n14069
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[23] A2=$abc$71324$new_n14035 ZN=$abc$71324$new_n14070
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13328 A2=$abc$71324$new_n14062 B1=$abc$71324$new_n14070 B2=$abc$71324$new_n13679 C=$abc$71324$new_n14068 ZN=$abc$71324$new_n14071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n14050 B1=$abc$71324$new_n14057 B2=$abc$71324$new_n14060 C=$abc$71324$new_n14071 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70775
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14042 A2=$abc$71324$new_n14044 ZN=$abc$71324$new_n14073
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[24] A2=registers_m.offset[30] ZN=$abc$71324$new_n14074
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[24] A2=registers_m.offset[30] Z=$abc$71324$new_n14075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[24] A2=$abc$71324$new_n14075 ZN=$abc$71324$new_n14076
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[24] A2=$abc$71324$new_n14075 Z=$abc$71324$new_n14077
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14073 A2=$abc$71324$new_n14077 ZN=$abc$71324$new_n14078
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14073 A2=$abc$71324$new_n14077 Z=$abc$71324$new_n14079
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14041 A2=$abc$71324$new_n14046 B=$abc$71324$new_n14048 ZN=$abc$71324$new_n14080
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n14079 A2=$abc$71324$new_n14080 Z=$abc$71324$new_n14081
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14079 A2=$abc$71324$new_n14080 ZN=$abc$71324$new_n14082
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n14081 A3=$abc$71324$new_n14082 ZN=$abc$71324$new_n14083
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14051 A2=$abc$71324$new_n14055 B=$abc$71324$new_n14059 ZN=$abc$71324$new_n14084
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14026 A2=$abc$71324$new_n14056 B=$abc$71324$new_n14084 ZN=$abc$71324$new_n14085
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14052 A2=$abc$71324$new_n14054 ZN=$abc$71324$new_n14086
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[24] ZN=$abc$71324$new_n14087
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[24] Z=$abc$71324$new_n14088
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[24] A2=$abc$71324$new_n14088 ZN=$abc$71324$new_n14089
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[24] A2=$abc$71324$new_n14088 Z=$abc$71324$new_n14090
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14086 A2=$abc$71324$new_n14090 ZN=$abc$71324$new_n14091
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14086 A2=$abc$71324$new_n14090 ZN=$abc$71324$new_n14092
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n14085 A2=$abc$71324$new_n14092 Z=$abc$71324$new_n14093
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14085 A2=$abc$71324$new_n14092 Z=$abc$71324$new_n14094
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14094 ZN=$abc$71324$new_n14095
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3173 A2=$abc$71324$new_n14061 ZN=$abc$71324$new_n14096
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3173 A2=$abc$71324$new_n14061 ZN=$abc$71324$new_n14097
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n14097 ZN=$abc$71324$new_n14098
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[24] A2=$abc$71324$new_n14064 ZN=$abc$71324$new_n14099
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.An_output[24] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[72] ZN=$abc$71324$new_n14100
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[24] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n14099 ZN=$abc$71324$new_n14101
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[24] A2=$abc$71324$new_n14069 Z=$abc$71324$new_n14102
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[24] A2=$abc$71324$new_n14069 ZN=$abc$71324$new_n14103
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13679 A2=$abc$71324$new_n14102 A3=$abc$71324$new_n14103 ZN=$abc$71324$new_n14104
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n13784 A2=$abc$71324$new_n14100 A3=$abc$71324$new_n14101 A4=$abc$71324$new_n14104 ZN=$abc$71324$new_n14105
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14096 A2=$abc$71324$new_n14098 B=$abc$71324$new_n14105 ZN=$abc$71324$new_n14106
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14083 A2=$abc$71324$new_n14095 A3=$abc$71324$new_n14106 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70777
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14078 A2=$abc$71324$new_n14082 ZN=$abc$71324$new_n14108
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14074 A2=$abc$71324$new_n14076 ZN=$abc$71324$new_n14109
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[25] A2=registers_m.offset[30] ZN=$abc$71324$new_n14110
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[25] A2=registers_m.offset[30] Z=$abc$71324$new_n14111
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[25] A2=$abc$71324$new_n14111 ZN=$abc$71324$new_n14112
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[25] A2=$abc$71324$new_n14111 Z=$abc$71324$new_n14113
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14109 A2=$abc$71324$new_n14113 ZN=$abc$71324$new_n14114
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14109 A2=$abc$71324$new_n14113 ZN=$abc$71324$new_n14115
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14115 ZN=$abc$71324$new_n14116
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14108 A2=$abc$71324$new_n14116 ZN=$abc$71324$new_n14117
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14108 A2=$abc$71324$new_n14116 ZN=$abc$71324$new_n14118
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14087 A2=$abc$71324$new_n14089 ZN=$abc$71324$new_n14119
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[25] ZN=$abc$71324$new_n14120
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[25] Z=$abc$71324$new_n14121
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[25] A2=$abc$71324$new_n14121 ZN=$abc$71324$new_n14122
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[25] A2=$abc$71324$new_n14121 Z=$abc$71324$new_n14123
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14119 A2=$abc$71324$new_n14123 ZN=$abc$71324$new_n14124
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14124 ZN=$abc$71324$new_n14125
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14119 A2=$abc$71324$new_n14123 ZN=$abc$71324$new_n14126
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14091 A2=$abc$71324$new_n14093 A3=$abc$71324$new_n14126 ZN=$abc$71324$new_n14127
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14091 A2=$abc$71324$new_n14093 B=$abc$71324$new_n14126 ZN=$abc$71324$new_n14128
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n14128 ZN=$abc$71324$new_n14129
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3173 A2=$abc$71324$new_n3175 A3=$abc$71324$new_n14061 ZN=$abc$71324$new_n14130
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[25] A2=$abc$71324$new_n14097 ZN=$abc$71324$new_n14131
.subckt gf180mcu_fd_sc_mcu9t5v0__or4_1 A1=registers_m.address[21] A2=registers_m.address[22] A3=registers_m.address[23] A4=registers_m.address[24] Z=$abc$71324$new_n14132
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3173 A2=$abc$71324$new_n14063 ZN=$abc$71324$new_n14133
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.address[21] A2=$abc$71324$new_n13710 A3=$abc$71324$new_n13994 A4=$abc$71324$new_n14133 ZN=$abc$71324$new_n14134
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.address[25] A2=$abc$71324$new_n13995 A3=$abc$71324$new_n14132 ZN=$abc$71324$new_n14135
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3175 A2=$abc$71324$new_n14134 ZN=$abc$71324$new_n14136
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[25] A2=$abc$71324$new_n13214 ZN=$abc$71324$new_n14137
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.address[25] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n14136 C1=$abc$71324$new_n13219 C2=bus_control_m.prefetch_ir_o[73] ZN=$abc$71324$new_n14138
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3175 A2=$abc$71324$new_n14103 ZN=$abc$71324$new_n14139
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[24] A2=registers_m.address[25] A3=$abc$71324$new_n14069 ZN=$abc$71324$new_n14140
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13679 A2=$abc$71324$new_n14139 A3=$abc$71324$new_n14140 ZN=$abc$71324$new_n14141
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n13784 A2=$abc$71324$new_n14137 A3=$abc$71324$new_n14138 A4=$abc$71324$new_n14141 Z=$abc$71324$new_n14142
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n14130 A3=$abc$71324$new_n14131 B=$abc$71324$new_n14142 ZN=$abc$71324$new_n14143
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14127 A2=$abc$71324$new_n14129 B=$abc$71324$new_n14143 ZN=$abc$71324$new_n14144
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n14118 B=$abc$71324$new_n14144 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70779
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14114 A2=$abc$71324$new_n14117 ZN=$abc$71324$new_n14146
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[26] A2=registers_m.offset[30] ZN=$abc$71324$new_n14147
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[26] A2=registers_m.offset[30] Z=$abc$71324$new_n14148
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[26] A2=$abc$71324$new_n14148 ZN=$abc$71324$new_n14149
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[26] A2=$abc$71324$new_n14148 ZN=$abc$71324$new_n14150
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14110 A2=$abc$71324$new_n14112 B=$abc$71324$new_n14150 ZN=$abc$71324$new_n14151
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n14110 A2=$abc$71324$new_n14112 A3=$abc$71324$new_n14150 Z=$abc$71324$new_n14152
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14151 A2=$abc$71324$new_n14152 ZN=$abc$71324$new_n14153
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14146 A2=$abc$71324$new_n14153 ZN=$abc$71324$new_n14154
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n14146 A2=$abc$71324$new_n14153 Z=$abc$71324$new_n14155
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14125 A2=$abc$71324$new_n14128 ZN=$abc$71324$new_n14156
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[26] ZN=$abc$71324$new_n14157
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[26] Z=$abc$71324$new_n14158
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[26] A2=$abc$71324$new_n14158 ZN=$abc$71324$new_n14159
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.pc_valid[26] A2=$abc$71324$new_n14158 ZN=$abc$71324$new_n14160
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14120 A2=$abc$71324$new_n14122 B=$abc$71324$new_n14160 ZN=$abc$71324$new_n14161
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14161 ZN=$abc$71324$new_n14162
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14120 A2=$abc$71324$new_n14122 A3=$abc$71324$new_n14160 ZN=$abc$71324$new_n14163
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14162 A2=$abc$71324$new_n14163 ZN=$abc$71324$new_n14164
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14156 A2=$abc$71324$new_n14164 ZN=$abc$71324$new_n14165
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n14125 A2=$abc$71324$new_n14128 B=$abc$71324$new_n14162 C=$abc$71324$new_n14163 ZN=$abc$71324$new_n14166
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14165 A3=$abc$71324$new_n14166 ZN=$abc$71324$new_n14167
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[26] A2=$abc$71324$new_n14130 B=$abc$71324$new_n13329 ZN=$abc$71324$new_n14168
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[26] A2=$abc$71324$new_n14130 B=$abc$71324$new_n14168 ZN=$abc$71324$new_n14169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3175 A2=$abc$71324$new_n3176 A3=$abc$71324$new_n14134 ZN=$abc$71324$new_n14170
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3176 A2=$abc$71324$new_n14135 ZN=$abc$71324$new_n14171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[26] A2=$abc$71324$new_n13212 ZN=$abc$71324$new_n14172
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[26] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[74] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n14173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14172 A2=$abc$71324$new_n14173 ZN=$abc$71324$new_n14174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3176 A2=$abc$71324$new_n14140 ZN=$abc$71324$new_n14175
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3176 A2=$abc$71324$new_n14140 ZN=$abc$71324$new_n14176
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n13678 A2=$abc$71324$new_n14176 ZN=$abc$71324$new_n14177
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13225 A2=$abc$71324$new_n14171 B1=$abc$71324$new_n14175 B2=$abc$71324$new_n14177 C=$abc$71324$new_n14174 ZN=$abc$71324$new_n14178
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n14167 A2=$abc$71324$new_n14169 A3=$abc$71324$new_n14178 Z=$abc$71324$new_n14179
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n14154 A3=$abc$71324$new_n14155 B=$abc$71324$new_n14179 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70781
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n14151 A2=$abc$71324$new_n14155 Z=$abc$71324$new_n14181
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[27] A2=registers_m.offset[30] ZN=$abc$71324$new_n14182
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[27] A2=registers_m.offset[30] Z=$abc$71324$new_n14183
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[27] A2=$abc$71324$new_n14183 ZN=$abc$71324$new_n14184
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[27] A2=$abc$71324$new_n14183 ZN=$abc$71324$new_n14185
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14147 A2=$abc$71324$new_n14149 B=$abc$71324$new_n14185 ZN=$abc$71324$new_n14186
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14186 ZN=$abc$71324$new_n14187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14147 A2=$abc$71324$new_n14149 A3=$abc$71324$new_n14185 ZN=$abc$71324$new_n14188
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14187 A2=$abc$71324$new_n14188 ZN=$abc$71324$new_n14189
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14181 A2=$abc$71324$new_n14189 Z=$abc$71324$new_n14190
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14162 A2=$abc$71324$new_n14166 ZN=$abc$71324$new_n14191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14157 A2=$abc$71324$new_n14159 ZN=$abc$71324$new_n14192
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[27] ZN=$abc$71324$new_n14193
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[27] Z=$abc$71324$new_n14194
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[27] A2=$abc$71324$new_n14194 ZN=$abc$71324$new_n14195
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[27] A2=$abc$71324$new_n14194 Z=$abc$71324$new_n14196
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14192 A2=$abc$71324$new_n14196 ZN=$abc$71324$new_n14197
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14197 ZN=$abc$71324$new_n14198
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14192 A2=$abc$71324$new_n14196 ZN=$abc$71324$new_n14199
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14198 A2=$abc$71324$new_n14199 ZN=$abc$71324$new_n14200
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14200 ZN=$abc$71324$new_n14201
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14162 A2=$abc$71324$new_n14166 B=$abc$71324$new_n14201 ZN=$abc$71324$new_n14202
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14191 A2=$abc$71324$new_n14200 ZN=$abc$71324$new_n14203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14162 A2=$abc$71324$new_n14166 A3=$abc$71324$new_n14201 ZN=$abc$71324$new_n14204
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14203 A3=$abc$71324$new_n14204 ZN=$abc$71324$new_n14205
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[26] A2=$abc$71324$new_n14130 B=registers_m.address[27] ZN=$abc$71324$new_n14206
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.address[26] A2=registers_m.address[27] A3=$abc$71324$new_n14130 Z=$abc$71324$new_n14207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n13329 A2=$abc$71324$new_n14206 A3=$abc$71324$new_n14207 ZN=$abc$71324$new_n14208
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[27] A2=$abc$71324$new_n14170 ZN=$abc$71324$new_n14209
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.address[27] A2=$abc$71324$new_n14170 Z=$abc$71324$new_n14210
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14209 A2=$abc$71324$new_n14210 ZN=$abc$71324$new_n14211
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[27] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[75] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n14212
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[27] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n14211 ZN=$abc$71324$new_n14213
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14212 A2=$abc$71324$new_n14213 ZN=$abc$71324$new_n14214
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[27] A2=$abc$71324$new_n14176 ZN=$abc$71324$new_n14215
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[27] A2=$abc$71324$new_n14176 Z=$abc$71324$new_n14216
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14215 A2=$abc$71324$new_n14216 ZN=$abc$71324$new_n14217
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n13679 A2=$abc$71324$new_n14217 B=$abc$71324$new_n14214 C=$abc$71324$new_n14208 ZN=$abc$71324$new_n14218
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n14190 B=$abc$71324$new_n14205 C=$abc$71324$new_n14218 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70783
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14182 A2=$abc$71324$new_n14184 ZN=$abc$71324$new_n14220
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[28] A2=registers_m.offset[30] ZN=$abc$71324$new_n14221
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[28] A2=registers_m.offset[30] Z=$abc$71324$new_n14222
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[28] A2=$abc$71324$new_n14222 ZN=$abc$71324$new_n14223
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.index[28] A2=$abc$71324$new_n14222 Z=$abc$71324$new_n14224
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14220 A2=$abc$71324$new_n14224 ZN=$abc$71324$new_n14225
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14220 A2=$abc$71324$new_n14224 ZN=$abc$71324$new_n14226
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14226 ZN=$abc$71324$new_n14227
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14181 A2=$abc$71324$new_n14188 ZN=$abc$71324$new_n14228
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14187 A2=$abc$71324$new_n14226 A3=$abc$71324$new_n14228 ZN=$abc$71324$new_n14229
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n14181 A2=$abc$71324$new_n14186 B=$abc$71324$new_n14188 C=$abc$71324$new_n14227 ZN=$abc$71324$new_n14230
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14229 A2=$abc$71324$new_n14230 ZN=$abc$71324$new_n14231
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14193 A2=$abc$71324$new_n14195 ZN=$abc$71324$new_n14232
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[28] ZN=$abc$71324$new_n14233
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[28] Z=$abc$71324$new_n14234
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[28] A2=$abc$71324$new_n14234 ZN=$abc$71324$new_n14235
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[28] A2=$abc$71324$new_n14234 Z=$abc$71324$new_n14236
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14232 A2=$abc$71324$new_n14236 ZN=$abc$71324$new_n14237
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14232 A2=$abc$71324$new_n14236 ZN=$abc$71324$new_n14238
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14238 ZN=$abc$71324$new_n14239
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14198 A2=$abc$71324$new_n14202 B=$abc$71324$new_n14239 ZN=$abc$71324$new_n14240
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14197 A2=$abc$71324$new_n14203 A3=$abc$71324$new_n14238 ZN=$abc$71324$new_n14241
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14240 A3=$abc$71324$new_n14241 ZN=$abc$71324$new_n14242
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[28] A2=$abc$71324$new_n14207 ZN=$abc$71324$new_n14243
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[28] A2=$abc$71324$new_n14207 Z=$abc$71324$new_n14244
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[28] A2=$abc$71324$new_n14210 ZN=$abc$71324$new_n14245
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[28] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[76] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n14246
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[28] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n14245 ZN=$abc$71324$new_n14247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14246 A2=$abc$71324$new_n14247 ZN=$abc$71324$new_n14248
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[28] A2=$abc$71324$new_n14216 ZN=$abc$71324$new_n14249
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[28] A2=$abc$71324$new_n14216 Z=$abc$71324$new_n14250
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13328 A2=$abc$71324$new_n14244 B1=$abc$71324$new_n14250 B2=$abc$71324$new_n13679 C=$abc$71324$new_n14248 ZN=$abc$71324$new_n14251
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n14231 B=$abc$71324$new_n14242 C=$abc$71324$new_n14251 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70785
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n14225 A2=$abc$71324$new_n14230 Z=$abc$71324$new_n14253
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[29] A2=registers_m.offset[30] ZN=$abc$71324$new_n14254
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.address[29] A2=registers_m.offset[30] Z=$abc$71324$new_n14255
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14254 A2=$abc$71324$new_n14255 ZN=$abc$71324$new_n14256
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.index[29] A2=$abc$71324$new_n14256 ZN=$abc$71324$new_n14257
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14221 A2=$abc$71324$new_n14223 B=$abc$71324$new_n14257 ZN=$abc$71324$new_n14258
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14258 ZN=$abc$71324$new_n14259
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n14221 A2=$abc$71324$new_n14223 A3=$abc$71324$new_n14257 Z=$abc$71324$new_n14260
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14258 A2=$abc$71324$new_n14260 ZN=$abc$71324$new_n14261
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14253 A2=$abc$71324$new_n14261 ZN=$abc$71324$new_n14262
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n14262 ZN=$abc$71324$new_n14263
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14237 A2=$abc$71324$new_n14240 ZN=$abc$71324$new_n14264
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14233 A2=$abc$71324$new_n14235 ZN=$abc$71324$new_n14265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[29] ZN=$abc$71324$new_n14266
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[29] Z=$abc$71324$new_n14267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[29] A2=$abc$71324$new_n14267 ZN=$abc$71324$new_n14268
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.pc_valid[29] A2=$abc$71324$new_n14267 Z=$abc$71324$new_n14269
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14265 A2=$abc$71324$new_n14269 ZN=$abc$71324$new_n14270
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14237 A2=$abc$71324$new_n14240 B=$abc$71324$new_n14270 ZN=$abc$71324$new_n14271
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14264 A2=$abc$71324$new_n14270 Z=$abc$71324$new_n14272
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3178 A2=$abc$71324$new_n14243 ZN=$abc$71324$new_n14273
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[29] A2=$abc$71324$new_n14243 ZN=$abc$71324$new_n14274
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[28] A2=$abc$71324$new_n14210 ZN=$abc$71324$new_n14275
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.address[28] A2=registers_m.address[29] A3=$abc$71324$new_n14210 ZN=$abc$71324$new_n14276
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3178 A2=$abc$71324$new_n14275 ZN=$abc$71324$new_n14277
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[77] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13225 B2=$abc$71324$new_n14277 ZN=$abc$71324$new_n14278
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.address[29] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13214 B2=memory_registers_m.An_output[29] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n14279
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14278 A2=$abc$71324$new_n14279 ZN=$abc$71324$new_n14280
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.address[28] A2=registers_m.address[29] A3=$abc$71324$new_n14216 ZN=$abc$71324$new_n14281
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[29] A2=$abc$71324$new_n14249 ZN=$abc$71324$new_n14282
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13328 A2=$abc$71324$new_n14274 B1=$abc$71324$new_n14282 B2=$abc$71324$new_n13679 C=$abc$71324$new_n14280 ZN=$abc$71324$new_n14283
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13242 A2=$abc$71324$new_n14272 B=$abc$71324$new_n14283 C=$abc$71324$new_n14263 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70787
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.index[29] A2=$abc$71324$new_n14256 B=$abc$71324$new_n14255 ZN=$abc$71324$new_n14285
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.address[30] A2=registers_m.offset[30] ZN=$abc$71324$new_n14286
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[30] A2=registers_m.offset[30] ZN=$abc$71324$new_n14287
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=registers_m.address[30] A2=registers_m.offset[30] A3=registers_m.index[30] ZN=$abc$71324$new_n14288
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14285 A2=$abc$71324$new_n14288 Z=$abc$71324$new_n14289
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14253 A2=$abc$71324$new_n14259 B=$abc$71324$new_n14260 ZN=$abc$71324$new_n14290
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14289 A2=$abc$71324$new_n14290 ZN=$abc$71324$new_n14291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14289 A2=$abc$71324$new_n14290 ZN=$abc$71324$new_n14292
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13204 A2=$abc$71324$new_n14292 ZN=$abc$71324$new_n14293
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14265 A2=$abc$71324$new_n14269 B=$abc$71324$new_n14271 ZN=$abc$71324$new_n14294
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14266 A2=$abc$71324$new_n14268 ZN=$abc$71324$new_n14295
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.offset[30] A2=registers_m.index[30] ZN=$abc$71324$new_n14296
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=registers_m.index[30] ZN=$abc$71324$new_n14297
.subckt gf180mcu_fd_sc_mcu9t5v0__xor3_1 A1=registers_m.offset[30] A2=registers_m.index[30] A3=registers_m.pc_valid[30] Z=$abc$71324$new_n14298
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14295 A2=$abc$71324$new_n14298 ZN=$abc$71324$new_n14299
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14295 A2=$abc$71324$new_n14298 ZN=$abc$71324$new_n14300
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=$abc$71324$new_n14294 A2=$abc$71324$new_n14300 Z=$abc$71324$new_n14301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14301 ZN=$abc$71324$new_n14302
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[30] A2=$abc$71324$new_n14273 B=$abc$71324$new_n13227 ZN=$abc$71324$new_n14303
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address[30] A2=$abc$71324$new_n14273 B=$abc$71324$new_n14303 ZN=$abc$71324$new_n14304
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=registers_m.address[28] A2=registers_m.address[29] A3=registers_m.address[30] A4=$abc$71324$new_n14216 ZN=$abc$71324$new_n14305
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[30] A2=$abc$71324$new_n14281 ZN=$abc$71324$new_n14306
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13227 A2=$abc$71324$new_n14306 ZN=$abc$71324$new_n14307
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14304 A2=$abc$71324$new_n14307 B=$abc$71324$new_n13245 ZN=$abc$71324$new_n14308
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13217 A2=$abc$71324$new_n14306 ZN=$abc$71324$new_n14309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.address[28] A2=registers_m.address[29] A3=registers_m.address[30] A4=$abc$71324$new_n14210 ZN=$abc$71324$new_n14310
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[30] A2=$abc$71324$new_n14276 ZN=$abc$71324$new_n14311
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=memory_registers_m.An_output[30] A2=$abc$71324$new_n13214 B1=$abc$71324$new_n13219 B2=bus_control_m.prefetch_ir_o[78] C=$abc$71324$new_n13783 ZN=$abc$71324$new_n14312
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n14311 B=$abc$71324$new_n14312 C=$abc$71324$new_n14309 ZN=$abc$71324$new_n14313
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[30] A2=$abc$71324$new_n13212 B=$abc$71324$new_n14308 C=$abc$71324$new_n14313 ZN=$abc$71324$new_n14314
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n14291 A2=$abc$71324$new_n14293 B=$abc$71324$new_n14302 C=$abc$71324$new_n14314 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70789
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14285 A2=$abc$71324$new_n14288 B=$abc$71324$new_n14292 ZN=$abc$71324$new_n14316
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3287 A2=$abc$71324$new_n14286 B=$abc$71324$new_n14287 ZN=$abc$71324$new_n14317
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[30] A2=registers_m.index[31] Z=$abc$71324$new_n14318
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[31] A2=$abc$71324$new_n14318 Z=$abc$71324$new_n14319
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n14316 A2=$abc$71324$new_n14317 A3=$abc$71324$new_n14319 ZN=$abc$71324$new_n14320
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14294 A2=$abc$71324$new_n14300 B=$abc$71324$new_n14299 ZN=$abc$71324$new_n14321
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3288 A2=$abc$71324$new_n14296 B=$abc$71324$new_n14297 ZN=$abc$71324$new_n14322
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=registers_m.pc_valid[31] A2=$abc$71324$new_n14318 A3=$abc$71324$new_n14322 ZN=$abc$71324$new_n14323
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14321 A2=$abc$71324$new_n14323 ZN=$abc$71324$new_n14324
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n13241 A2=$abc$71324$new_n14324 ZN=$abc$71324$new_n14325
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13227 A2=$abc$71324$new_n14305 B=$abc$71324$new_n14303 ZN=$abc$71324$new_n14326
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.address[31] A2=$abc$71324$new_n14326 Z=$abc$71324$new_n14327
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[31] A2=$abc$71324$new_n14305 ZN=$abc$71324$new_n14328
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.address[31] A2=$abc$71324$new_n14310 ZN=$abc$71324$new_n14329
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.address[31] A2=$abc$71324$new_n13212 B1=$abc$71324$new_n13214 B2=memory_registers_m.An_output[31] ZN=$abc$71324$new_n14330
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n14329 B=$abc$71324$new_n14330 C=$abc$71324$new_n13782 ZN=$abc$71324$new_n14331
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n13244 A2=$abc$71324$new_n14327 B1=$abc$71324$new_n14328 B2=$abc$71324$new_n13217 C=$abc$71324$new_n14331 ZN=$abc$71324$new_n14332
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n13205 A2=$abc$71324$new_n14320 B=$abc$71324$new_n14325 C=$abc$71324$new_n14332 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70791
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[16] A2=$abc$71324$new_n3258 ZN=$abc$71324$new_n14334
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14334 Z=$abc$71324$new_n14335
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14334 ZN=$abc$71324$new_n14336
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[16] A2=memory_registers_m.micro_data[15] ZN=$abc$71324$new_n14337
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14337 ZN=$abc$71324$new_n14338
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n9994 A2=$abc$71324$new_n14334 ZN=$abc$71324$new_n14339
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14339 B=$abc$71324$new_n14338 ZN=$abc$71324$new_n14340
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14337 ZN=$abc$71324$new_n14341
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14337 Z=$abc$71324$new_n14342
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14342 ZN=$abc$71324$new_n14343
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[17] A2=memory_registers_m.micro_data[16] ZN=$abc$71324$new_n14344
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[15] A2=$abc$71324$new_n14344 ZN=$abc$71324$new_n14345
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[6] A2=$abc$71324$new_n14335 ZN=$abc$71324$new_n14346
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7520 A2=$abc$71324$new_n14335 A3=$abc$71324$new_n14345 B=$abc$71324$new_n14346 ZN=$abc$71324$new_n14347
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[17] A2=memory_registers_m.micro_data[16] A3=$abc$71324$new_n3258 ZN=$abc$71324$new_n14348
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14348 ZN=$abc$71324$new_n14349
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n14342 A2=$abc$71324$new_n14347 B1=$abc$71324$new_n14348 B2=registers_m.operand1[6] C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14350
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3041 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14350 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70793
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7525 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14352
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3098 A2=$abc$71324$new_n14335 B=$abc$71324$new_n14343 ZN=$abc$71324$new_n14353
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[7] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14352 B2=$abc$71324$new_n14353 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14354
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3040 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14354 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70795
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7530 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14356
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14356 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14357
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3043 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14357 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70797
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7536 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14359
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[9] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14359 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14360
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3042 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14360 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70799
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7541 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14362
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[10] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14362 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14363
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3045 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14363 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70801
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7546 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14365
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[11] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14365 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14366
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3044 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14366 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70803
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7552 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14368
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[12] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14368 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14369
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3047 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14369 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70805
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[15] A2=$abc$71324$new_n14344 B=$abc$71324$new_n7556 ZN=$abc$71324$new_n14371
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14336 A2=$abc$71324$new_n14371 ZN=$abc$71324$new_n14372
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[13] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14372 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14373
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3046 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14373 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70807
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n7561 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14375
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14375 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14376
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3048 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14376 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70809
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand2[15] A2=$abc$71324$new_n4293 ZN=$abc$71324$new_n14378
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n4294 A2=$abc$71324$new_n14378 B=$abc$71324$new_n14345 ZN=$abc$71324$new_n14379
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14335 A2=$abc$71324$new_n14379 B=$abc$71324$new_n14353 ZN=$abc$71324$new_n14380
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n14348 B=$abc$71324$new_n14340 ZN=$abc$71324$new_n14381
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3004 A2=$abc$71324$new_n14340 B1=$abc$71324$new_n14380 B2=$abc$71324$new_n14381 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70811
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[16] A2=$abc$71324$new_n4294 ZN=$abc$71324$new_n14383
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3094 A2=$abc$71324$new_n4294 ZN=$abc$71324$new_n14384
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14384 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14385
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[16] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14385 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14386
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3094 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14386 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70813
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[17] A2=$abc$71324$new_n14383 ZN=$abc$71324$new_n14388
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14388 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14389
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[17] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14389 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14390
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3092 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14390 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70815
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=registers_m.operand2[18] A2=registers_m.operand2[17] A3=registers_m.operand2[16] A4=$abc$71324$new_n4294 ZN=$abc$71324$new_n14392
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3092 A2=$abc$71324$new_n14383 B=$abc$71324$new_n3090 ZN=$abc$71324$new_n14393
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14392 A2=$abc$71324$new_n14393 ZN=$abc$71324$new_n14394
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14394 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14395
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[18] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14395 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14396
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3090 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14396 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70817
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3088 A2=$abc$71324$new_n14392 ZN=$abc$71324$new_n14398
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[19] A2=$abc$71324$new_n14392 ZN=$abc$71324$new_n14399
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14399 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14400
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[19] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14400 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14401
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3088 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14401 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70819
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[20] A2=$abc$71324$new_n14398 ZN=$abc$71324$new_n14403
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3086 A2=$abc$71324$new_n14398 ZN=$abc$71324$new_n14404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14404 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14405
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[20] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14405 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14406
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3086 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14406 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70821
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[21] A2=registers_m.operand2[20] A3=$abc$71324$new_n14398 ZN=$abc$71324$new_n14408
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3084 A2=$abc$71324$new_n14403 ZN=$abc$71324$new_n14409
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14408 A2=$abc$71324$new_n14409 ZN=$abc$71324$new_n14410
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14410 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14411
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[21] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14411 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14412
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3084 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14412 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70823
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3082 A2=$abc$71324$new_n14408 ZN=$abc$71324$new_n14414
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[22] A2=$abc$71324$new_n14408 ZN=$abc$71324$new_n14415
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14415 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14416
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[22] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14416 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14417
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3082 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14417 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70825
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[23] A2=$abc$71324$new_n14414 ZN=$abc$71324$new_n14419
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3080 A2=$abc$71324$new_n14414 ZN=$abc$71324$new_n14420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14420 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14421
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[23] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14421 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14422
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3080 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14422 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70827
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[24] A2=registers_m.operand2[23] A3=$abc$71324$new_n14414 ZN=$abc$71324$new_n14424
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3078 A2=$abc$71324$new_n14419 ZN=$abc$71324$new_n14425
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14424 A2=$abc$71324$new_n14425 ZN=$abc$71324$new_n14426
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14426 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14427
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[24] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14427 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14428
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3078 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14428 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70829
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3076 A2=$abc$71324$new_n14424 ZN=$abc$71324$new_n14430
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[25] A2=$abc$71324$new_n14424 ZN=$abc$71324$new_n14431
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14431 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14432
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[25] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14432 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14433
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3076 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14433 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70831
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[26] A2=$abc$71324$new_n14430 ZN=$abc$71324$new_n14435
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3074 A2=$abc$71324$new_n14430 ZN=$abc$71324$new_n14436
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14436 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14437
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[26] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14437 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14438
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3074 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14438 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70833
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[27] A2=registers_m.operand2[26] A3=$abc$71324$new_n14430 ZN=$abc$71324$new_n14440
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3072 A2=$abc$71324$new_n14435 ZN=$abc$71324$new_n14441
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14440 A2=$abc$71324$new_n14441 ZN=$abc$71324$new_n14442
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14442 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14443
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[27] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14443 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14444
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3072 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14444 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70835
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3070 A2=$abc$71324$new_n14440 ZN=$abc$71324$new_n14446
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[28] A2=$abc$71324$new_n14440 ZN=$abc$71324$new_n14447
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14447 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14448
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[28] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14448 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14449
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3070 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14449 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70837
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[29] A2=$abc$71324$new_n14446 ZN=$abc$71324$new_n14451
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3068 A2=$abc$71324$new_n14446 ZN=$abc$71324$new_n14452
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14452 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14453
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[29] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14453 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14454
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3068 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14454 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70839
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=registers_m.operand2[30] A2=registers_m.operand2[29] A3=$abc$71324$new_n14446 ZN=$abc$71324$new_n14456
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3066 A2=$abc$71324$new_n14451 ZN=$abc$71324$new_n14457
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14456 A2=$abc$71324$new_n14457 ZN=$abc$71324$new_n14458
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14458 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14459
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[30] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14459 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14460
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3066 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14460 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70841
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=registers_m.operand2[31] A2=$abc$71324$new_n14456 ZN=$abc$71324$new_n14462
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14345 A2=$abc$71324$new_n14462 B=$abc$71324$new_n14336 ZN=$abc$71324$new_n14463
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.operand1[31] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14353 B2=$abc$71324$new_n14463 C=$abc$71324$new_n14340 ZN=$abc$71324$new_n14464
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3063 A2=$abc$71324$new_n14340 B=$abc$71324$new_n14464 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70843
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[1] I1=registers_m.pc_valid[1] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70845
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[2] I1=registers_m.pc_valid[2] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70847
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.pc_valid[3] A2=registers_m.pc_next[0] ZN=$abc$71324$new_n14468
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.pc_next[0] A2=$abc$71324$new_n12891 B=$abc$71324$new_n14468 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70849
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[4] I1=registers_m.pc_valid[4] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70851
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[5] I1=registers_m.pc_valid[5] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70853
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[6] I1=registers_m.pc_valid[6] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70855
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[7] I1=registers_m.pc_valid[7] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70857
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[8] I1=registers_m.pc_valid[8] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70859
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[9] I1=registers_m.pc_valid[9] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70861
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[10] I1=registers_m.pc_valid[10] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70863
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[11] I1=registers_m.pc_valid[11] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70865
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[12] I1=registers_m.pc_valid[12] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70867
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[13] I1=registers_m.pc_valid[13] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70869
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[14] I1=registers_m.pc_valid[14] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70871
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[15] I1=registers_m.pc_valid[15] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70873
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[16] I1=registers_m.pc_valid[16] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70875
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[17] I1=registers_m.pc_valid[17] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70877
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[18] I1=registers_m.pc_valid[18] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70879
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[19] I1=registers_m.pc_valid[19] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70881
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[20] I1=registers_m.pc_valid[20] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70883
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[21] I1=registers_m.pc_valid[21] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70885
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[22] I1=registers_m.pc_valid[22] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70887
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[23] I1=registers_m.pc_valid[23] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70889
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[24] I1=registers_m.pc_valid[24] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70891
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[25] I1=registers_m.pc_valid[25] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70893
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[26] I1=registers_m.pc_valid[26] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70895
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[27] I1=registers_m.pc_valid[27] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70897
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[28] I1=registers_m.pc_valid[28] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70899
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[29] I1=registers_m.pc_valid[29] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[30] I1=registers_m.pc_valid[30] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70903
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.pc_next[31] I1=registers_m.pc_valid[31] S=registers_m.pc_next[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70905
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[0] I1=alu_m.result[0] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70907
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[1] I1=alu_m.result[1] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70909
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[2] I1=alu_m.result[2] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70911
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[3] I1=alu_m.result[3] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70913
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[4] I1=alu_m.result[4] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70915
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[5] I1=alu_m.result[5] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70917
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[6] I1=alu_m.result[6] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70919
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[7] I1=alu_m.result[7] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70921
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[8] I1=alu_m.result[8] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70923
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[9] I1=alu_m.result[9] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70925
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[10] I1=alu_m.result[10] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70927
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[11] I1=alu_m.result[11] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70929
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[12] I1=alu_m.result[12] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70931
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[13] I1=alu_m.result[13] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70933
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[14] I1=alu_m.result[14] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70935
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[15] I1=alu_m.result[15] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70937
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[16] I1=alu_m.result[16] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70939
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[17] I1=alu_m.result[17] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70941
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[18] I1=alu_m.result[18] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70943
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[19] I1=alu_m.result[19] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70945
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[20] I1=alu_m.result[20] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70947
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[21] I1=alu_m.result[21] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70949
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[22] I1=alu_m.result[22] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70951
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[23] I1=alu_m.result[23] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70953
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[24] I1=alu_m.result[24] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70955
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[25] I1=alu_m.result[25] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70957
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[26] I1=alu_m.result[26] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70959
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[27] I1=alu_m.result[27] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70961
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[28] I1=alu_m.result[28] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70963
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[29] I1=alu_m.result[29] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70965
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[30] I1=alu_m.result[30] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70967
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.data_write[31] I1=alu_m.result[31] S=memory_registers_m.micro_data[66] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70969
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.do_blocked_flag A2=memory_registers_m.micro_data[64] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70971
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.do_write_flag A2=memory_registers_m.micro_data[66] ZN=$abc$71324$new_n14531
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_write_flag A2=memory_registers_m.micro_data[66] ZN=$abc$71324$new_n14532
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[63] A2=$abc$71324$new_n14532 B=$abc$71324$new_n14531 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70973
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.do_read_flag A2=memory_registers_m.micro_data[60] ZN=$abc$71324$new_n14534
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_read_flag A2=memory_registers_m.micro_data[60] ZN=$abc$71324$new_n14535
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[61] A2=$abc$71324$new_n14535 B=$abc$71324$new_n14534 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70975
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=memory_registers_m.micro_data[58] A2=memory_registers_m.micro_data[59] ZN=$abc$71324$new_n14537
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_interrupt_flag A2=$abc$71324$new_n14537 ZN=$abc$71324$new_n14538
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n3244 A2=memory_registers_m.micro_data[59] A3=$abc$71324$new_n9895 B=$abc$71324$new_n14538 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70977
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.do_reset_flag A2=memory_registers_m.micro_data[56] ZN=$abc$71324$new_n14540
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.do_reset_flag A2=memory_registers_m.micro_data[56] ZN=$abc$71324$new_n14541
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[57] A2=$abc$71324$new_n14541 B=$abc$71324$new_n14540 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70979
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.read_modify_write_flag A2=memory_registers_m.micro_data[54] ZN=$abc$71324$new_n14543
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.read_modify_write_flag A2=memory_registers_m.micro_data[54] ZN=$abc$71324$new_n14544
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[55] A2=$abc$71324$new_n14544 B=$abc$71324$new_n14543 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70981
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3141 A2=registers_m.stop_flag A3=$abc$71324$new_n3266 ZN=$abc$71324$new_n14546
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[53] A2=$abc$71324$new_n8306 ZN=$abc$71324$new_n14547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8305 A2=$abc$71324$new_n14546 ZN=$abc$71324$new_n14548
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.instruction_flag A2=$abc$71324$new_n14548 ZN=$abc$71324$new_n14549
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3266 A2=registers_m.instruction_flag B=memory_registers_m.micro_data[52] ZN=$abc$71324$new_n14550
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14549 A2=$abc$71324$new_n14550 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70983
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.group_0_flag A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14552
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.group_0_flag A2=$abc$71324$new_n3266 B=memory_registers_m.micro_data[50] ZN=$abc$71324$new_n14553
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14552 A2=$abc$71324$new_n14553 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70985
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=alu_m.sr[15] I1=registers_m.trace_flag S=$abc$71324$new_n14548 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$70987
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.stop_flag A2=memory_registers_m.micro_data[46] ZN=$abc$71324$new_n14556
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.stop_flag A2=memory_registers_m.micro_data[46] ZN=$abc$71324$new_n14557
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.micro_data[47] A2=$abc$71324$new_n14557 B=$abc$71324$new_n14556 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70989
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3265 A2=memory_registers_m.micro_data[45] ZN=$abc$71324$new_n14559
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3265 A2=memory_registers_m.micro_data[45] Z=$abc$71324$new_n14560
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3265 A2=memory_registers_m.micro_data[45] ZN=$abc$71324$new_n14561
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14559 A2=$abc$71324$new_n14560 ZN=$abc$71324$new_n14562
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[0] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14563
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3271 ZN=$abc$71324$new_n14564
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[0] B=$abc$71324$new_n14560 C=$abc$71324$new_n14564 ZN=$abc$71324$new_n14565
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14563 A2=$abc$71324$new_n14565 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70991
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[1] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14567
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3272 ZN=$abc$71324$new_n14568
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[1] B=$abc$71324$new_n14560 C=$abc$71324$new_n14568 ZN=$abc$71324$new_n14569
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14567 A2=$abc$71324$new_n14569 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70993
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[2] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14571
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3273 ZN=$abc$71324$new_n14572
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[2] B=$abc$71324$new_n14560 C=$abc$71324$new_n14572 ZN=$abc$71324$new_n14573
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14571 A2=$abc$71324$new_n14573 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70995
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[3] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14575
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3274 ZN=$abc$71324$new_n14576
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[3] B=$abc$71324$new_n14560 C=$abc$71324$new_n14576 ZN=$abc$71324$new_n14577
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14575 A2=$abc$71324$new_n14577 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70997
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[4] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14579
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3275 ZN=$abc$71324$new_n14580
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[4] B=$abc$71324$new_n14560 C=$abc$71324$new_n14580 ZN=$abc$71324$new_n14581
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14579 A2=$abc$71324$new_n14581 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$70999
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[5] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14583
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3276 ZN=$abc$71324$new_n14584
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[5] B=$abc$71324$new_n14560 C=$abc$71324$new_n14584 ZN=$abc$71324$new_n14585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14583 A2=$abc$71324$new_n14585 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71001
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[6] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14587
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3277 ZN=$abc$71324$new_n14588
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[6] B=$abc$71324$new_n14560 C=$abc$71324$new_n14588 ZN=$abc$71324$new_n14589
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14587 A2=$abc$71324$new_n14589 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[7] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14591
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3278 ZN=$abc$71324$new_n14592
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[7] B=$abc$71324$new_n14560 C=$abc$71324$new_n14592 ZN=$abc$71324$new_n14593
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14591 A2=$abc$71324$new_n14593 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71005
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[8] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14595
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[8] ZN=$abc$71324$new_n14596
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[8] ZN=$abc$71324$new_n14597
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14596 A3=$abc$71324$new_n14597 B=$abc$71324$new_n14595 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71007
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[9] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14599
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n3279 ZN=$abc$71324$new_n14600
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[9] B=$abc$71324$new_n14560 C=$abc$71324$new_n14600 ZN=$abc$71324$new_n14601
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14599 A2=$abc$71324$new_n14601 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[10] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14603
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[10] ZN=$abc$71324$new_n14604
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[10] ZN=$abc$71324$new_n14605
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14604 A3=$abc$71324$new_n14605 B=$abc$71324$new_n14603 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[11] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14607
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[11] ZN=$abc$71324$new_n14608
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[11] ZN=$abc$71324$new_n14609
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14608 A3=$abc$71324$new_n14609 B=$abc$71324$new_n14607 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71013
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[12] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14611
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[12] ZN=$abc$71324$new_n14612
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[12] ZN=$abc$71324$new_n14613
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14612 A3=$abc$71324$new_n14613 B=$abc$71324$new_n14611 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[13] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14615
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[13] ZN=$abc$71324$new_n14616
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[13] ZN=$abc$71324$new_n14617
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14616 A3=$abc$71324$new_n14617 B=$abc$71324$new_n14615 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71017
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[14] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14619
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[14] ZN=$abc$71324$new_n14620
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[14] ZN=$abc$71324$new_n14621
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14620 A3=$abc$71324$new_n14621 B=$abc$71324$new_n14619 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[15] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14623
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[79] A2=memory_registers_m.Dn_output[15] ZN=$abc$71324$new_n14624
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3202 A2=memory_registers_m.An_output[15] ZN=$abc$71324$new_n14625
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14624 A3=$abc$71324$new_n14625 B=$abc$71324$new_n14623 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71021
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[16] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14627
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n3202 B=$abc$71324$new_n14624 ZN=$abc$71324$new_n14628
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[16] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14629
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n3280 B=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n14630
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[16] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14631
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14629 A3=$abc$71324$new_n14631 B=$abc$71324$new_n14627 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71023
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[17] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14633
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[17] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14634
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[17] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14635
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14634 A3=$abc$71324$new_n14635 B=$abc$71324$new_n14633 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71025
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[18] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14637
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[18] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14638
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[18] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14639
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14638 A3=$abc$71324$new_n14639 B=$abc$71324$new_n14637 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[19] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14641
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[19] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14642
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[19] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14643
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14642 A3=$abc$71324$new_n14643 B=$abc$71324$new_n14641 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[20] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[20] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14646
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[20] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14647
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14646 A3=$abc$71324$new_n14647 B=$abc$71324$new_n14645 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71031
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[21] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14649
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[21] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14650
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[21] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14651
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14650 A3=$abc$71324$new_n14651 B=$abc$71324$new_n14649 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71033
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[22] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14653
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[22] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14654
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[22] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14655
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14654 A3=$abc$71324$new_n14655 B=$abc$71324$new_n14653 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71035
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[23] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[23] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14658
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[23] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14659
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14658 A3=$abc$71324$new_n14659 B=$abc$71324$new_n14657 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71037
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[24] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14661
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[24] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14662
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[24] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14663
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14662 A3=$abc$71324$new_n14663 B=$abc$71324$new_n14661 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71039
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[25] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14665
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[25] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14666
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[25] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14667
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14666 A3=$abc$71324$new_n14667 B=$abc$71324$new_n14665 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[26] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14669
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[26] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14670
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[26] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14671
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14670 A3=$abc$71324$new_n14671 B=$abc$71324$new_n14669 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71043
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[27] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14673
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[27] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[27] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14675
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14674 A3=$abc$71324$new_n14675 B=$abc$71324$new_n14673 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71045
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[28] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14677
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[28] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14678
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[28] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14679
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14678 A3=$abc$71324$new_n14679 B=$abc$71324$new_n14677 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71047
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[29] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14681
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[29] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14682
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[29] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14683
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14682 A3=$abc$71324$new_n14683 B=$abc$71324$new_n14681 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71049
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[30] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14685
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[30] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14686
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[30] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14687
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14686 A3=$abc$71324$new_n14687 B=$abc$71324$new_n14685 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.index[31] A2=$abc$71324$new_n14562 ZN=$abc$71324$new_n14689
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.Dn_output[31] B=$abc$71324$new_n14628 ZN=$abc$71324$new_n14690
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.prefetch_ir_o[75] A2=memory_registers_m.An_output[31] B=$abc$71324$new_n14630 ZN=$abc$71324$new_n14691
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14561 A2=$abc$71324$new_n14690 A3=$abc$71324$new_n14691 B=$abc$71324$new_n14689 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71053
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[73] A2=$abc$71324$new_n3265 ZN=$abc$71324$new_n14693
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=memory_registers_m.micro_data[73] A2=memory_registers_m.micro_data[44] ZN=$abc$71324$new_n14694
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[64] I1=registers_m.offset[0] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71055
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[65] I1=registers_m.offset[1] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71057
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[66] I1=registers_m.offset[2] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71059
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[67] I1=registers_m.offset[3] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71061
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[68] I1=registers_m.offset[4] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71063
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[69] I1=registers_m.offset[5] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71065
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[70] I1=registers_m.offset[6] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71067
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=bus_control_m.prefetch_ir_o[71] I1=registers_m.offset[7] S=$abc$71324$new_n14694 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71069
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[8] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14703
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14704
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.prefetch_ir_o[71] A2=memory_registers_m.micro_data[73] A3=$abc$71324$new_n3265 ZN=$abc$71324$new_n14705
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14703 A2=$abc$71324$new_n14704 A3=$abc$71324$new_n14705 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71071
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[9] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14707
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14708
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14707 A3=$abc$71324$new_n14708 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71073
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[10] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14710
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[74] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14711
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14710 A3=$abc$71324$new_n14711 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71075
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[11] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14713
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14714
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14713 A3=$abc$71324$new_n14714 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71077
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[12] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14716
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[76] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14717
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14716 A3=$abc$71324$new_n14717 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71079
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[13] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14719
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[77] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14720
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14719 A3=$abc$71324$new_n14720 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71081
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[14] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14722
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14723
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14722 A3=$abc$71324$new_n14723 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71083
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.offset[30] A2=$abc$71324$new_n14694 ZN=$abc$71324$new_n14725
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n14693 ZN=$abc$71324$new_n14726
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14705 A2=$abc$71324$new_n14725 A3=$abc$71324$new_n14726 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71085
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[39] A2=memory_registers_m.micro_data[40] ZN=$abc$71324$new_n14728
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[38] A2=memory_registers_m.micro_data[41] ZN=$abc$71324$new_n14729
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.micro_data[41] I1=$abc$71324$new_n14729 S=$abc$71324$new_n14728 Z=$abc$71324$new_n14730
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.trap[0] A2=$abc$71324$new_n14730 ZN=$abc$71324$new_n14731
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[41] A2=$abc$71324$new_n14728 ZN=$abc$71324$new_n14732
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[38] A2=$abc$71324$new_n3264 ZN=$abc$71324$new_n14733
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3264 A2=$abc$71324$new_n14728 ZN=$abc$71324$new_n14734
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=memory_registers_m.micro_data[38] A2=$abc$71324$new_n3263 A3=memory_registers_m.micro_data[41] A4=memory_registers_m.micro_data[40] ZN=$abc$71324$new_n14735
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n3263 A2=memory_registers_m.micro_data[40] A3=$abc$71324$new_n14733 Z=$abc$71324$new_n14736
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3263 A2=memory_registers_m.micro_data[40] ZN=$abc$71324$new_n14737
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3263 A2=memory_registers_m.micro_data[40] A3=$abc$71324$new_n14729 ZN=$abc$71324$new_n14738
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14733 A2=$abc$71324$new_n14737 ZN=$abc$71324$new_n14739
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[39] A2=memory_registers_m.micro_data[40] ZN=$abc$71324$new_n14740
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[38] A2=memory_registers_m.micro_data[41] A3=$abc$71324$new_n14740 ZN=$abc$71324$new_n14741
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14733 A2=$abc$71324$new_n14740 ZN=$abc$71324$new_n14742
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n14733 A2=$abc$71324$new_n14740 Z=$abc$71324$new_n14743
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[38] A2=$abc$71324$new_n14732 ZN=$abc$71324$new_n14744
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n3262 A2=memory_registers_m.micro_data[41] A3=$abc$71324$new_n14728 ZN=$abc$71324$new_n14745
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=reset_n A2=$abc$71324$new_n14744 ZN=$abc$71324$new_n14746
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=reset_n A2=$abc$71324$new_n8100 A3=$abc$71324$new_n14744 ZN=$abc$71324$new_n14747
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[0] A2=$abc$71324$new_n14745 ZN=$abc$71324$new_n14748
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14747 A2=$abc$71324$new_n14748 B=$abc$71324$new_n14742 ZN=$abc$71324$new_n14749
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.ir[0] A2=$abc$71324$new_n14742 B=$abc$71324$new_n14749 C=$abc$71324$new_n14741 ZN=$abc$71324$new_n14750
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14739 A2=$abc$71324$new_n14750 B=$abc$71324$new_n14738 ZN=$abc$71324$new_n14751
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14736 A2=$abc$71324$new_n14751 B=$abc$71324$new_n14735 ZN=$abc$71324$new_n14752
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14734 A2=$abc$71324$new_n14752 B=$abc$71324$new_n14731 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71087
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.trap[1] A2=$abc$71324$new_n14730 ZN=$abc$71324$new_n14754
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n14734 A2=$abc$71324$new_n14735 Z=$abc$71324$new_n14755
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14736 A2=$abc$71324$new_n14738 ZN=$abc$71324$new_n14756
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14739 A2=$abc$71324$new_n14741 ZN=$abc$71324$new_n14757
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[1] A2=$abc$71324$new_n14745 ZN=$abc$71324$new_n14758
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8101 A2=$abc$71324$new_n14746 B=$abc$71324$new_n14758 ZN=$abc$71324$new_n14759
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[1] I1=$abc$71324$new_n14759 S=$abc$71324$new_n14743 Z=$abc$71324$new_n14760
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14757 A2=$abc$71324$new_n14760 B=$abc$71324$new_n14756 ZN=$abc$71324$new_n14761
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14755 A2=$abc$71324$new_n14761 B=$abc$71324$new_n14754 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71089
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14755 A2=$abc$71324$new_n14756 ZN=$abc$71324$new_n14763
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8222 A2=$abc$71324$new_n8304 A3=$abc$71324$new_n14744 ZN=$abc$71324$new_n14764
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.interrupt_trap_o[2] A2=$abc$71324$new_n14745 ZN=$abc$71324$new_n14765
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14743 A2=$abc$71324$new_n14764 A3=$abc$71324$new_n14765 ZN=$abc$71324$new_n14766
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.ir[2] A2=$abc$71324$new_n14743 B=$abc$71324$new_n14757 C=$abc$71324$new_n14766 ZN=$abc$71324$new_n14767
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3286 A2=$abc$71324$new_n14730 B1=$abc$71324$new_n14763 B2=$abc$71324$new_n14767 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71091
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=reset_n A2=$abc$71324$new_n8163 B=$abc$71324$new_n14745 ZN=$abc$71324$new_n14769
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.interrupt_trap_o[3] A2=$abc$71324$new_n14744 B=$abc$71324$new_n14743 ZN=$abc$71324$new_n14770
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n3112 A2=$abc$71324$new_n14743 B1=$abc$71324$new_n14769 B2=$abc$71324$new_n14770 C=$abc$71324$new_n14757 ZN=$abc$71324$new_n14771
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.trap[3] A2=$abc$71324$new_n14730 B1=$abc$71324$new_n14763 B2=$abc$71324$new_n14771 ZN=$abc$71324$new_n14772
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14772 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71093
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3262 A2=$abc$71324$new_n14732 ZN=$abc$71324$new_n14774
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.trap[4] A2=$abc$71324$new_n14730 B1=$abc$71324$new_n14774 B2=bus_control_m.interrupt_trap_o[4] ZN=$abc$71324$new_n14775
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14775 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71095
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.trap[5] A2=$abc$71324$new_n14730 ZN=$abc$71324$new_n14777
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=bus_control_m.interrupt_trap_o[5] A2=$abc$71324$new_n14745 B=$abc$71324$new_n14742 ZN=$abc$71324$new_n14778
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14757 A2=$abc$71324$new_n14763 ZN=$abc$71324$new_n14779
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14778 A2=$abc$71324$new_n14779 B=$abc$71324$new_n14777 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71097
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.trap[6] A2=$abc$71324$new_n14730 B1=$abc$71324$new_n14774 B2=bus_control_m.interrupt_trap_o[6] ZN=$abc$71324$new_n14781
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14781 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71099
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.trap[7] A2=$abc$71324$new_n14730 B1=$abc$71324$new_n14774 B2=bus_control_m.interrupt_trap_o[7] ZN=$abc$71324$new_n14783
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14783 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71101
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[0] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14785
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[79] A2=$abc$71324$new_n9954 B=$abc$71324$new_n8109 ZN=$abc$71324$new_n14786
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n14547 A3=$abc$71324$new_n14786 B=$abc$71324$new_n14785 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71103
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8144 A3=$abc$71324$new_n8146 B1=$abc$71324$new_n8099 B2=$abc$71324$new_n8110 ZN=$abc$71324$new_n14788
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.decoder_alu_reg[1] I1=$abc$71324$new_n14788 S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71105
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n8143 A2=$abc$71324$new_n8168 B1=$abc$71324$new_n8230 B2=$abc$71324$new_n8132 C=$abc$71324$new_n14547 ZN=$abc$71324$new_n14790
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3105 A2=$abc$71324$new_n14547 B=$abc$71324$new_n14790 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71107
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=$abc$71324$new_n3198 A2=$abc$71324$new_n8123 A3=$abc$71324$new_n8143 A4=$abc$71324$new_n14546 ZN=$abc$71324$new_n14792
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n3202 ZN=$abc$71324$new_n14793
.subckt gf180mcu_fd_sc_mcu9t5v0__nand4_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n8176 A3=$abc$71324$new_n14546 A4=$abc$71324$new_n14793 ZN=$abc$71324$new_n14794
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3104 A2=$abc$71324$new_n14546 B=$abc$71324$new_n14792 C=$abc$71324$new_n14794 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71109
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n3201 B=$abc$71324$new_n8099 C=$abc$71324$new_n8176 ZN=$abc$71324$new_n14796
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n8144 A3=$abc$71324$new_n8248 B1=$abc$71324$new_n14796 B2=$abc$71324$new_n8142 ZN=$abc$71324$new_n14797
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.decoder_alu_reg[4] I1=$abc$71324$new_n14797 S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71111
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n8179 A2=$abc$71324$new_n8232 A3=$abc$71324$new_n8249 A4=$abc$71324$new_n14546 Z=$abc$71324$new_n14799
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3103 A2=$abc$71324$new_n14547 B=$abc$71324$new_n14799 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71113
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[6] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14801
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14794 A2=$abc$71324$new_n14801 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71115
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[8] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14803
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n14546 ZN=$abc$71324$new_n14804
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n8133 A2=$abc$71324$new_n8252 ZN=$abc$71324$new_n14805
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n8133 A2=$abc$71324$new_n8151 B=$abc$71324$new_n14805 ZN=$abc$71324$new_n14806
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14804 A2=$abc$71324$new_n14806 B=$abc$71324$new_n14803 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71117
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[9] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14808
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8130 I1=$abc$71324$new_n8146 S=$abc$71324$new_n8133 Z=$abc$71324$new_n14809
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14804 A2=$abc$71324$new_n14809 B=$abc$71324$new_n14808 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71119
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[10] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14811
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8124 I1=$abc$71324$new_n8135 S=$abc$71324$new_n8134 Z=$abc$71324$new_n14812
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14804 A2=$abc$71324$new_n14812 B=$abc$71324$new_n14811 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71121
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[11] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14814
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n8103 I1=$abc$71324$new_n8248 S=$abc$71324$new_n8133 Z=$abc$71324$new_n14815
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14804 A2=$abc$71324$new_n14815 B=$abc$71324$new_n14814 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71123
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[12] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14817
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n14547 A3=$abc$71324$new_n14806 B=$abc$71324$new_n14817 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71125
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[14] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14819
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n14547 A3=$abc$71324$new_n14812 B=$abc$71324$new_n14819 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71127
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.decoder_alu_reg[15] A2=$abc$71324$new_n14547 ZN=$abc$71324$new_n14821
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n14547 A3=$abc$71324$new_n14815 B=$abc$71324$new_n14821 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71129
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n8129 A2=$abc$71324$new_n8154 A3=$abc$71324$new_n8159 ZN=$abc$71324$new_n14823
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.decoder_alu_reg[16] I1=$abc$71324$new_n14823 S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71131
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[0] I1=bus_control_m.prefetch_ir_o[64] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71133
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[1] I1=bus_control_m.prefetch_ir_o[65] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71135
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[2] I1=bus_control_m.prefetch_ir_o[66] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71137
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[3] I1=bus_control_m.prefetch_ir_o[67] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71139
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[4] I1=bus_control_m.prefetch_ir_o[68] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71141
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[5] I1=bus_control_m.prefetch_ir_o[69] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71143
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[6] I1=bus_control_m.prefetch_ir_o[70] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71145
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[7] I1=bus_control_m.prefetch_ir_o[71] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71147
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n14546 B=$abc$71324$new_n14804 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71149
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[9] I1=bus_control_m.prefetch_ir_o[73] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71151
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[10] I1=bus_control_m.prefetch_ir_o[74] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71153
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[11] I1=bus_control_m.prefetch_ir_o[75] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71155
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[12] I1=bus_control_m.prefetch_ir_o[76] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71157
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[13] I1=bus_control_m.prefetch_ir_o[77] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71159
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[14] I1=bus_control_m.prefetch_ir_o[78] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71161
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[15] I1=bus_control_m.prefetch_ir_o[79] S=$abc$71324$new_n14546 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71163
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[31] A2=$abc$71324$new_n3261 ZN=$abc$71324$new_n14841
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=memory_registers_m.micro_data[31] A2=$abc$71324$new_n3261 Z=$abc$71324$new_n14842
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[31] A2=$abc$71324$new_n3261 ZN=$abc$71324$new_n14843
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14841 A2=$abc$71324$new_n14842 ZN=$abc$71324$new_n14844
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[0] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14845
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[1] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[0] ZN=$abc$71324$new_n14846
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14845 A2=$abc$71324$new_n14846 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71165
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[1] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14848
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[2] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[1] ZN=$abc$71324$new_n14849
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14848 A2=$abc$71324$new_n14849 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71167
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[2] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14851
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[3] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[2] ZN=$abc$71324$new_n14852
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14851 A2=$abc$71324$new_n14852 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71169
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[3] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14854
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[4] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[3] ZN=$abc$71324$new_n14855
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14854 A2=$abc$71324$new_n14855 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71171
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[4] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14857
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[5] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[4] ZN=$abc$71324$new_n14858
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14857 A2=$abc$71324$new_n14858 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[5] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14860
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[6] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[5] ZN=$abc$71324$new_n14861
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14860 A2=$abc$71324$new_n14861 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71175
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[6] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14863
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[7] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[6] ZN=$abc$71324$new_n14864
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14863 A2=$abc$71324$new_n14864 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71177
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[7] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14866
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[8] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[7] ZN=$abc$71324$new_n14867
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14866 A2=$abc$71324$new_n14867 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71179
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[8] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14869
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[9] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[8] ZN=$abc$71324$new_n14870
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14869 A2=$abc$71324$new_n14870 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71181
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[9] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14872
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[10] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[9] ZN=$abc$71324$new_n14873
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14872 A2=$abc$71324$new_n14873 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71183
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[10] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14875
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[11] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[10] ZN=$abc$71324$new_n14876
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14875 A2=$abc$71324$new_n14876 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71185
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[11] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14878
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[12] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[11] ZN=$abc$71324$new_n14879
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14878 A2=$abc$71324$new_n14879 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71187
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[12] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14881
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[13] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[12] ZN=$abc$71324$new_n14882
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14881 A2=$abc$71324$new_n14882 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71189
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[13] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14884
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[14] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[13] ZN=$abc$71324$new_n14885
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14884 A2=$abc$71324$new_n14885 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71191
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_reg[14] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14887
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_reg[15] A2=$abc$71324$new_n14841 B1=$abc$71324$new_n14842 B2=registers_m.operand1[14] ZN=$abc$71324$new_n14888
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14887 A2=$abc$71324$new_n14888 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71193
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[15] A2=$abc$71324$new_n14842 B1=$abc$71324$new_n14844 B2=registers_m.movem_reg[15] ZN=$abc$71324$new_n14890
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14890 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71195
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n14841 I1=$abc$71324$new_n14844 S=registers_m.movem_loop[0] Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71197
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_loop[1] A2=$abc$71324$new_n14844 ZN=$abc$71324$new_n14893
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.movem_loop[1] A2=registers_m.movem_loop[0] Z=$abc$71324$new_n14894
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.movem_loop[1] A2=registers_m.movem_loop[0] B=$abc$71324$new_n14841 ZN=$abc$71324$new_n14895
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14894 A2=$abc$71324$new_n14895 B=$abc$71324$new_n14893 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71199
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=registers_m.movem_loop[2] A2=$abc$71324$new_n14841 A3=$abc$71324$new_n14894 Z=$abc$71324$new_n14897
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.movem_loop[2] A2=$abc$71324$new_n14843 B1=$abc$71324$new_n14894 B2=$abc$71324$new_n14841 ZN=$abc$71324$new_n14898
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14897 A2=$abc$71324$new_n14898 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71201
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_loop[3] A2=$abc$71324$new_n14897 ZN=$abc$71324$new_n14900
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_loop[3] A2=$abc$71324$new_n14843 ZN=$abc$71324$new_n14901
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n14901 I1=registers_m.movem_loop[3] S=$abc$71324$new_n14897 Z=$abc$71324$new_n14902
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14902 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71203
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.movem_loop[4] A2=$abc$71324$new_n14843 A3=$abc$71324$new_n14900 ZN=$abc$71324$new_n14904
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.movem_loop[4] A2=$abc$71324$new_n14900 B=$abc$71324$new_n14904 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71205
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[27] A2=memory_registers_m.micro_data[26] A3=$abc$71324$new_n3260 ZN=$abc$71324$new_n14906
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14906 ZN=$abc$71324$new_n14907
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[27] A2=$abc$71324$new_n3259 A3=memory_registers_m.micro_data[28] ZN=$abc$71324$new_n14908
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=memory_registers_m.micro_data[27] A2=$abc$71324$new_n3259 A3=$abc$71324$new_n3260 Z=$abc$71324$new_n14909
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[27] A2=memory_registers_m.micro_data[26] A3=$abc$71324$new_n3260 ZN=$abc$71324$new_n14910
.subckt gf180mcu_fd_sc_mcu9t5v0__or3_1 A1=$abc$71324$new_n14908 A2=$abc$71324$new_n14909 A3=$abc$71324$new_n14910 Z=$abc$71324$new_n14911
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14911 ZN=$abc$71324$new_n14912
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14906 A2=$abc$71324$new_n14912 ZN=$abc$71324$new_n14913
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14906 A2=$abc$71324$new_n14912 B=$abc$71324$new_n14908 ZN=$abc$71324$new_n14914
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3281 A2=$abc$71324$new_n14909 B=$abc$71324$new_n14914 ZN=$abc$71324$new_n14915
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3281 A2=$abc$71324$new_n14913 B=$abc$71324$new_n14915 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71207
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.movem_modreg[1] A2=$abc$71324$new_n14906 ZN=$abc$71324$new_n14917
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3282 A2=$abc$71324$new_n14907 ZN=$abc$71324$new_n14918
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14917 A2=$abc$71324$new_n14918 ZN=$abc$71324$new_n14919
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n3281 A2=$abc$71324$new_n14919 ZN=$abc$71324$new_n14920
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14909 A2=$abc$71324$new_n14920 B=$abc$71324$new_n14914 ZN=$abc$71324$new_n14921
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3282 A2=$abc$71324$new_n14913 B=$abc$71324$new_n14921 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71209
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.movem_modreg[0] A2=$abc$71324$new_n14919 B=$abc$71324$new_n14918 ZN=$abc$71324$new_n14923
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.movem_modreg[2] A2=$abc$71324$new_n14906 ZN=$abc$71324$new_n14924
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_modreg[2] A2=$abc$71324$new_n14906 ZN=$abc$71324$new_n14925
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=$abc$71324$new_n3283 A2=$abc$71324$new_n14907 A3=$abc$71324$new_n14923 ZN=$abc$71324$new_n14926
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14909 A2=$abc$71324$new_n14926 B=$abc$71324$new_n14914 ZN=$abc$71324$new_n14927
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3283 A2=$abc$71324$new_n14913 B=$abc$71324$new_n14927 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71211
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14923 A2=$abc$71324$new_n14924 B=$abc$71324$new_n14925 ZN=$abc$71324$new_n14929
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3284 A2=$abc$71324$new_n14907 ZN=$abc$71324$new_n14930
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_modreg[3] A2=$abc$71324$new_n14906 ZN=$abc$71324$new_n14931
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14930 A2=$abc$71324$new_n14931 ZN=$abc$71324$new_n14932
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14929 A2=$abc$71324$new_n14932 ZN=$abc$71324$new_n14933
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n14909 A2=$abc$71324$new_n14933 B=$abc$71324$new_n14914 ZN=$abc$71324$new_n14934
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3284 A2=$abc$71324$new_n14913 B=$abc$71324$new_n14934 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71213
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3285 A2=$abc$71324$new_n14907 ZN=$abc$71324$new_n14936
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.movem_modreg[4] A2=$abc$71324$new_n14906 ZN=$abc$71324$new_n14937
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14936 A2=$abc$71324$new_n14937 ZN=$abc$71324$new_n14938
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14929 A2=$abc$71324$new_n14930 ZN=$abc$71324$new_n14939
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14931 A2=$abc$71324$new_n14939 ZN=$abc$71324$new_n14940
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14907 A2=$abc$71324$new_n14910 ZN=$abc$71324$new_n14941
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor2_1 A1=$abc$71324$new_n14938 A2=$abc$71324$new_n14940 ZN=$abc$71324$new_n14942
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3285 A2=$abc$71324$new_n14913 B1=$abc$71324$new_n14941 B2=$abc$71324$new_n14942 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71215
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14938 A2=$abc$71324$new_n14940 B=$abc$71324$new_n14936 ZN=$abc$71324$new_n14944
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.movem_modreg[5] A2=$abc$71324$new_n14906 ZN=$abc$71324$new_n14945
.subckt gf180mcu_fd_sc_mcu9t5v0__xnor3_1 A1=registers_m.movem_modreg[5] A2=$abc$71324$new_n14907 A3=$abc$71324$new_n14944 ZN=$abc$71324$new_n14946
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n14911 A2=$abc$71324$new_n14945 B1=$abc$71324$new_n14946 B2=$abc$71324$new_n14941 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71217
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.address_type A2=memory_registers_m.micro_data[21] B=$abc$71324$new_n13210 ZN=$abc$71324$new_n14948
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14948 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71219
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[16] A2=memory_registers_m.micro_data[15] ZN=$abc$71324$new_n14950
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14950 ZN=$abc$71324$new_n14951
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[5] A2=$abc$71324$new_n14951 B=$abc$71324$new_n14340 ZN=$abc$71324$new_n14952
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[17] A2=$abc$71324$new_n14950 B=$abc$71324$new_n14341 ZN=$abc$71324$new_n14953
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14953 ZN=$abc$71324$new_n14954
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fc_state_o[0] A2=$abc$71324$new_n14345 ZN=$abc$71324$new_n14955
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[0] A2=$abc$71324$new_n14345 B=$abc$71324$new_n14955 C=$abc$71324$new_n14336 ZN=$abc$71324$new_n14956
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.ir[0] A2=$abc$71324$new_n14336 B=$abc$71324$new_n14954 C=$abc$71324$new_n14956 ZN=$abc$71324$new_n14957
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14338 A2=$abc$71324$new_n14950 ZN=$abc$71324$new_n14958
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3100 A2=$abc$71324$new_n14954 B=$abc$71324$new_n14957 C=$abc$71324$new_n14958 ZN=$abc$71324$new_n14959
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand1[0] A2=$abc$71324$new_n14349 B=$abc$71324$new_n14952 C=$abc$71324$new_n14959 ZN=$abc$71324$new_n14960
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3036 A2=$abc$71324$new_n14952 B=$abc$71324$new_n14960 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71221
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fc_state_o[1] A2=$abc$71324$new_n14345 ZN=$abc$71324$new_n14962
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7492 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14962 C=$abc$71324$new_n14336 ZN=$abc$71324$new_n14963
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.ir[1] A2=$abc$71324$new_n14336 B=$abc$71324$new_n14954 C=$abc$71324$new_n14963 ZN=$abc$71324$new_n14964
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3101 A2=$abc$71324$new_n14954 B=$abc$71324$new_n14964 ZN=$abc$71324$new_n14965
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[1] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14958 B2=$abc$71324$new_n14965 ZN=$abc$71324$new_n14966
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[1] A2=$abc$71324$new_n14952 ZN=$abc$71324$new_n14967
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14952 A2=$abc$71324$new_n14966 B=$abc$71324$new_n14967 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71223
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fc_state_o[2] A2=$abc$71324$new_n14345 ZN=$abc$71324$new_n14969
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7498 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14969 C=$abc$71324$new_n14336 ZN=$abc$71324$new_n14970
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.ir[2] A2=$abc$71324$new_n14336 B=$abc$71324$new_n14954 C=$abc$71324$new_n14970 ZN=$abc$71324$new_n14971
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3102 A2=$abc$71324$new_n14954 B=$abc$71324$new_n14971 ZN=$abc$71324$new_n14972
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[2] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14958 B2=$abc$71324$new_n14972 ZN=$abc$71324$new_n14973
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[2] A2=$abc$71324$new_n14952 ZN=$abc$71324$new_n14974
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14952 A2=$abc$71324$new_n14973 B=$abc$71324$new_n14974 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71225
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3289 A2=$abc$71324$new_n14345 ZN=$abc$71324$new_n14976
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ir[9] A2=registers_m.ir[10] A3=registers_m.ir[11] B=$abc$71324$new_n14953 ZN=$abc$71324$new_n14977
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n7503 A2=$abc$71324$new_n14345 B=$abc$71324$new_n14976 C=$abc$71324$new_n14336 ZN=$abc$71324$new_n14978
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3112 A2=$abc$71324$new_n14336 B=$abc$71324$new_n14954 C=$abc$71324$new_n14978 ZN=$abc$71324$new_n14979
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14958 A2=$abc$71324$new_n14977 A3=$abc$71324$new_n14979 ZN=$abc$71324$new_n14980
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3052 A2=$abc$71324$new_n14349 B=$abc$71324$new_n14980 ZN=$abc$71324$new_n14981
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand2[3] I1=$abc$71324$new_n14981 S=$abc$71324$new_n14952 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71227
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=memory_registers_m.micro_data[15] A2=$abc$71324$new_n14344 B=$abc$71324$new_n7508 ZN=$abc$71324$new_n14983
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.rw_state_o A2=$abc$71324$new_n14345 ZN=$abc$71324$new_n14984
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n14336 A2=$abc$71324$new_n14983 A3=$abc$71324$new_n14984 ZN=$abc$71324$new_n14985
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.ir[4] A2=$abc$71324$new_n14336 B=$abc$71324$new_n14342 C=$abc$71324$new_n14985 ZN=$abc$71324$new_n14986
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n14349 B=$abc$71324$new_n14986 ZN=$abc$71324$new_n14987
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand2[4] I1=$abc$71324$new_n14987 S=$abc$71324$new_n14952 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71229
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[5] A2=$abc$71324$new_n14335 ZN=$abc$71324$new_n14989
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n7514 A2=$abc$71324$new_n14335 A3=$abc$71324$new_n14345 B=$abc$71324$new_n14989 ZN=$abc$71324$new_n14990
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.operand1[5] A2=$abc$71324$new_n14348 B1=$abc$71324$new_n14990 B2=$abc$71324$new_n14342 ZN=$abc$71324$new_n14991
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n14991 ZN=$abc$71324$new_n14992
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand2[5] I1=$abc$71324$new_n14992 S=$abc$71324$new_n14952 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71231
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[11] A2=memory_registers_m.micro_data[12] ZN=$abc$71324$new_n14994
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[13] A2=memory_registers_m.micro_data[14] ZN=$abc$71324$new_n14995
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n14994 A2=$abc$71324$new_n14995 Z=$abc$71324$new_n14996
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14994 A2=$abc$71324$new_n14995 ZN=$abc$71324$new_n14997
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3256 A2=memory_registers_m.micro_data[14] ZN=$abc$71324$new_n14998
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[13] A2=$abc$71324$new_n3257 ZN=$abc$71324$new_n14999
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n3255 A2=memory_registers_m.micro_data[12] Z=$abc$71324$new_n15000
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3255 A2=memory_registers_m.micro_data[12] ZN=$abc$71324$new_n15001
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14999 A2=$abc$71324$new_n15001 ZN=$abc$71324$new_n15002
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14998 A2=$abc$71324$new_n15000 ZN=$abc$71324$new_n15003
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[11] A2=memory_registers_m.micro_data[12] ZN=$abc$71324$new_n15004
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n14999 A2=$abc$71324$new_n15004 ZN=$abc$71324$new_n15005
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[13] A2=$abc$71324$new_n3257 ZN=$abc$71324$new_n15006
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3256 A2=memory_registers_m.micro_data[14] ZN=$abc$71324$new_n15007
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n14994 A2=$abc$71324$new_n15006 B=$abc$71324$new_n15005 ZN=$abc$71324$new_n15008
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n15003 A2=$abc$71324$new_n15008 Z=$abc$71324$new_n15009
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15003 A2=$abc$71324$new_n15008 ZN=$abc$71324$new_n15010
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3255 A2=memory_registers_m.micro_data[12] ZN=$abc$71324$new_n15011
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15006 A2=$abc$71324$new_n15011 ZN=$abc$71324$new_n15012
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15001 A2=$abc$71324$new_n15007 ZN=$abc$71324$new_n15013
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15000 A2=$abc$71324$new_n15006 ZN=$abc$71324$new_n15014
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15004 A2=$abc$71324$new_n15007 ZN=$abc$71324$new_n15015
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[11] A2=memory_registers_m.micro_data[12] A3=$abc$71324$new_n15006 ZN=$abc$71324$new_n15016
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[13] A2=memory_registers_m.micro_data[14] ZN=$abc$71324$new_n15017
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[11] A2=memory_registers_m.micro_data[12] A3=$abc$71324$new_n15017 ZN=$abc$71324$new_n15018
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[13] A2=memory_registers_m.micro_data[14] A3=$abc$71324$new_n14994 ZN=$abc$71324$new_n15019
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[13] A2=memory_registers_m.micro_data[14] A3=$abc$71324$new_n15011 ZN=$abc$71324$new_n15020
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15001 A2=$abc$71324$new_n15017 ZN=$abc$71324$new_n15021
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[13] A2=memory_registers_m.micro_data[14] A3=$abc$71324$new_n15000 ZN=$abc$71324$new_n15022
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[0] A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15023
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3221 A2=$abc$71324$new_n15021 B=$abc$71324$new_n15023 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15024
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[0] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15024 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15025
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3271 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15025 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15026
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[0] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15026 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15027
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[0] A2=$abc$71324$new_n15013 ZN=$abc$71324$new_n15028
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15027 A3=$abc$71324$new_n15028 ZN=$abc$71324$new_n15029
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14998 A2=$abc$71324$new_n15011 ZN=$abc$71324$new_n15030
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.ir[0] A2=$abc$71324$new_n15002 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15029 ZN=$abc$71324$new_n15031
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15030 A2=$abc$71324$new_n15031 ZN=$abc$71324$new_n15032
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n14994 A2=$abc$71324$new_n14998 Z=$abc$71324$new_n15033
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14994 A2=$abc$71324$new_n14998 ZN=$abc$71324$new_n15034
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[0] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15032 C=$abc$71324$new_n15034 ZN=$abc$71324$new_n15035
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[13] A2=memory_registers_m.micro_data[14] A3=$abc$71324$new_n15004 ZN=$abc$71324$new_n15036
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[11] A2=memory_registers_m.micro_data[12] A3=$abc$71324$new_n14995 ZN=$abc$71324$new_n15037
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[48] A2=$abc$71324$new_n3392 ZN=$abc$71324$new_n15038
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[64] A2=$abc$71324$new_n3391 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15039
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15038 A2=$abc$71324$new_n15039 B=$abc$71324$new_n15035 C=$abc$71324$new_n15037 ZN=$abc$71324$new_n15040
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n14995 A2=$abc$71324$new_n15000 Z=$abc$71324$new_n15041
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14995 A2=$abc$71324$new_n15000 ZN=$abc$71324$new_n15042
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[0] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15040 C=$abc$71324$new_n15042 ZN=$abc$71324$new_n15043
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n14995 A2=$abc$71324$new_n15011 Z=$abc$71324$new_n15044
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n14995 A2=$abc$71324$new_n15011 ZN=$abc$71324$new_n15045
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3143 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15043 C=$abc$71324$new_n15045 ZN=$abc$71324$new_n15046
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[0] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15046 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15047
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3050 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15047 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71233
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[1] A2=$abc$71324$new_n15003 ZN=$abc$71324$new_n15049
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[1] A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15050
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[1] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15051
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15050 A3=$abc$71324$new_n15051 ZN=$abc$71324$new_n15052
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[1] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15052 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15053
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3272 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15053 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15054
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[1] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15054 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15055
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[1] A2=$abc$71324$new_n15013 ZN=$abc$71324$new_n15056
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15055 A3=$abc$71324$new_n15056 ZN=$abc$71324$new_n15057
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[1] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15057 C=$abc$71324$new_n15002 ZN=$abc$71324$new_n15058
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15049 A2=$abc$71324$new_n15058 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15059
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[1] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 C=$abc$71324$new_n15059 ZN=$abc$71324$new_n15060
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[49] A2=$abc$71324$new_n3392 ZN=$abc$71324$new_n15061
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[65] A2=$abc$71324$new_n3391 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15062
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15061 A2=$abc$71324$new_n15062 B=$abc$71324$new_n15037 C=$abc$71324$new_n15060 ZN=$abc$71324$new_n15063
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[1] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15063 ZN=$abc$71324$new_n15064
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[1] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 ZN=$abc$71324$new_n15065
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3035 A2=$abc$71324$new_n15044 B1=$abc$71324$new_n15064 B2=$abc$71324$new_n15065 ZN=$abc$71324$new_n15066
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[1] I1=$abc$71324$new_n15066 S=$abc$71324$new_n14997 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71235
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[2] A2=$abc$71324$new_n15003 ZN=$abc$71324$new_n15068
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[2] A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15069
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[2] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15070
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15069 A3=$abc$71324$new_n15070 ZN=$abc$71324$new_n15071
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[2] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15071 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15072
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3273 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15072 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15073
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[2] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15073 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15074
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3123 A2=$abc$71324$new_n15014 B=$abc$71324$new_n15074 C=$abc$71324$new_n15012 ZN=$abc$71324$new_n15075
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[2] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15075 C=$abc$71324$new_n15002 ZN=$abc$71324$new_n15076
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15068 A2=$abc$71324$new_n15076 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15077
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[2] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 C=$abc$71324$new_n15077 ZN=$abc$71324$new_n15078
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[50] A2=$abc$71324$new_n3392 ZN=$abc$71324$new_n15079
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n3391 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15080
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15079 A2=$abc$71324$new_n15080 B=$abc$71324$new_n15037 C=$abc$71324$new_n15078 ZN=$abc$71324$new_n15081
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[2] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15081 ZN=$abc$71324$new_n15082
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[2] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 ZN=$abc$71324$new_n15083
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3038 A2=$abc$71324$new_n15044 B1=$abc$71324$new_n15082 B2=$abc$71324$new_n15083 ZN=$abc$71324$new_n15084
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[2] I1=$abc$71324$new_n15084 S=$abc$71324$new_n14997 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71237
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[3] A2=$abc$71324$new_n15003 ZN=$abc$71324$new_n15086
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[3] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15087
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3112 A2=$abc$71324$new_n15022 B=$abc$71324$new_n15087 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15088
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[3] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15088 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15089
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3274 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15089 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15090
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[3] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15090 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15091
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[3] A2=$abc$71324$new_n15013 ZN=$abc$71324$new_n15092
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15091 A3=$abc$71324$new_n15092 ZN=$abc$71324$new_n15093
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[3] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15093 C=$abc$71324$new_n15002 ZN=$abc$71324$new_n15094
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15086 A2=$abc$71324$new_n15094 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15095
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[3] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 C=$abc$71324$new_n15095 ZN=$abc$71324$new_n15096
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[51] A2=$abc$71324$new_n3392 ZN=$abc$71324$new_n15097
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n3391 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15098
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15097 A2=$abc$71324$new_n15098 B=$abc$71324$new_n15037 C=$abc$71324$new_n15096 ZN=$abc$71324$new_n15099
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[3] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15099 ZN=$abc$71324$new_n15100
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3157 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15100 ZN=$abc$71324$new_n15101
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[3] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15101 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15102
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3052 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15102 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71239
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[4] A2=$abc$71324$new_n15003 ZN=$abc$71324$new_n15104
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[4] A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15105
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[4] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15106
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15105 A3=$abc$71324$new_n15106 ZN=$abc$71324$new_n15107
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[4] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15107 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15108
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3275 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15108 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15109
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[4] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15109 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15110
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3096 A2=$abc$71324$new_n15014 B=$abc$71324$new_n15110 C=$abc$71324$new_n15012 ZN=$abc$71324$new_n15111
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[4] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15111 C=$abc$71324$new_n15002 ZN=$abc$71324$new_n15112
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15104 A2=$abc$71324$new_n15112 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15113
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[4] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 C=$abc$71324$new_n15113 ZN=$abc$71324$new_n15114
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[52] A2=$abc$71324$new_n3392 ZN=$abc$71324$new_n15115
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[68] A2=$abc$71324$new_n3391 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15116
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15115 A2=$abc$71324$new_n15116 B=$abc$71324$new_n15037 C=$abc$71324$new_n15114 ZN=$abc$71324$new_n15117
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[4] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15117 ZN=$abc$71324$new_n15118
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3159 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15118 ZN=$abc$71324$new_n15119
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[4] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15119 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15120
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3057 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15120 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71241
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[5] A2=$abc$71324$new_n15003 ZN=$abc$71324$new_n15122
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ir[5] A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15123
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[5] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15124
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15123 A3=$abc$71324$new_n15124 ZN=$abc$71324$new_n15125
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[5] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15125 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15126
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3276 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15126 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15127
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[5] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15127 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15128
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15128 ZN=$abc$71324$new_n15129
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[5] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15129 C=$abc$71324$new_n15002 ZN=$abc$71324$new_n15130
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15122 A2=$abc$71324$new_n15130 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15131
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[5] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 C=$abc$71324$new_n15131 ZN=$abc$71324$new_n15132
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[69] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15133
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[53] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15134
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15133 A2=$abc$71324$new_n15134 B=$abc$71324$new_n15037 C=$abc$71324$new_n15132 ZN=$abc$71324$new_n15135
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[5] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15135 ZN=$abc$71324$new_n15136
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3161 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15136 ZN=$abc$71324$new_n15137
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[5] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15137 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15138
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3056 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15138 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71243
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.ir[6] A2=$abc$71324$new_n15003 ZN=$abc$71324$new_n15140
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[6] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15141
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3099 A2=$abc$71324$new_n15022 B=$abc$71324$new_n15141 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15142
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[6] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15142 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15143
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3277 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15143 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15144
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[6] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15144 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15145
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15145 ZN=$abc$71324$new_n15146
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[6] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15146 C=$abc$71324$new_n15002 ZN=$abc$71324$new_n15147
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15140 A2=$abc$71324$new_n15147 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15148
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=alu_m.result[6] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 C=$abc$71324$new_n15148 ZN=$abc$71324$new_n15149
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[54] A2=$abc$71324$new_n3392 ZN=$abc$71324$new_n15150
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n3391 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15151
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15150 A2=$abc$71324$new_n15151 B=$abc$71324$new_n15037 C=$abc$71324$new_n15149 ZN=$abc$71324$new_n15152
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[6] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15152 ZN=$abc$71324$new_n15153
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3162 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15153 ZN=$abc$71324$new_n15154
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[6] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15154 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15155
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3055 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15155 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[7] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15157
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3098 A2=$abc$71324$new_n15022 B=$abc$71324$new_n15157 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15158
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[7] A2=$abc$71324$new_n15020 B=$abc$71324$new_n15158 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15159
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3278 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15159 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15160
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[7] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15160 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15161
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15161 ZN=$abc$71324$new_n15162
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3098 A2=$abc$71324$new_n15003 B=$abc$71324$new_n15030 ZN=$abc$71324$new_n15163
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[7] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15162 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15164
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=alu_m.result[7] A2=$abc$71324$new_n15030 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15165
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=bus_control_m.prefetch_ir_o[71] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15166
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=bus_control_m.prefetch_ir_o[55] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15033 ZN=$abc$71324$new_n15167
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=$abc$71324$new_n15164 A2=$abc$71324$new_n15165 B1=$abc$71324$new_n15166 B2=$abc$71324$new_n15167 C=$abc$71324$new_n15037 ZN=$abc$71324$new_n15168
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.data_read_o[7] A2=$abc$71324$new_n15037 B=$abc$71324$new_n15042 C=$abc$71324$new_n15168 ZN=$abc$71324$new_n15169
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3163 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15169 ZN=$abc$71324$new_n15170
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[7] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15170 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15171
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3054 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15171 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[8] A2=$abc$71324$new_n14996 ZN=$abc$71324$new_n15173
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[8] A2=$abc$71324$new_n15018 ZN=$abc$71324$new_n15174
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[8] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15175
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n15022 B=$abc$71324$new_n15175 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15176
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn_output[8] I1=memory_registers_m.Dn_output[7] S=registers_m.size[0] Z=$abc$71324$new_n15177
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15177 B=$abc$71324$new_n15176 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15178
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15174 A2=$abc$71324$new_n15178 B=$abc$71324$new_n15015 ZN=$abc$71324$new_n15179
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.usp[8] A2=$abc$71324$new_n15015 B=$abc$71324$new_n15179 ZN=$abc$71324$new_n15180
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[8] A2=$abc$71324$new_n15013 ZN=$abc$71324$new_n15181
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15013 A2=$abc$71324$new_n15180 B=$abc$71324$new_n15181 C=$abc$71324$new_n15012 ZN=$abc$71324$new_n15182
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc_valid[8] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15182 ZN=$abc$71324$new_n15183
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15002 A2=$abc$71324$new_n15183 ZN=$abc$71324$new_n15184
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[8] A2=$abc$71324$new_n15030 B1=$abc$71324$new_n15163 B2=$abc$71324$new_n15184 ZN=$abc$71324$new_n15185
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.size[0] A2=bus_control_m.prefetch_ir_o[71] B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15186
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[56] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[72] ZN=$abc$71324$new_n15187
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15034 A2=$abc$71324$new_n15185 B1=$abc$71324$new_n15186 B2=$abc$71324$new_n15187 ZN=$abc$71324$new_n15188
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.size[0] A2=bus_control_m.data_read_o[7] B=$abc$71324$new_n15037 ZN=$abc$71324$new_n15189
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[0] A2=$abc$71324$new_n3208 B=$abc$71324$new_n15189 ZN=$abc$71324$new_n15190
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15036 A2=$abc$71324$new_n15188 B=$abc$71324$new_n15190 C=$abc$71324$new_n15042 ZN=$abc$71324$new_n15191
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3164 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15191 ZN=$abc$71324$new_n15192
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[8] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15192 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15193
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15173 A2=$abc$71324$new_n15193 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71249
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[9] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15195
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[9] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15196
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3100 A2=$abc$71324$new_n15022 B=$abc$71324$new_n15196 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15197
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn_output[9] I1=memory_registers_m.Dn_output[7] S=registers_m.size[0] Z=$abc$71324$new_n15198
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15198 B=$abc$71324$new_n15197 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15199
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3279 A2=$abc$71324$new_n15019 B=$abc$71324$new_n15199 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15200
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[9] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15200 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15201
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3124 A2=$abc$71324$new_n15014 B=$abc$71324$new_n15201 C=$abc$71324$new_n15012 ZN=$abc$71324$new_n15202
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[9] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15202 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15203
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15195 A2=$abc$71324$new_n15203 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15204
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[57] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[73] ZN=$abc$71324$new_n15205
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15205 ZN=$abc$71324$new_n15206
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15204 A2=$abc$71324$new_n15206 ZN=$abc$71324$new_n15207
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=bus_control_m.data_read_o[9] ZN=$abc$71324$new_n15208
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15207 B1=$abc$71324$new_n15208 B2=$abc$71324$new_n15189 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15209
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[9] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15209 ZN=$abc$71324$new_n15210
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[9] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15211
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3062 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15210 B2=$abc$71324$new_n15211 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71251
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[58] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[74] ZN=$abc$71324$new_n15213
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[10] A2=$abc$71324$new_n15018 ZN=$abc$71324$new_n15214
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.fault_address_state_o[10] A2=$abc$71324$new_n15022 ZN=$abc$71324$new_n15215
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3101 A2=$abc$71324$new_n15022 B=$abc$71324$new_n15215 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15216
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.Dn_output[10] I1=memory_registers_m.Dn_output[7] S=registers_m.size[0] Z=$abc$71324$new_n15217
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15217 B=$abc$71324$new_n15216 C=$abc$71324$new_n15019 ZN=$abc$71324$new_n15218
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15214 A2=$abc$71324$new_n15218 B=$abc$71324$new_n15015 ZN=$abc$71324$new_n15219
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=memory_registers_m.usp[10] A2=$abc$71324$new_n15015 B=$abc$71324$new_n15219 ZN=$abc$71324$new_n15220
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[10] A2=$abc$71324$new_n15013 ZN=$abc$71324$new_n15221
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15013 A2=$abc$71324$new_n15220 B=$abc$71324$new_n15221 C=$abc$71324$new_n15012 ZN=$abc$71324$new_n15222
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc_valid[10] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15222 ZN=$abc$71324$new_n15223
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15002 A2=$abc$71324$new_n15223 ZN=$abc$71324$new_n15224
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[10] A2=$abc$71324$new_n15030 B1=$abc$71324$new_n15163 B2=$abc$71324$new_n15224 ZN=$abc$71324$new_n15225
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15213 B1=$abc$71324$new_n15225 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15226
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[0] A2=$abc$71324$new_n3210 B=$abc$71324$new_n15189 ZN=$abc$71324$new_n15227
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15036 A2=$abc$71324$new_n15226 B=$abc$71324$new_n15227 C=$abc$71324$new_n15042 ZN=$abc$71324$new_n15228
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.address[10] A2=$abc$71324$new_n15041 ZN=$abc$71324$new_n15229
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15045 A2=$abc$71324$new_n15228 A3=$abc$71324$new_n15229 ZN=$abc$71324$new_n15230
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[10] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15230 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15231
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3061 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15231 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71253
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[11] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15233
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3102 A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15234
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.fault_address_state_o[11] A2=$abc$71324$new_n15021 B=$abc$71324$new_n15234 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15235
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3065 A2=memory_registers_m.Dn_output[7] ZN=$abc$71324$new_n15236
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15236 ZN=$abc$71324$new_n15237
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[0] A2=memory_registers_m.Dn_output[11] B=$abc$71324$new_n15237 ZN=$abc$71324$new_n15238
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15235 A2=$abc$71324$new_n15238 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15239
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.An_output[11] A2=$abc$71324$new_n15018 B=$abc$71324$new_n15239 C=$abc$71324$new_n15015 ZN=$abc$71324$new_n15240
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.usp[11] A2=$abc$71324$new_n15016 ZN=$abc$71324$new_n15241
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n15013 A2=$abc$71324$new_n15240 A3=$abc$71324$new_n15241 B=$abc$71324$new_n15012 ZN=$abc$71324$new_n15242
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[11] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15242 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15243
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15233 A2=$abc$71324$new_n15243 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15244
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[59] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[75] ZN=$abc$71324$new_n15245
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15245 ZN=$abc$71324$new_n15246
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15244 A2=$abc$71324$new_n15246 ZN=$abc$71324$new_n15247
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=bus_control_m.data_read_o[11] ZN=$abc$71324$new_n15248
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15247 B1=$abc$71324$new_n15248 B2=$abc$71324$new_n15189 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15249
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[11] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15249 ZN=$abc$71324$new_n15250
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[11] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15251
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3060 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15250 B2=$abc$71324$new_n15251 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71255
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3033 A2=$abc$71324$new_n15021 ZN=$abc$71324$new_n15253
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=bus_control_m.fault_address_state_o[12] A2=$abc$71324$new_n15021 B=$abc$71324$new_n15253 C=$abc$71324$new_n15020 ZN=$abc$71324$new_n15254
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[0] A2=memory_registers_m.Dn_output[12] B=$abc$71324$new_n15237 ZN=$abc$71324$new_n15255
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15254 A2=$abc$71324$new_n15255 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15256
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=memory_registers_m.An_output[12] A2=$abc$71324$new_n15018 B=$abc$71324$new_n15256 C=$abc$71324$new_n15015 ZN=$abc$71324$new_n15257
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.usp[12] A2=$abc$71324$new_n15016 ZN=$abc$71324$new_n15258
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n15013 A2=$abc$71324$new_n15257 A3=$abc$71324$new_n15258 B=$abc$71324$new_n15012 ZN=$abc$71324$new_n15259
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc_valid[12] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15259 ZN=$abc$71324$new_n15260
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15002 A2=$abc$71324$new_n15260 ZN=$abc$71324$new_n15261
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[12] A2=$abc$71324$new_n15030 B1=$abc$71324$new_n15163 B2=$abc$71324$new_n15261 ZN=$abc$71324$new_n15262
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[60] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[76] ZN=$abc$71324$new_n15263
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15034 A2=$abc$71324$new_n15262 B1=$abc$71324$new_n15263 B2=$abc$71324$new_n15186 ZN=$abc$71324$new_n15264
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[0] A2=$abc$71324$new_n3212 B=$abc$71324$new_n15189 ZN=$abc$71324$new_n15265
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15036 A2=$abc$71324$new_n15264 B=$abc$71324$new_n15265 C=$abc$71324$new_n15042 ZN=$abc$71324$new_n15266
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3168 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15266 ZN=$abc$71324$new_n15267
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[12] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15267 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15268
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3059 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15268 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71257
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[61] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[77] ZN=$abc$71324$new_n15270
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15270 ZN=$abc$71324$new_n15271
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[13] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15272
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[13] I1=bus_control_m.fault_address_state_o[13] S=$abc$71324$new_n15022 Z=$abc$71324$new_n15273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=$abc$71324$new_n3230 ZN=$abc$71324$new_n15274
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15273 B1=$abc$71324$new_n15274 B2=$abc$71324$new_n15237 ZN=$abc$71324$new_n15275
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[13] A2=$abc$71324$new_n15018 ZN=$abc$71324$new_n15276
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15018 A2=$abc$71324$new_n15275 B=$abc$71324$new_n15276 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15277
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[13] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15277 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15278
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3126 A2=$abc$71324$new_n15014 B=$abc$71324$new_n15278 C=$abc$71324$new_n15012 ZN=$abc$71324$new_n15279
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[13] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15279 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15280
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15272 A2=$abc$71324$new_n15280 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15281
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15271 A2=$abc$71324$new_n15281 ZN=$abc$71324$new_n15282
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=bus_control_m.data_read_o[13] ZN=$abc$71324$new_n15283
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15282 B1=$abc$71324$new_n15283 B2=$abc$71324$new_n15189 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15284
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[13] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15284 ZN=$abc$71324$new_n15285
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[13] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15286
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3058 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15285 B2=$abc$71324$new_n15286 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71259
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.operand1[14] A2=$abc$71324$new_n14996 ZN=$abc$71324$new_n15288
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=bus_control_m.prefetch_ir_o[62] A2=$abc$71324$new_n3391 B1=$abc$71324$new_n3393 B2=bus_control_m.prefetch_ir_o[78] ZN=$abc$71324$new_n15289
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15289 ZN=$abc$71324$new_n15290
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[14] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15291
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[14] I1=bus_control_m.fault_address_state_o[14] S=$abc$71324$new_n15022 Z=$abc$71324$new_n15292
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.size[0] A2=memory_registers_m.Dn_output[14] Z=$abc$71324$new_n15293
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15292 B1=$abc$71324$new_n15293 B2=$abc$71324$new_n15237 ZN=$abc$71324$new_n15294
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[14] A2=$abc$71324$new_n15018 ZN=$abc$71324$new_n15295
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15018 A2=$abc$71324$new_n15294 B=$abc$71324$new_n15295 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15296
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[14] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15296 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15297
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15297 ZN=$abc$71324$new_n15298
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[14] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15298 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15299
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15291 A2=$abc$71324$new_n15299 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15300
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15290 A2=$abc$71324$new_n15300 ZN=$abc$71324$new_n15301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=bus_control_m.data_read_o[14] ZN=$abc$71324$new_n15302
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15301 B1=$abc$71324$new_n15302 B2=$abc$71324$new_n15189 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15303
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[14] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15303 ZN=$abc$71324$new_n15304
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=registers_m.operand2[14] A2=$abc$71324$new_n15045 ZN=$abc$71324$new_n15305
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n14996 A2=$abc$71324$new_n15304 A3=$abc$71324$new_n15305 B=$abc$71324$new_n15288 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71261
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[63] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15307
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n15308
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.size[1] A2=$abc$71324$new_n3065 A3=bus_control_m.prefetch_ir_o[79] ZN=$abc$71324$new_n15309
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15033 A2=$abc$71324$new_n15309 ZN=$abc$71324$new_n15310
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15309 Z=$abc$71324$new_n15311
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15307 A2=$abc$71324$new_n15311 ZN=$abc$71324$new_n15312
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[15] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15313
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.ir[15] I1=bus_control_m.fault_address_state_o[15] S=$abc$71324$new_n15022 Z=$abc$71324$new_n15314
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.size[0] A2=memory_registers_m.Dn_output[15] Z=$abc$71324$new_n15315
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15020 A2=$abc$71324$new_n15314 B1=$abc$71324$new_n15315 B2=$abc$71324$new_n15237 ZN=$abc$71324$new_n15316
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.An_output[15] A2=$abc$71324$new_n15018 ZN=$abc$71324$new_n15317
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n15018 A2=$abc$71324$new_n15316 B=$abc$71324$new_n15317 C=$abc$71324$new_n15016 ZN=$abc$71324$new_n15318
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.usp[15] A2=$abc$71324$new_n15016 B=$abc$71324$new_n15318 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=alu_m.sr[15] A2=$abc$71324$new_n15013 ZN=$abc$71324$new_n15320
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15319 A3=$abc$71324$new_n15320 ZN=$abc$71324$new_n15321
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[15] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15321 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15322
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15313 A2=$abc$71324$new_n15322 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15323
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15312 A2=$abc$71324$new_n15323 ZN=$abc$71324$new_n15324
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3065 A2=bus_control_m.data_read_o[15] ZN=$abc$71324$new_n15325
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15324 B1=$abc$71324$new_n15325 B2=$abc$71324$new_n15189 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15326
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[15] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15326 ZN=$abc$71324$new_n15327
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[15] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15328
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3002 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15327 B2=$abc$71324$new_n15328 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71263
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[64] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15330
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[16] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15331
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=$abc$71324$new_n3064 A2=$abc$71324$new_n15315 Z=$abc$71324$new_n15332
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[16] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15333
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15331 A2=$abc$71324$new_n15333 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15334
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.size[1] A2=$abc$71324$new_n3280 B=$abc$71324$new_n15019 ZN=$abc$71324$new_n15335
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[16] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15336
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15336 ZN=$abc$71324$new_n15337
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[16] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15334 B2=$abc$71324$new_n15337 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15338
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15338 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15339
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[16] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15340
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15339 A3=$abc$71324$new_n15340 B1=$abc$71324$new_n15030 B2=alu_m.result[16] ZN=$abc$71324$new_n15341
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15330 B1=$abc$71324$new_n15341 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15342
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15342 ZN=$abc$71324$new_n15343
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[16] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15344
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.size[0] A2=bus_control_m.data_read_o[7] B1=bus_control_m.data_read_o[15] B2=$abc$71324$new_n3393 ZN=$abc$71324$new_n15345
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=$abc$71324$new_n15036 A2=$abc$71324$new_n15345 Z=$abc$71324$new_n15346
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15343 B1=$abc$71324$new_n15344 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15347
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[16] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15347 ZN=$abc$71324$new_n15348
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[16] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15349
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3095 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15348 B2=$abc$71324$new_n15349 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71265
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[65] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15351
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[17] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15352
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[17] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15353
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15352 A2=$abc$71324$new_n15353 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15354
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[17] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15355
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15355 ZN=$abc$71324$new_n15356
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[17] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15354 B2=$abc$71324$new_n15356 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15357
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15357 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15358
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[17] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15359
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15358 A3=$abc$71324$new_n15359 B1=$abc$71324$new_n15030 B2=alu_m.result[17] ZN=$abc$71324$new_n15360
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15351 B1=$abc$71324$new_n15360 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15361
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15361 ZN=$abc$71324$new_n15362
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[17] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15363
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15362 B1=$abc$71324$new_n15363 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15364
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[17] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15364 ZN=$abc$71324$new_n15365
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[17] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15366
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3093 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15365 B2=$abc$71324$new_n15366 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71267
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[66] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15368
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[18] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15369
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[18] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15370
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15369 A2=$abc$71324$new_n15370 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15371
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[18] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15372
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15372 ZN=$abc$71324$new_n15373
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[18] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15371 B2=$abc$71324$new_n15373 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15374
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15374 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15375
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[18] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15376
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15375 A3=$abc$71324$new_n15376 B1=$abc$71324$new_n15030 B2=alu_m.result[18] ZN=$abc$71324$new_n15377
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15368 B1=$abc$71324$new_n15377 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15378
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15378 ZN=$abc$71324$new_n15379
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[18] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15380
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15379 B1=$abc$71324$new_n15380 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15381
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[18] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15381 ZN=$abc$71324$new_n15382
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[18] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15383
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3091 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15382 B2=$abc$71324$new_n15383 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71269
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[67] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15385
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[19] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15386
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[19] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15387
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15386 A2=$abc$71324$new_n15387 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15388
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[19] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15389
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15389 ZN=$abc$71324$new_n15390
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[19] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15388 B2=$abc$71324$new_n15390 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15391
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15391 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15392
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[19] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15393
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15392 A3=$abc$71324$new_n15393 B1=$abc$71324$new_n15030 B2=alu_m.result[19] ZN=$abc$71324$new_n15394
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15385 B1=$abc$71324$new_n15394 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15395
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15395 ZN=$abc$71324$new_n15396
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[19] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15397
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15396 B1=$abc$71324$new_n15397 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15398
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[19] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15398 ZN=$abc$71324$new_n15399
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[19] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15400
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3089 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15399 B2=$abc$71324$new_n15400 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71271
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3192 A2=$abc$71324$new_n3392 B=$abc$71324$new_n15311 ZN=$abc$71324$new_n15402
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[20] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15403
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[20] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15404
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[20] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15405
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15404 A2=$abc$71324$new_n15405 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15406
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[20] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15407
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15407 ZN=$abc$71324$new_n15408
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[20] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15406 B2=$abc$71324$new_n15408 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15409
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15409 ZN=$abc$71324$new_n15410
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[20] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15410 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15411
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15403 A2=$abc$71324$new_n15411 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15412
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15402 A2=$abc$71324$new_n15412 ZN=$abc$71324$new_n15413
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[20] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15414
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15413 B1=$abc$71324$new_n15414 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15415
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[20] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15415 ZN=$abc$71324$new_n15416
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[20] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15417
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3087 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15416 B2=$abc$71324$new_n15417 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71273
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[69] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15419
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[21] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15420
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[21] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15421
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15420 A2=$abc$71324$new_n15421 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15422
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[21] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15423
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15423 ZN=$abc$71324$new_n15424
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[21] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15422 B2=$abc$71324$new_n15424 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15425
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15425 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15426
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[21] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15427
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15426 A3=$abc$71324$new_n15427 B1=$abc$71324$new_n15030 B2=alu_m.result[21] ZN=$abc$71324$new_n15428
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15419 B1=$abc$71324$new_n15428 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15429
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15429 ZN=$abc$71324$new_n15430
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[21] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15431
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15430 B1=$abc$71324$new_n15431 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15432
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[21] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15432 ZN=$abc$71324$new_n15433
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[21] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15434
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3085 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15433 B2=$abc$71324$new_n15434 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71275
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[22] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15436
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15346 A2=$abc$71324$new_n15436 ZN=$abc$71324$new_n15437
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[70] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15438
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[22] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15439
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[22] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15440
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15439 A2=$abc$71324$new_n15440 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15441
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[22] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15442
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15442 ZN=$abc$71324$new_n15443
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[22] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15441 B2=$abc$71324$new_n15443 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15444
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15444 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15445
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[22] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15446
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15445 A3=$abc$71324$new_n15446 B1=$abc$71324$new_n15030 B2=alu_m.result[22] ZN=$abc$71324$new_n15447
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15438 B1=$abc$71324$new_n15447 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15448
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15036 A2=$abc$71324$new_n15448 B=$abc$71324$new_n15437 ZN=$abc$71324$new_n15449
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15042 A2=$abc$71324$new_n15449 ZN=$abc$71324$new_n15450
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.address[22] A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15450 ZN=$abc$71324$new_n15451
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand2[22] A2=$abc$71324$new_n15044 B=$abc$71324$new_n14996 ZN=$abc$71324$new_n15452
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3083 A2=$abc$71324$new_n14996 B1=$abc$71324$new_n15451 B2=$abc$71324$new_n15452 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71277
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3195 A2=$abc$71324$new_n3393 ZN=$abc$71324$new_n15454
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[23] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15455
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[23] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15456
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[23] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15457
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15456 A2=$abc$71324$new_n15457 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15458
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[23] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15459
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15459 ZN=$abc$71324$new_n15460
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[23] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15458 B2=$abc$71324$new_n15460 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15461
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15461 ZN=$abc$71324$new_n15462
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[23] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15462 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15463
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15455 A2=$abc$71324$new_n15463 ZN=$abc$71324$new_n15464
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n15310 A2=$abc$71324$new_n15454 B1=$abc$71324$new_n15464 B2=$abc$71324$new_n15033 ZN=$abc$71324$new_n15465
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[23] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15466
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15465 B1=$abc$71324$new_n15466 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15467
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[23] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15467 ZN=$abc$71324$new_n15468
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[23] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15469
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3081 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15468 B2=$abc$71324$new_n15469 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71279
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[72] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15471
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[24] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15472
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[24] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15473
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15472 A2=$abc$71324$new_n15473 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15474
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[24] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15475
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15475 ZN=$abc$71324$new_n15476
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[24] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15474 B2=$abc$71324$new_n15476 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15477
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15477 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15478
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[24] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15479
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15478 A3=$abc$71324$new_n15479 B1=$abc$71324$new_n15030 B2=alu_m.result[24] ZN=$abc$71324$new_n15480
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15471 B1=$abc$71324$new_n15480 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15481
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15481 ZN=$abc$71324$new_n15482
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[24] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15483
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15482 B1=$abc$71324$new_n15483 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15484
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[24] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15484 ZN=$abc$71324$new_n15485
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[24] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15486
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3079 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15485 B2=$abc$71324$new_n15486 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71281
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[73] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15488
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[25] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15489
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[25] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15490
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15489 A2=$abc$71324$new_n15490 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15491
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[25] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15492
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15492 ZN=$abc$71324$new_n15493
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[25] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15491 B2=$abc$71324$new_n15493 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15494
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15494 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15495
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[25] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15496
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15495 A3=$abc$71324$new_n15496 B1=$abc$71324$new_n15030 B2=alu_m.result[25] ZN=$abc$71324$new_n15497
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15488 B1=$abc$71324$new_n15497 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15498
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15498 ZN=$abc$71324$new_n15499
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[25] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15500
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15499 B1=$abc$71324$new_n15500 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15501
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[25] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15501 ZN=$abc$71324$new_n15502
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[25] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15503
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3077 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15502 B2=$abc$71324$new_n15503 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71283
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[26] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15505
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15345 A2=$abc$71324$new_n15505 B=$abc$71324$new_n15037 ZN=$abc$71324$new_n15506
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[26] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15507
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[26] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15508
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15507 A2=$abc$71324$new_n15508 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15509
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[26] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15510
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15510 ZN=$abc$71324$new_n15511
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[26] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15509 B2=$abc$71324$new_n15511 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15512
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15512 ZN=$abc$71324$new_n15513
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc_valid[26] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15513 ZN=$abc$71324$new_n15514
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15002 A2=$abc$71324$new_n15514 ZN=$abc$71324$new_n15515
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[26] A2=$abc$71324$new_n15030 B1=$abc$71324$new_n15163 B2=$abc$71324$new_n15515 ZN=$abc$71324$new_n15516
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[74] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15517
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15034 A2=$abc$71324$new_n15516 B1=$abc$71324$new_n15517 B2=$abc$71324$new_n15311 C=$abc$71324$new_n15036 ZN=$abc$71324$new_n15518
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15506 A2=$abc$71324$new_n15518 B=$abc$71324$new_n15042 ZN=$abc$71324$new_n15519
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n3176 A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15519 ZN=$abc$71324$new_n15520
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.operand2[26] A2=$abc$71324$new_n15045 B=$abc$71324$new_n15520 C=$abc$71324$new_n14997 ZN=$abc$71324$new_n15521
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3075 A2=$abc$71324$new_n14997 B=$abc$71324$new_n15521 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71285
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[27] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15523
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15345 A2=$abc$71324$new_n15523 B=$abc$71324$new_n15037 ZN=$abc$71324$new_n15524
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[27] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15525
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[27] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15526
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15525 A2=$abc$71324$new_n15526 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15527
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[27] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15528
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15528 ZN=$abc$71324$new_n15529
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[27] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15527 B2=$abc$71324$new_n15529 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15530
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15530 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15531
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[27] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15532
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15531 A3=$abc$71324$new_n15532 B1=$abc$71324$new_n15030 B2=alu_m.result[27] ZN=$abc$71324$new_n15533
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[75] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15534
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15034 A2=$abc$71324$new_n15533 B1=$abc$71324$new_n15534 B2=$abc$71324$new_n15311 C=$abc$71324$new_n15036 ZN=$abc$71324$new_n15535
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15524 A2=$abc$71324$new_n15535 B=$abc$71324$new_n15042 ZN=$abc$71324$new_n15536
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.address[27] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 ZN=$abc$71324$new_n15537
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3072 A2=$abc$71324$new_n15044 B1=$abc$71324$new_n15536 B2=$abc$71324$new_n15537 ZN=$abc$71324$new_n15538
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=registers_m.operand1[27] I1=$abc$71324$new_n15538 S=$abc$71324$new_n14997 Z=$abc$71324$auto$rtlil.cc:3381:MuxGate$71287
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3199 A2=$abc$71324$new_n3392 B=$abc$71324$new_n15311 ZN=$abc$71324$new_n15540
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=alu_m.result[28] A2=$abc$71324$new_n15030 ZN=$abc$71324$new_n15541
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[28] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15542
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[28] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15543
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15542 A2=$abc$71324$new_n15543 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15544
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[28] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15545
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15545 ZN=$abc$71324$new_n15546
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[28] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15544 B2=$abc$71324$new_n15546 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15547
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15547 ZN=$abc$71324$new_n15548
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.pc_valid[28] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15009 B2=$abc$71324$new_n15548 C=$abc$71324$new_n15163 ZN=$abc$71324$new_n15549
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15541 A2=$abc$71324$new_n15549 B=$abc$71324$new_n15034 ZN=$abc$71324$new_n15550
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15540 A2=$abc$71324$new_n15550 ZN=$abc$71324$new_n15551
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[28] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15552
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15551 B1=$abc$71324$new_n15552 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15553
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[28] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15553 ZN=$abc$71324$new_n15554
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[28] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15555
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3071 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15554 B2=$abc$71324$new_n15555 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71289
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[77] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15557
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[29] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15558
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[29] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15559
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15558 A2=$abc$71324$new_n15559 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15560
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[29] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15561
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15561 ZN=$abc$71324$new_n15562
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[29] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15560 B2=$abc$71324$new_n15562 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15563
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15563 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15564
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.pc_valid[29] A2=$abc$71324$new_n15005 Z=$abc$71324$new_n15565
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15564 A3=$abc$71324$new_n15565 B1=$abc$71324$new_n15030 B2=alu_m.result[29] ZN=$abc$71324$new_n15566
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15557 B1=$abc$71324$new_n15566 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15567
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15567 ZN=$abc$71324$new_n15568
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[29] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15569
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15568 B1=$abc$71324$new_n15569 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15570
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[29] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15570 ZN=$abc$71324$new_n15571
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[29] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15572
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3069 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15571 B2=$abc$71324$new_n15572 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71291
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.prefetch_ir_o[78] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15574
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[30] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15575
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[30] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15576
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15575 A2=$abc$71324$new_n15576 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15577
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[30] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15578
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15578 ZN=$abc$71324$new_n15579
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[30] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15577 B2=$abc$71324$new_n15579 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15580
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15580 B=$abc$71324$new_n15010 ZN=$abc$71324$new_n15581
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3288 A2=$abc$71324$new_n14999 A3=$abc$71324$new_n15004 ZN=$abc$71324$new_n15582
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n15163 A2=$abc$71324$new_n15581 A3=$abc$71324$new_n15582 B1=$abc$71324$new_n15030 B2=alu_m.result[30] ZN=$abc$71324$new_n15583
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15311 A2=$abc$71324$new_n15574 B1=$abc$71324$new_n15583 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15584
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15584 ZN=$abc$71324$new_n15585
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[30] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15586
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15037 A2=$abc$71324$new_n15585 B1=$abc$71324$new_n15586 B2=$abc$71324$new_n15346 C=$abc$71324$new_n15041 ZN=$abc$71324$new_n15587
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=registers_m.address[30] A2=$abc$71324$new_n15041 B=$abc$71324$new_n15044 C=$abc$71324$new_n15587 ZN=$abc$71324$new_n15588
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.operand2[30] A2=$abc$71324$new_n15045 B=$abc$71324$new_n14997 ZN=$abc$71324$new_n15589
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3067 A2=$abc$71324$new_n14997 B1=$abc$71324$new_n15588 B2=$abc$71324$new_n15589 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71293
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=bus_control_m.data_read_o[31] A2=$abc$71324$new_n3391 ZN=$abc$71324$new_n15591
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15346 A2=$abc$71324$new_n15591 ZN=$abc$71324$new_n15592
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=bus_control_m.fault_address_state_o[31] A2=$abc$71324$new_n15020 A3=$abc$71324$new_n15022 ZN=$abc$71324$new_n15593
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=memory_registers_m.Dn_output[31] A2=$abc$71324$new_n3392 B=$abc$71324$new_n15237 C=$abc$71324$new_n15332 ZN=$abc$71324$new_n15594
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n15593 A2=$abc$71324$new_n15594 B=$abc$71324$new_n15018 ZN=$abc$71324$new_n15595
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.An_output[31] B=$abc$71324$new_n15335 ZN=$abc$71324$new_n15596
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15016 A2=$abc$71324$new_n15596 ZN=$abc$71324$new_n15597
.subckt gf180mcu_fd_sc_mcu9t5v0__oai221_1 A1=memory_registers_m.usp[31] A2=$abc$71324$new_n15016 B1=$abc$71324$new_n15595 B2=$abc$71324$new_n15597 C=$abc$71324$new_n15014 ZN=$abc$71324$new_n15598
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15012 A2=$abc$71324$new_n15598 ZN=$abc$71324$new_n15599
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.pc_valid[31] A2=$abc$71324$new_n15005 B1=$abc$71324$new_n15008 B2=$abc$71324$new_n15599 ZN=$abc$71324$new_n15600
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15002 A2=$abc$71324$new_n15600 ZN=$abc$71324$new_n15601
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=alu_m.result[31] A2=$abc$71324$new_n15030 B1=$abc$71324$new_n15163 B2=$abc$71324$new_n15601 ZN=$abc$71324$new_n15602
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n15186 A2=$abc$71324$new_n15308 B1=$abc$71324$new_n15602 B2=$abc$71324$new_n15034 ZN=$abc$71324$new_n15603
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15036 A2=$abc$71324$new_n15603 B=$abc$71324$new_n15592 ZN=$abc$71324$new_n15604
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15042 A2=$abc$71324$new_n15604 ZN=$abc$71324$new_n15605
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.address[31] A2=$abc$71324$new_n15042 B=$abc$71324$new_n15045 C=$abc$71324$new_n15605 ZN=$abc$71324$new_n15606
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.operand2[31] A2=$abc$71324$new_n15044 B=$abc$71324$new_n14996 ZN=$abc$71324$new_n15607
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3049 A2=$abc$71324$new_n14996 B1=$abc$71324$new_n15606 B2=$abc$71324$new_n15607 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71295
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[7] A2=memory_registers_m.micro_data[8] A3=memory_registers_m.micro_data[9] ZN=$abc$71324$new_n15609
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[10] A2=$abc$71324$new_n15609 ZN=$abc$71324$new_n15610
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_data[10] A2=$abc$71324$new_n15609 Z=$abc$71324$new_n15611
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15610 A2=$abc$71324$new_n15611 ZN=$abc$71324$new_n15612
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3252 A2=memory_registers_m.micro_data[10] B1=$abc$71324$new_n15612 B2=$abc$71324$new_n3224 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71297
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3253 A2=memory_registers_m.micro_data[10] B1=$abc$71324$new_n15612 B2=$abc$71324$new_n3225 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71299
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=$abc$71324$new_n3254 A2=memory_registers_m.micro_data[10] B1=$abc$71324$new_n15612 B2=$abc$71324$new_n3226 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71301
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ea_type[3] A2=$abc$71324$new_n15611 ZN=$abc$71324$new_n15616
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15610 A2=$abc$71324$new_n15616 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71303
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3250 A2=memory_registers_m.micro_data[6] ZN=$abc$71324$new_n15618
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3250 A2=$abc$71324$new_n3251 ZN=$abc$71324$new_n15619
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[5] A2=memory_registers_m.micro_data[6] ZN=$abc$71324$new_n15620
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=memory_registers_m.micro_data[3] A2=memory_registers_m.micro_data[4] A3=$abc$71324$new_n15619 B=$abc$71324$new_n15620 ZN=$abc$71324$new_n15621
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n3249 A2=memory_registers_m.micro_data[4] ZN=$abc$71324$new_n15622
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3249 A2=memory_registers_m.micro_data[4] A3=$abc$71324$new_n15619 ZN=$abc$71324$new_n15623
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n3249 A2=memory_registers_m.micro_data[4] ZN=$abc$71324$new_n15624
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15619 A2=$abc$71324$new_n15624 ZN=$abc$71324$new_n15625
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[3] A2=memory_registers_m.micro_data[4] ZN=$abc$71324$new_n15626
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=memory_registers_m.micro_data[3] A2=memory_registers_m.micro_data[4] A3=$abc$71324$new_n6890 A4=$abc$71324$new_n15618 Z=$abc$71324$new_n15627
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=$abc$71324$new_n4070 I1=$abc$71324$new_n4192 S=registers_m.ir[3] Z=$abc$71324$new_n15628
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[5] A2=$abc$71324$new_n3251 A3=$abc$71324$new_n15624 ZN=$abc$71324$new_n15629
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3249 A2=$abc$71324$new_n15618 B1=$abc$71324$new_n15627 B2=$abc$71324$new_n15628 C=$abc$71324$new_n15629 ZN=$abc$71324$new_n15630
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ir[6] A2=$abc$71324$new_n15619 A3=$abc$71324$new_n15626 B=$abc$71324$new_n15630 ZN=$abc$71324$new_n15631
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi211_1 A1=$abc$71324$new_n3284 A2=$abc$71324$new_n15625 B=$abc$71324$new_n15631 C=$abc$71324$new_n15623 ZN=$abc$71324$new_n15632
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[3] A2=$abc$71324$new_n15623 B=$abc$71324$new_n15632 ZN=$abc$71324$new_n15633
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3223 A2=$abc$71324$new_n15621 B=$abc$71324$new_n15633 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71305
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=$abc$71324$new_n3098 A2=$abc$71324$new_n15619 A3=$abc$71324$new_n15626 ZN=$abc$71324$new_n15635
.subckt gf180mcu_fd_sc_mcu9t5v0__nor4_1 A1=memory_registers_m.micro_data[3] A2=memory_registers_m.micro_data[4] A3=memory_registers_m.micro_data[5] A4=$abc$71324$new_n3251 ZN=$abc$71324$new_n15636
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n15618 A2=$abc$71324$new_n15622 B1=$abc$71324$new_n15625 B2=registers_m.movem_modreg[4] C=$abc$71324$new_n15636 ZN=$abc$71324$new_n15637
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.ea_mod[1] A2=$abc$71324$new_n15621 B1=$abc$71324$new_n15623 B2=registers_m.ir[4] C=$abc$71324$new_n15635 ZN=$abc$71324$new_n15638
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15637 A2=$abc$71324$new_n15638 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71307
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.ea_mod[2] A2=$abc$71324$new_n15621 ZN=$abc$71324$new_n15640
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3003 A2=$abc$71324$new_n3251 B=memory_registers_m.micro_data[5] ZN=$abc$71324$new_n15641
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=registers_m.ir[3] A2=$abc$71324$new_n3250 B1=$abc$71324$new_n15641 B2=$abc$71324$new_n3249 ZN=$abc$71324$new_n15642
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[4] A2=$abc$71324$new_n15642 ZN=$abc$71324$new_n15643
.subckt gf180mcu_fd_sc_mcu9t5v0__and2_1 A1=registers_m.ir[5] A2=memory_registers_m.micro_data[3] Z=$abc$71324$new_n15644
.subckt gf180mcu_fd_sc_mcu9t5v0__oai22_1 A1=memory_registers_m.micro_data[3] A2=registers_m.movem_modreg[5] B1=$abc$71324$new_n15644 B2=memory_registers_m.micro_data[4] ZN=$abc$71324$new_n15645
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.micro_data[6] A2=$abc$71324$new_n15626 B1=$abc$71324$new_n15645 B2=$abc$71324$new_n3250 ZN=$abc$71324$new_n15646
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15643 A2=$abc$71324$new_n15646 ZN=$abc$71324$new_n15647
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15640 A2=$abc$71324$new_n15647 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71309
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[1] A2=memory_registers_m.micro_data[0] ZN=$abc$71324$new_n15649
.subckt gf180mcu_fd_sc_mcu9t5v0__mux2_1 I0=memory_registers_m.micro_data[1] I1=$abc$71324$new_n15649 S=$abc$71324$new_n3247 Z=$abc$71324$new_n15650
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3247 A2=memory_registers_m.micro_data[1] A3=memory_registers_m.micro_data[0] Z=$abc$71324$new_n15651
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[2] A2=$abc$71324$new_n3248 A3=memory_registers_m.micro_data[0] ZN=$abc$71324$new_n15652
.subckt gf180mcu_fd_sc_mcu9t5v0__and3_1 A1=$abc$71324$new_n3247 A2=$abc$71324$new_n3248 A3=memory_registers_m.micro_data[0] Z=$abc$71324$new_n15653
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=registers_m.ea_reg[0] A2=$abc$71324$new_n15650 B1=$abc$71324$new_n15651 B2=registers_m.movem_modreg[0] ZN=$abc$71324$new_n15654
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.ir[9] A2=$abc$71324$new_n15652 B1=$abc$71324$new_n15653 B2=registers_m.ir[0] C1=memory_registers_m.micro_data[2] C2=$abc$71324$new_n15649 ZN=$abc$71324$new_n15655
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15654 A2=$abc$71324$new_n15655 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71311
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=memory_registers_m.micro_data[2] A2=$abc$71324$new_n15649 B1=$abc$71324$new_n15653 B2=registers_m.ir[1] ZN=$abc$71324$new_n15657
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=registers_m.ea_reg[1] A2=$abc$71324$new_n15650 B1=$abc$71324$new_n15651 B2=registers_m.movem_modreg[1] C1=$abc$71324$new_n15652 C2=registers_m.ir[10] ZN=$abc$71324$new_n15658
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15657 A2=$abc$71324$new_n15658 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71313
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=$abc$71324$new_n3283 A2=$abc$71324$new_n15651 B1=$abc$71324$new_n15652 B2=$abc$71324$new_n3102 C=$abc$71324$new_n15653 ZN=$abc$71324$new_n15660
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=registers_m.ir[2] A2=$abc$71324$new_n15653 B=$abc$71324$new_n15660 ZN=$abc$71324$new_n15661
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3228 A2=$abc$71324$new_n15650 B=$abc$71324$new_n15661 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71315
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[25] A2=$abc$71324$new_n3243 ZN=$abc$71324$new_n15663
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[22] A2=memory_registers_m.micro_data[23] ZN=$abc$71324$new_n15664
.subckt gf180mcu_fd_sc_mcu9t5v0__nor3_1 A1=memory_registers_m.micro_data[22] A2=memory_registers_m.micro_data[23] A3=$abc$71324$new_n15663 ZN=$abc$71324$new_n15665
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[25] A2=$abc$71324$new_n3243 ZN=$abc$71324$new_n15666
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_data[25] A2=$abc$71324$new_n3243 Z=$abc$71324$new_n15667
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[22] A2=memory_registers_m.micro_data[23] ZN=$abc$71324$new_n15668
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15667 A2=$abc$71324$new_n15668 ZN=$abc$71324$new_n15669
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n4069 A2=$abc$71324$new_n15669 ZN=$abc$71324$new_n15670
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=memory_registers_m.micro_data[25] A2=memory_registers_m.micro_data[24] ZN=$abc$71324$new_n15671
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=registers_m.size[0] A2=memory_registers_m.micro_data[22] B=$abc$71324$new_n3242 C=$abc$71324$new_n15671 ZN=$abc$71324$new_n15672
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=memory_registers_m.micro_data[22] A2=$abc$71324$new_n3242 Z=$abc$71324$new_n15673
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15663 A2=$abc$71324$new_n15673 ZN=$abc$71324$new_n15674
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n3383 A2=$abc$71324$new_n15665 B1=$abc$71324$new_n15674 B2=$abc$71324$new_n6892 ZN=$abc$71324$new_n15675
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15670 A2=$abc$71324$new_n15672 A3=$abc$71324$new_n15675 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71317
.subckt gf180mcu_fd_sc_mcu9t5v0__nor2_1 A1=$abc$71324$new_n15667 A2=$abc$71324$new_n15673 ZN=$abc$71324$new_n15677
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15664 A2=$abc$71324$new_n15666 ZN=$abc$71324$new_n15678
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=memory_registers_m.micro_data[22] A2=$abc$71324$new_n3242 ZN=$abc$71324$new_n15679
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=memory_registers_m.micro_data[22] A2=$abc$71324$new_n3242 A3=$abc$71324$new_n15666 ZN=$abc$71324$new_n15680
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi22_1 A1=$abc$71324$new_n4069 A2=$abc$71324$new_n15678 B1=$abc$71324$new_n15680 B2=registers_m.ir[7] ZN=$abc$71324$new_n15681
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=registers_m.ir[7] A2=$abc$71324$new_n15667 A3=$abc$71324$new_n15668 B=registers_m.ir[6] ZN=$abc$71324$new_n15682
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n15677 A2=$abc$71324$new_n15681 B=$abc$71324$new_n15682 ZN=$abc$71324$new_n15683
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=registers_m.ir[12] A2=registers_m.ir[13] A3=$abc$71324$new_n15665 ZN=$abc$71324$new_n15684
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=registers_m.size[1] A2=memory_registers_m.micro_data[23] B=$abc$71324$new_n15671 ZN=$abc$71324$new_n15685
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=registers_m.ir[8] A2=$abc$71324$new_n15663 A3=$abc$71324$new_n15679 B1=$abc$71324$new_n15685 B2=memory_registers_m.micro_data[22] ZN=$abc$71324$new_n15686
.subckt gf180mcu_fd_sc_mcu9t5v0__clkinv_1 I=$abc$71324$new_n15686 ZN=$abc$71324$new_n15687
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n15683 A2=$abc$71324$new_n15684 A3=$abc$71324$new_n15687 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71319
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=registers_m.size[2] A2=$abc$71324$new_n15664 ZN=$abc$71324$new_n15689
.subckt gf180mcu_fd_sc_mcu9t5v0__nand2_1 A1=$abc$71324$new_n15668 A2=$abc$71324$new_n15689 ZN=$abc$71324$new_n15690
.subckt gf180mcu_fd_sc_mcu9t5v0__oai32_1 A1=$abc$71324$new_n6892 A2=$abc$71324$new_n15663 A3=$abc$71324$new_n15673 B1=$abc$71324$new_n15678 B2=$abc$71324$new_n4069 ZN=$abc$71324$new_n15691
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n3033 A2=$abc$71324$new_n15665 B=$abc$71324$new_n15691 ZN=$abc$71324$new_n15692
.subckt gf180mcu_fd_sc_mcu9t5v0__oai33_1 A1=$abc$71324$new_n3099 A2=$abc$71324$new_n15667 A3=$abc$71324$new_n15673 B1=$abc$71324$new_n15679 B2=$abc$71324$new_n15663 B3=$abc$71324$new_n3003 ZN=$abc$71324$new_n15693
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi221_1 A1=registers_m.ir[7] A2=$abc$71324$new_n15669 B1=$abc$71324$new_n15671 B2=$abc$71324$new_n15690 C=$abc$71324$new_n15693 ZN=$abc$71324$new_n15694
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n4192 A2=$abc$71324$new_n15680 B=$abc$71324$new_n15692 C=$abc$71324$new_n15694 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71321
.subckt gf180mcu_fd_sc_mcu9t5v0__xor2_1 A1=registers_m.offset[0] A2=registers_m.index[0] Z=$abc$71324$new_n15696
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi222_1 A1=bus_control_m.prefetch_ir_o[48] A2=$abc$71324$new_n13219 B1=$abc$71324$new_n13241 B2=$abc$71324$new_n15696 C1=$abc$71324$new_n13221 C2=bus_control_m.prefetch_ir_o[64] ZN=$abc$71324$new_n15697
.subckt gf180mcu_fd_sc_mcu9t5v0__or2_1 A1=registers_m.index[0] A2=$abc$71324$new_n13196 Z=$abc$71324$new_n15698
.subckt gf180mcu_fd_sc_mcu9t5v0__nand3_1 A1=$abc$71324$new_n13197 A2=$abc$71324$new_n13204 A3=$abc$71324$new_n15698 ZN=$abc$71324$new_n15699
.subckt gf180mcu_fd_sc_mcu9t5v0__oai211_1 A1=$abc$71324$new_n8383 A2=$abc$71324$new_n8533 B=$abc$71324$new_n13228 C=$abc$71324$new_n13492 ZN=$abc$71324$new_n15700
.subckt gf180mcu_fd_sc_mcu9t5v0__aoi21_1 A1=$abc$71324$new_n13226 A2=$abc$71324$new_n13245 B=$abc$71324$new_n13228 ZN=$abc$71324$new_n15701
.subckt gf180mcu_fd_sc_mcu9t5v0__oai31_1 A1=$abc$71324$new_n13212 A2=$abc$71324$new_n13217 A3=$abc$71324$new_n15701 B=registers_m.address[0] ZN=$abc$71324$new_n15702
.subckt gf180mcu_fd_sc_mcu9t5v0__and4_1 A1=$abc$71324$new_n15697 A2=$abc$71324$new_n15699 A3=$abc$71324$new_n15700 A4=$abc$71324$new_n15702 Z=$abc$71324$new_n15703
.subckt gf180mcu_fd_sc_mcu9t5v0__oai21_1 A1=$abc$71324$new_n3271 A2=$abc$71324$new_n13215 B=$abc$71324$new_n15703 ZN=$abc$71324$auto$rtlil.cc:3381:MuxGate$71323
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68589 Q=alu_m.divider[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68593 Q=alu_m.divider[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68597 Q=alu_m.divider[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68601 Q=alu_m.divider[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68605 Q=alu_m.divider[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68609 Q=alu_m.divider[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68613 Q=alu_m.divider[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68617 Q=alu_m.divider[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68621 Q=alu_m.divider[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68625 Q=alu_m.divider[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68629 Q=alu_m.divider[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68633 Q=alu_m.divider[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68637 Q=alu_m.divider[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68641 Q=alu_m.divider[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68645 Q=alu_m.divider[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68649 Q=alu_m.divider[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68651 Q=alu_m.sr[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68653 Q=alu_m.sr[8] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68655 Q=alu_m.sr[9] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68657 Q=alu_m.sr[10] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68659 Q=alu_m.sr[13] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68661 Q=alu_m.sr[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68663 Q=alu_m.sr[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68665 Q=alu_m.sr[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68667 Q=alu_m.sr[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68669 Q=alu_m.result[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68671 Q=alu_m.result[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68673 Q=alu_m.result[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68675 Q=alu_m.result[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68677 Q=alu_m.result[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68679 Q=alu_m.result[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68681 Q=alu_m.result[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68683 Q=alu_m.result[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68685 Q=alu_m.result[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68687 Q=alu_m.result[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68689 Q=alu_m.result[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68691 Q=alu_m.result[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68693 Q=alu_m.result[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68695 Q=alu_m.result[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68697 Q=alu_m.result[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68699 Q=alu_m.result[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68701 Q=alu_m.result[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68703 Q=alu_m.result[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68705 Q=alu_m.result[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68707 Q=alu_m.result[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68709 Q=alu_m.result[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68711 Q=alu_m.result[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68713 Q=alu_m.result[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68715 Q=alu_m.result[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68717 Q=alu_m.divider[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68719 Q=alu_m.divider[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68721 Q=alu_m.divider[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68723 Q=alu_m.divider[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68725 Q=alu_m.divider[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68727 Q=alu_m.divider[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68729 Q=alu_m.divider[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68731 Q=alu_m.divider[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68733 Q=alu_m.divider[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68735 Q=alu_m.divider[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68737 Q=alu_m.divider[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68739 Q=alu_m.divider[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68741 Q=alu_m.divider[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68743 Q=alu_m.divider[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68745 Q=alu_m.divider[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68749 Q=alu_m.divider[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68751 Q=alu_m.result[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68753 Q=alu_m.result[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68755 Q=alu_m.result[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68757 Q=alu_m.result[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68759 Q=alu_m.result[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68761 Q=alu_m.result[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68763 Q=alu_m.result[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68765 Q=alu_m.result[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68767 Q=alu_m.sr[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68769 Q=alu_m.alu_signal RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68771 Q=alu_m.interrupt_mask_copy[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68773 Q=alu_m.interrupt_mask_copy[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68775 Q=alu_m.interrupt_mask_copy[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68777 Q=alu_m.was_interrupt RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68781 Q=alu_m.quotient[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68785 Q=alu_m.quotient[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68789 Q=alu_m.quotient[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68793 Q=alu_m.quotient[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68797 Q=alu_m.quotient[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68801 Q=alu_m.quotient[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68805 Q=alu_m.quotient[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68809 Q=alu_m.quotient[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68813 Q=alu_m.quotient[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68817 Q=alu_m.quotient[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68821 Q=alu_m.quotient[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68825 Q=alu_m.quotient[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68829 Q=alu_m.quotient[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68833 Q=alu_m.quotient[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68837 Q=alu_m.quotient[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68841 Q=alu_m.quotient[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68845 Q=alu_m.quotient[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68847 Q=alu_m.div_count[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68849 Q=alu_m.div_count[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68851 Q=alu_m.div_count[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68853 Q=alu_m.div_count[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68855 Q=alu_m.div_count[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68857 Q=alu_m.dividend[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68859 Q=alu_m.dividend[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68861 Q=alu_m.dividend[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68863 Q=alu_m.dividend[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68865 Q=alu_m.dividend[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68867 Q=alu_m.dividend[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68869 Q=alu_m.dividend[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68871 Q=alu_m.dividend[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68873 Q=alu_m.dividend[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68875 Q=alu_m.dividend[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68877 Q=alu_m.dividend[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68879 Q=alu_m.dividend[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68881 Q=alu_m.dividend[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68883 Q=alu_m.dividend[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68885 Q=alu_m.dividend[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68887 Q=alu_m.dividend[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68889 Q=alu_m.dividend[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68891 Q=alu_m.dividend[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68893 Q=alu_m.dividend[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68895 Q=alu_m.dividend[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68897 Q=alu_m.dividend[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68899 Q=alu_m.dividend[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68901 Q=alu_m.dividend[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68903 Q=alu_m.dividend[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68905 Q=alu_m.dividend[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68907 Q=alu_m.dividend[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68909 Q=alu_m.dividend[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68911 Q=alu_m.dividend[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68913 Q=alu_m.dividend[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68915 Q=alu_m.dividend[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68917 Q=alu_m.dividend[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68919 Q=alu_m.dividend[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[0] Q=alu_m.muls.a[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[1] Q=alu_m.muls.a[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[2] Q=alu_m.muls.a[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[3] Q=alu_m.muls.a[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[4] Q=alu_m.muls.a[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[5] Q=alu_m.muls.a[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[6] Q=alu_m.muls.a[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[7] Q=alu_m.muls.a[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[8] Q=alu_m.muls.a[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[9] Q=alu_m.muls.a[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[10] Q=alu_m.muls.a[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[11] Q=alu_m.muls.a[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[12] Q=alu_m.muls.a[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[13] Q=alu_m.muls.a[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[14] Q=alu_m.muls.a[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand1[15] Q=alu_m.muls.a[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=alu_m.muls.dataa[16] Q=alu_m.muls.a[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[0] Q=alu_m.muls.b[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[1] Q=alu_m.muls.b[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[2] Q=alu_m.muls.b[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[3] Q=alu_m.muls.b[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[4] Q=alu_m.muls.b[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[5] Q=alu_m.muls.b[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[6] Q=alu_m.muls.b[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[7] Q=alu_m.muls.b[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[8] Q=alu_m.muls.b[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[9] Q=alu_m.muls.b[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[10] Q=alu_m.muls.b[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[11] Q=alu_m.muls.b[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[12] Q=alu_m.muls.b[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[13] Q=alu_m.muls.b[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[14] Q=alu_m.muls.b[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=registers_m.operand2[15] Q=alu_m.muls.b[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=alu_m.muls.datab[16] Q=alu_m.muls.b[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[0] Q=bus_control_m.current_state[0] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[1] Q=bus_control_m.current_state[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[2] Q=bus_control_m.current_state[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[3] Q=bus_control_m.current_state[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[4] Q=bus_control_m.current_state[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6843 Q=bus_control_m.current_state[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6847 Q=bus_control_m.current_state[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[8] Q=bus_control_m.current_state[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[9] Q=bus_control_m.current_state[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6869 Q=bus_control_m.current_state[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[11] Q=bus_control_m.current_state[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[12] Q=bus_control_m.current_state[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6891 Q=bus_control_m.current_state[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[14] Q=bus_control_m.current_state[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[15] Q=bus_control_m.current_state[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:170:map_fsm$6765[16] Q=bus_control_m.current_state[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$abc$58606$auto$fsm_map.cc:118:implement_pattern_cache$6960 Q=bus_control_m.current_state[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68921 Q=bus_control_m.prefetch_ir_o[64]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68923 Q=bus_control_m.prefetch_ir_o[65]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68925 Q=bus_control_m.prefetch_ir_o[66]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68927 Q=bus_control_m.prefetch_ir_o[67]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68929 Q=bus_control_m.prefetch_ir_o[68]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68931 Q=bus_control_m.prefetch_ir_o[69]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68933 Q=bus_control_m.prefetch_ir_o[70]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68935 Q=bus_control_m.prefetch_ir_o[71]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68937 Q=bus_control_m.prefetch_ir_o[72]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68939 Q=bus_control_m.prefetch_ir_o[73]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68941 Q=bus_control_m.prefetch_ir_o[74]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68943 Q=bus_control_m.prefetch_ir_o[75]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68945 Q=bus_control_m.prefetch_ir_o[76]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68947 Q=bus_control_m.prefetch_ir_o[77]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68949 Q=bus_control_m.prefetch_ir_o[78]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68951 Q=bus_control_m.prefetch_ir_o[79]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68953 Q=bus_control_m.data_read_o[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68955 Q=bus_control_m.data_read_o[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68957 Q=bus_control_m.data_read_o[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68959 Q=bus_control_m.data_read_o[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68961 Q=bus_control_m.data_read_o[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68963 Q=bus_control_m.data_read_o[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68965 Q=bus_control_m.data_read_o[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68967 Q=bus_control_m.data_read_o[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68969 Q=bus_control_m.data_read_o[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68971 Q=bus_control_m.data_read_o[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68973 Q=bus_control_m.data_read_o[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68975 Q=bus_control_m.data_read_o[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68977 Q=bus_control_m.data_read_o[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68979 Q=bus_control_m.data_read_o[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68981 Q=bus_control_m.data_read_o[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68983 Q=bus_control_m.data_read_o[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68985 Q=bus_control_m.prefetch_ir_o[48]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68987 Q=bus_control_m.prefetch_ir_o[49]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68989 Q=bus_control_m.prefetch_ir_o[50]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68991 Q=bus_control_m.prefetch_ir_o[51]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68993 Q=bus_control_m.prefetch_ir_o[52]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68995 Q=bus_control_m.prefetch_ir_o[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68997 Q=bus_control_m.prefetch_ir_o[54]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$68999 Q=bus_control_m.prefetch_ir_o[55]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69001 Q=bus_control_m.prefetch_ir_o[56]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69003 Q=bus_control_m.prefetch_ir_o[57]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69005 Q=bus_control_m.prefetch_ir_o[58]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69007 Q=bus_control_m.prefetch_ir_o[59]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69009 Q=bus_control_m.prefetch_ir_o[60]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69011 Q=bus_control_m.prefetch_ir_o[61]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69013 Q=bus_control_m.prefetch_ir_o[62]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69015 Q=bus_control_m.prefetch_ir_o[63]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69017 Q=bus_control_m.prefetch_ir_o[32]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69019 Q=bus_control_m.prefetch_ir_o[33]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69021 Q=bus_control_m.prefetch_ir_o[34]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69023 Q=bus_control_m.prefetch_ir_o[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69025 Q=bus_control_m.prefetch_ir_o[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69027 Q=bus_control_m.prefetch_ir_o[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69029 Q=bus_control_m.prefetch_ir_o[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69031 Q=bus_control_m.prefetch_ir_o[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69033 Q=bus_control_m.prefetch_ir_o[40]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69035 Q=bus_control_m.prefetch_ir_o[41]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69037 Q=bus_control_m.prefetch_ir_o[42]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69039 Q=bus_control_m.prefetch_ir_o[43]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69041 Q=bus_control_m.prefetch_ir_o[44]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69043 Q=bus_control_m.prefetch_ir_o[45]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69045 Q=bus_control_m.prefetch_ir_o[46]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69047 Q=bus_control_m.prefetch_ir_o[47]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69049 Q=bus_control_m.STB_O RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69051 Q=bus_control_m.interrupt_trap_o[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69053 Q=bus_control_m.interrupt_trap_o[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69055 Q=bus_control_m.interrupt_trap_o[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69057 Q=bus_control_m.interrupt_trap_o[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69059 Q=bus_control_m.interrupt_trap_o[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69061 Q=bus_control_m.interrupt_trap_o[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69063 Q=bus_control_m.interrupt_trap_o[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69065 Q=bus_control_m.interrupt_trap_o[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69067 Q=bus_control_m.reset_counter[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69069 Q=bus_control_m.reset_counter[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69071 Q=bus_control_m.reset_counter[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69073 Q=bus_control_m.reset_counter[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69075 Q=bus_control_m.reset_counter[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69077 Q=bus_control_m.reset_counter[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69079 Q=bus_control_m.reset_counter[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69081 Q=bus_control_m.reset_counter[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69083 Q=bus_control_m.CYC_O RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69085 Q=bus_control_m.ADR_O[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69087 Q=bus_control_m.ADR_O[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69089 Q=bus_control_m.ADR_O[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69091 Q=bus_control_m.ADR_O[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69093 Q=bus_control_m.ADR_O[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69095 Q=bus_control_m.ADR_O[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69097 Q=bus_control_m.ADR_O[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69099 Q=bus_control_m.ADR_O[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69101 Q=bus_control_m.ADR_O[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69103 Q=bus_control_m.ADR_O[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69105 Q=bus_control_m.ADR_O[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69107 Q=bus_control_m.ADR_O[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69109 Q=bus_control_m.ADR_O[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69111 Q=bus_control_m.ADR_O[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69113 Q=bus_control_m.ADR_O[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69115 Q=bus_control_m.ADR_O[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69117 Q=bus_control_m.ADR_O[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69119 Q=bus_control_m.ADR_O[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69121 Q=bus_control_m.ADR_O[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69123 Q=bus_control_m.ADR_O[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69125 Q=bus_control_m.ADR_O[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69127 Q=bus_control_m.ADR_O[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69129 Q=bus_control_m.ADR_O[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69131 Q=bus_control_m.ADR_O[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69133 Q=bus_control_m.ADR_O[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69135 Q=bus_control_m.ADR_O[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69137 Q=bus_control_m.ADR_O[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69139 Q=bus_control_m.ADR_O[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69141 Q=bus_control_m.ADR_O[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69143 Q=bus_control_m.ADR_O[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69145 Q=bus_control_m.DAT_O[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69147 Q=bus_control_m.DAT_O[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69149 Q=bus_control_m.DAT_O[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69151 Q=bus_control_m.DAT_O[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69153 Q=bus_control_m.DAT_O[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69155 Q=bus_control_m.DAT_O[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69157 Q=bus_control_m.DAT_O[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69159 Q=bus_control_m.DAT_O[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69161 Q=bus_control_m.DAT_O[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69163 Q=bus_control_m.DAT_O[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69165 Q=bus_control_m.DAT_O[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69167 Q=bus_control_m.DAT_O[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69169 Q=bus_control_m.DAT_O[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69171 Q=bus_control_m.DAT_O[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69173 Q=bus_control_m.DAT_O[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69175 Q=bus_control_m.DAT_O[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69177 Q=bus_control_m.DAT_O[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69179 Q=bus_control_m.DAT_O[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69181 Q=bus_control_m.DAT_O[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69183 Q=bus_control_m.DAT_O[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69185 Q=bus_control_m.DAT_O[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69187 Q=bus_control_m.DAT_O[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69189 Q=bus_control_m.DAT_O[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69191 Q=bus_control_m.DAT_O[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69193 Q=bus_control_m.DAT_O[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69195 Q=bus_control_m.DAT_O[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69197 Q=bus_control_m.DAT_O[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69199 Q=bus_control_m.DAT_O[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69201 Q=bus_control_m.DAT_O[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69203 Q=bus_control_m.DAT_O[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69205 Q=bus_control_m.DAT_O[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69207 Q=bus_control_m.DAT_O[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69209 Q=bus_control_m.SEL_O[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69211 Q=bus_control_m.SEL_O[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69213 Q=bus_control_m.SEL_O[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69215 Q=bus_control_m.SEL_O[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69217 Q=bus_control_m.WE_O RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69219 Q=bus_control_m.SGL_O RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69221 Q=bus_control_m.BLK_O RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69223 Q=bus_control_m.RMW_O RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69225 Q=bus_control_m.CTI_O[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69227 Q=bus_control_m.CTI_O[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69229 Q=bus_control_m.CTI_O[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69231 Q=bus_control_m.fc_o[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69233 Q=bus_control_m.fc_o[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69235 Q=bus_control_m.fc_o[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69237 Q=bus_control_m.reset_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69239 Q=bus_control_m.blocked_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69241 Q=bus_control_m.data_read_o[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69243 Q=bus_control_m.data_read_o[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69245 Q=bus_control_m.data_read_o[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69247 Q=bus_control_m.data_read_o[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69249 Q=bus_control_m.data_read_o[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69251 Q=bus_control_m.data_read_o[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69253 Q=bus_control_m.data_read_o[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69255 Q=bus_control_m.data_read_o[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69257 Q=bus_control_m.data_read_o[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69259 Q=bus_control_m.data_read_o[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69261 Q=bus_control_m.data_read_o[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69263 Q=bus_control_m.data_read_o[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69265 Q=bus_control_m.data_read_o[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69267 Q=bus_control_m.data_read_o[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69269 Q=bus_control_m.data_read_o[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69271 Q=bus_control_m.data_read_o[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69273 Q=bus_control_m.prefetch_ir_o[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69275 Q=bus_control_m.prefetch_ir_o[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69277 Q=bus_control_m.prefetch_ir_o[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69279 Q=bus_control_m.prefetch_ir_o[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69281 Q=bus_control_m.prefetch_ir_o[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69283 Q=bus_control_m.prefetch_ir_o[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69285 Q=bus_control_m.prefetch_ir_o[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69287 Q=bus_control_m.prefetch_ir_o[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69289 Q=bus_control_m.prefetch_ir_o[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69291 Q=bus_control_m.prefetch_ir_o[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69293 Q=bus_control_m.prefetch_ir_o[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69295 Q=bus_control_m.prefetch_ir_o[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69297 Q=bus_control_m.prefetch_ir_o[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69299 Q=bus_control_m.prefetch_ir_o[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69301 Q=bus_control_m.prefetch_ir_o[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69303 Q=bus_control_m.prefetch_ir_o[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69305 Q=bus_control_m.prefetch_ir_valid_32_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69307 Q=bus_control_m.prefetch_ir_valid_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69309 Q=bus_control_m.prefetch_ir_valid_80_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69311 Q=bus_control_m.jmp_address_trap_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69313 Q=bus_control_m.jmp_bus_trap_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69315 Q=bus_control_m.finished_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69317 Q=bus_control_m.fault_address_state_o[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69319 Q=bus_control_m.fault_address_state_o[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69321 Q=bus_control_m.fault_address_state_o[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69323 Q=bus_control_m.fault_address_state_o[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69325 Q=bus_control_m.fault_address_state_o[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69327 Q=bus_control_m.fault_address_state_o[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69329 Q=bus_control_m.fault_address_state_o[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69331 Q=bus_control_m.fault_address_state_o[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69333 Q=bus_control_m.fault_address_state_o[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69335 Q=bus_control_m.fault_address_state_o[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69337 Q=bus_control_m.fault_address_state_o[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69339 Q=bus_control_m.fault_address_state_o[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69341 Q=bus_control_m.fault_address_state_o[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69343 Q=bus_control_m.fault_address_state_o[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69345 Q=bus_control_m.fault_address_state_o[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69347 Q=bus_control_m.fault_address_state_o[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69349 Q=bus_control_m.fault_address_state_o[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69351 Q=bus_control_m.fault_address_state_o[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69353 Q=bus_control_m.fault_address_state_o[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69355 Q=bus_control_m.fault_address_state_o[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69357 Q=bus_control_m.fault_address_state_o[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69359 Q=bus_control_m.fault_address_state_o[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69361 Q=bus_control_m.fault_address_state_o[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69363 Q=bus_control_m.fault_address_state_o[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69365 Q=bus_control_m.fault_address_state_o[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69367 Q=bus_control_m.fault_address_state_o[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69369 Q=bus_control_m.fault_address_state_o[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69371 Q=bus_control_m.fault_address_state_o[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69373 Q=bus_control_m.fault_address_state_o[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69375 Q=bus_control_m.fault_address_state_o[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69377 Q=bus_control_m.fault_address_state_o[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69379 Q=bus_control_m.fault_address_state_o[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69381 Q=bus_control_m.rw_state_o RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69383 Q=bus_control_m.fc_state_o[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69385 Q=bus_control_m.fc_state_o[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69387 Q=bus_control_m.fc_state_o[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69389 Q=bus_control_m.saved_pc_change[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69391 Q=bus_control_m.saved_pc_change[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$0\interrupt_mask_o[2:0][0] Q=bus_control_m.interrupt_mask_o[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$0\interrupt_mask_o[2:0][1] Q=bus_control_m.interrupt_mask_o[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$0\interrupt_mask_o[2:0][2] Q=bus_control_m.interrupt_mask_o[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$0\last_interrupt_mask[2:0][0] Q=bus_control_m.last_interrupt_mask[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$0\last_interrupt_mask[2:0][1] Q=bus_control_m.last_interrupt_mask[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$flatten\bus_control_m.$0\last_interrupt_mask[2:0][2] Q=bus_control_m.last_interrupt_mask[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69395 Q=bus_control_m.prefetch_ir_o[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69399 Q=bus_control_m.prefetch_ir_o[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69403 Q=bus_control_m.prefetch_ir_o[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69407 Q=bus_control_m.prefetch_ir_o[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69411 Q=bus_control_m.prefetch_ir_o[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69415 Q=bus_control_m.prefetch_ir_o[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69419 Q=bus_control_m.prefetch_ir_o[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69423 Q=bus_control_m.prefetch_ir_o[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69427 Q=bus_control_m.prefetch_ir_o[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69431 Q=bus_control_m.prefetch_ir_o[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69435 Q=bus_control_m.prefetch_ir_o[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69439 Q=bus_control_m.prefetch_ir_o[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69443 Q=bus_control_m.prefetch_ir_o[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69447 Q=bus_control_m.prefetch_ir_o[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69451 Q=bus_control_m.prefetch_ir_o[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69455 Q=bus_control_m.prefetch_ir_o[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69457 Q=memory_registers_m.micro_data[47]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69459 Q=memory_registers_m.Dn[5][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69461 Q=memory_registers_m.Dn[5][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69463 Q=memory_registers_m.Dn[5][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69465 Q=memory_registers_m.Dn[5][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69467 Q=memory_registers_m.Dn[5][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69469 Q=memory_registers_m.Dn[5][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69471 Q=memory_registers_m.Dn[5][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69473 Q=memory_registers_m.Dn[5][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69475 Q=memory_registers_m.An[4][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69477 Q=memory_registers_m.An[4][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69479 Q=memory_registers_m.An[4][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69481 Q=memory_registers_m.An[4][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69483 Q=memory_registers_m.An[4][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69485 Q=memory_registers_m.An[4][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69487 Q=memory_registers_m.An[4][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69489 Q=memory_registers_m.An[4][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69491 Q=memory_registers_m.An[4][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69493 Q=memory_registers_m.An[4][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69495 Q=memory_registers_m.An[4][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69497 Q=memory_registers_m.An[4][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69499 Q=memory_registers_m.An[4][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69501 Q=memory_registers_m.An[4][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69503 Q=memory_registers_m.An[4][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69505 Q=memory_registers_m.An[4][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69507 Q=memory_registers_m.An[4][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69509 Q=memory_registers_m.An[4][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69511 Q=memory_registers_m.An[4][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69513 Q=memory_registers_m.An[4][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69515 Q=memory_registers_m.An[4][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69517 Q=memory_registers_m.An[4][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69519 Q=memory_registers_m.An[4][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69521 Q=memory_registers_m.An[4][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69523 Q=memory_registers_m.An[4][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69525 Q=memory_registers_m.An[4][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69527 Q=memory_registers_m.An[4][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69529 Q=memory_registers_m.An[4][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69531 Q=memory_registers_m.An[4][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69533 Q=memory_registers_m.An[4][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69535 Q=memory_registers_m.An[4][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69537 Q=memory_registers_m.An[4][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69539 Q=memory_registers_m.Dn[6][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69541 Q=memory_registers_m.Dn[6][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69543 Q=memory_registers_m.Dn[6][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69545 Q=memory_registers_m.Dn[6][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69547 Q=memory_registers_m.Dn[6][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69549 Q=memory_registers_m.Dn[6][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69551 Q=memory_registers_m.Dn[6][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69553 Q=memory_registers_m.Dn[6][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69555 Q=memory_registers_m.Dn[2][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69557 Q=memory_registers_m.Dn[2][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69559 Q=memory_registers_m.Dn[2][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69561 Q=memory_registers_m.Dn[2][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69563 Q=memory_registers_m.Dn[2][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69565 Q=memory_registers_m.Dn[2][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69567 Q=memory_registers_m.Dn[2][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69569 Q=memory_registers_m.Dn[2][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69571 Q=memory_registers_m.Dn[0][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69573 Q=memory_registers_m.Dn[0][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69575 Q=memory_registers_m.Dn[0][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69577 Q=memory_registers_m.Dn[0][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69579 Q=memory_registers_m.Dn[0][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69581 Q=memory_registers_m.Dn[0][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69583 Q=memory_registers_m.Dn[0][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69585 Q=memory_registers_m.Dn[0][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69587 Q=memory_registers_m.An[0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69589 Q=memory_registers_m.An[0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69591 Q=memory_registers_m.An[0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69593 Q=memory_registers_m.An[0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69595 Q=memory_registers_m.An[0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69597 Q=memory_registers_m.An[0][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69599 Q=memory_registers_m.An[0][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69601 Q=memory_registers_m.An[0][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69603 Q=memory_registers_m.An[0][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69605 Q=memory_registers_m.An[0][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69607 Q=memory_registers_m.An[0][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69609 Q=memory_registers_m.An[0][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69611 Q=memory_registers_m.An[0][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69613 Q=memory_registers_m.An[0][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69615 Q=memory_registers_m.An[0][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69617 Q=memory_registers_m.An[0][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69619 Q=memory_registers_m.An[0][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69621 Q=memory_registers_m.An[0][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69623 Q=memory_registers_m.An[0][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69625 Q=memory_registers_m.An[0][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69627 Q=memory_registers_m.An[0][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69629 Q=memory_registers_m.An[0][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69631 Q=memory_registers_m.An[0][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69633 Q=memory_registers_m.An[0][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69635 Q=memory_registers_m.An[0][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69637 Q=memory_registers_m.An[0][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69639 Q=memory_registers_m.An[0][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69641 Q=memory_registers_m.An[0][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69643 Q=memory_registers_m.An[0][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69645 Q=memory_registers_m.An[0][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69647 Q=memory_registers_m.An[0][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69649 Q=memory_registers_m.An[0][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69651 Q=memory_registers_m.An[2][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69653 Q=memory_registers_m.An[2][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69655 Q=memory_registers_m.An[2][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69657 Q=memory_registers_m.An[2][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69659 Q=memory_registers_m.An[2][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69661 Q=memory_registers_m.An[2][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69663 Q=memory_registers_m.An[2][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69665 Q=memory_registers_m.An[2][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69667 Q=memory_registers_m.An[2][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69669 Q=memory_registers_m.An[2][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69671 Q=memory_registers_m.An[2][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69673 Q=memory_registers_m.An[2][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69675 Q=memory_registers_m.An[2][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69677 Q=memory_registers_m.An[2][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69679 Q=memory_registers_m.An[2][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69681 Q=memory_registers_m.An[2][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69683 Q=memory_registers_m.An[2][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69685 Q=memory_registers_m.An[2][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69687 Q=memory_registers_m.An[2][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69689 Q=memory_registers_m.An[2][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69691 Q=memory_registers_m.An[2][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69693 Q=memory_registers_m.An[2][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69695 Q=memory_registers_m.An[2][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69697 Q=memory_registers_m.An[2][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69699 Q=memory_registers_m.An[2][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69701 Q=memory_registers_m.An[2][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69703 Q=memory_registers_m.An[2][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69705 Q=memory_registers_m.An[2][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69707 Q=memory_registers_m.An[2][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69709 Q=memory_registers_m.An[2][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69711 Q=memory_registers_m.An[2][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69713 Q=memory_registers_m.An[2][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69715 Q=memory_registers_m.An[3][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69717 Q=memory_registers_m.An[3][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69719 Q=memory_registers_m.An[3][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69721 Q=memory_registers_m.An[3][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69723 Q=memory_registers_m.An[3][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69725 Q=memory_registers_m.An[3][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69727 Q=memory_registers_m.An[3][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69729 Q=memory_registers_m.An[3][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69731 Q=memory_registers_m.An[3][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69733 Q=memory_registers_m.An[3][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69735 Q=memory_registers_m.An[3][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69737 Q=memory_registers_m.An[3][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69739 Q=memory_registers_m.An[3][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69741 Q=memory_registers_m.An[3][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69743 Q=memory_registers_m.An[3][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69745 Q=memory_registers_m.An[3][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69747 Q=memory_registers_m.An[3][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69749 Q=memory_registers_m.An[3][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69751 Q=memory_registers_m.An[3][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69753 Q=memory_registers_m.An[3][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69755 Q=memory_registers_m.An[3][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69757 Q=memory_registers_m.An[3][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69759 Q=memory_registers_m.An[3][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69761 Q=memory_registers_m.An[3][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69763 Q=memory_registers_m.An[3][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69765 Q=memory_registers_m.An[3][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69767 Q=memory_registers_m.An[3][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69769 Q=memory_registers_m.An[3][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69771 Q=memory_registers_m.An[3][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69773 Q=memory_registers_m.An[3][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69775 Q=memory_registers_m.An[3][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69777 Q=memory_registers_m.An[3][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69779 Q=memory_registers_m.Dn[0][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69781 Q=memory_registers_m.Dn[0][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69783 Q=memory_registers_m.Dn[0][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69785 Q=memory_registers_m.Dn[0][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69787 Q=memory_registers_m.Dn[0][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69789 Q=memory_registers_m.Dn[0][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69791 Q=memory_registers_m.Dn[0][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69793 Q=memory_registers_m.Dn[0][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69795 Q=memory_registers_m.Dn[0][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69797 Q=memory_registers_m.Dn[0][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69799 Q=memory_registers_m.Dn[0][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69801 Q=memory_registers_m.Dn[0][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69803 Q=memory_registers_m.Dn[0][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69805 Q=memory_registers_m.Dn[0][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69807 Q=memory_registers_m.Dn[0][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69809 Q=memory_registers_m.Dn[0][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[0] Q=memory_registers_m.micro_data[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[1] Q=memory_registers_m.micro_data[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[2] Q=memory_registers_m.micro_data[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[3] Q=memory_registers_m.micro_data[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[4] Q=memory_registers_m.micro_data[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[5] Q=memory_registers_m.micro_data[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[6] Q=memory_registers_m.micro_data[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[7] Q=memory_registers_m.micro_data[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[9] Q=memory_registers_m.micro_data[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[11] Q=memory_registers_m.micro_data[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[12] Q=memory_registers_m.micro_data[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[13] Q=memory_registers_m.micro_data[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[14] Q=memory_registers_m.micro_data[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[15] Q=memory_registers_m.micro_data[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[16] Q=memory_registers_m.micro_data[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[17] Q=memory_registers_m.micro_data[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[22] Q=memory_registers_m.micro_data[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[23] Q=memory_registers_m.micro_data[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[24] Q=memory_registers_m.micro_data[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[25] Q=memory_registers_m.micro_data[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[34] Q=memory_registers_m.micro_data[35]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[35] Q=memory_registers_m.micro_data[36]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[36] Q=memory_registers_m.micro_data[37]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[37] Q=memory_registers_m.micro_data[38]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[38] Q=memory_registers_m.micro_data[39]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[39] Q=memory_registers_m.micro_data[40]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[53] Q=memory_registers_m.micro_data[55]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[65] Q=memory_registers_m.micro_data[69]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[66] Q=memory_registers_m.micro_data[70]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[71] Q=memory_registers_m.micro_data[75]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[72] Q=memory_registers_m.micro_data[76]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[73] Q=memory_registers_m.micro_data[77]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[74] Q=memory_registers_m.micro_data[78]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[75] Q=memory_registers_m.micro_data[79]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[76] Q=memory_registers_m.micro_data[80]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[77] Q=memory_registers_m.micro_data[81]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[78] Q=memory_registers_m.micro_data[82]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[79] Q=memory_registers_m.micro_data[83]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[80] Q=memory_registers_m.micro_data[84]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[81] Q=memory_registers_m.micro_data[85]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[82] Q=memory_registers_m.micro_data[86]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$\microcode$rdreg[0]$d[83] Q=memory_registers_m.micro_data[87]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69811 Q=memory_registers_m.Dn[1][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69813 Q=memory_registers_m.Dn[1][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69815 Q=memory_registers_m.Dn[1][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69817 Q=memory_registers_m.Dn[1][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69819 Q=memory_registers_m.Dn[1][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69821 Q=memory_registers_m.Dn[1][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69823 Q=memory_registers_m.Dn[1][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69825 Q=memory_registers_m.Dn[1][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69827 Q=memory_registers_m.Dn[0][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69829 Q=memory_registers_m.Dn[0][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69831 Q=memory_registers_m.Dn[0][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69833 Q=memory_registers_m.Dn[0][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69835 Q=memory_registers_m.Dn[0][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69837 Q=memory_registers_m.Dn[0][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69839 Q=memory_registers_m.Dn[0][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69841 Q=memory_registers_m.Dn[0][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69843 Q=memory_registers_m.micro_data[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69845 Q=memory_registers_m.micro_data[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69847 Q=memory_registers_m.micro_data[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69849 Q=memory_registers_m.micro_data[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69851 Q=memory_registers_m.micro_data[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69853 Q=memory_registers_m.micro_data[72]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69855 Q=memory_registers_m.An[1][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69857 Q=memory_registers_m.An[1][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69859 Q=memory_registers_m.An[1][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69861 Q=memory_registers_m.An[1][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69863 Q=memory_registers_m.An[1][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69865 Q=memory_registers_m.An[1][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69867 Q=memory_registers_m.An[1][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69869 Q=memory_registers_m.An[1][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69871 Q=memory_registers_m.An[1][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69873 Q=memory_registers_m.An[1][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69875 Q=memory_registers_m.An[1][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69877 Q=memory_registers_m.An[1][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69879 Q=memory_registers_m.An[1][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69881 Q=memory_registers_m.An[1][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69883 Q=memory_registers_m.An[1][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69885 Q=memory_registers_m.An[1][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69887 Q=memory_registers_m.An[1][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69889 Q=memory_registers_m.An[1][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69891 Q=memory_registers_m.An[1][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69893 Q=memory_registers_m.An[1][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69895 Q=memory_registers_m.An[1][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69897 Q=memory_registers_m.An[1][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69899 Q=memory_registers_m.An[1][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69901 Q=memory_registers_m.An[1][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69903 Q=memory_registers_m.An[1][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69905 Q=memory_registers_m.An[1][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69907 Q=memory_registers_m.An[1][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69909 Q=memory_registers_m.An[1][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69911 Q=memory_registers_m.An[1][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69913 Q=memory_registers_m.An[1][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69915 Q=memory_registers_m.An[1][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69917 Q=memory_registers_m.An[1][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69919 Q=memory_registers_m.Dn[4][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69921 Q=memory_registers_m.Dn[4][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69923 Q=memory_registers_m.Dn[4][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69925 Q=memory_registers_m.Dn[4][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69927 Q=memory_registers_m.Dn[4][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69929 Q=memory_registers_m.Dn[4][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69931 Q=memory_registers_m.Dn[4][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69933 Q=memory_registers_m.Dn[4][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69935 Q=memory_registers_m.An[7][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69937 Q=memory_registers_m.An[7][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69939 Q=memory_registers_m.An[7][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69941 Q=memory_registers_m.An[7][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69943 Q=memory_registers_m.An[7][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69945 Q=memory_registers_m.An[7][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69947 Q=memory_registers_m.An[7][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69949 Q=memory_registers_m.An[7][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69951 Q=memory_registers_m.An[7][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69953 Q=memory_registers_m.An[7][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69955 Q=memory_registers_m.An[7][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69957 Q=memory_registers_m.An[7][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69959 Q=memory_registers_m.An[7][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69961 Q=memory_registers_m.An[7][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69963 Q=memory_registers_m.An[7][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69965 Q=memory_registers_m.An[7][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69967 Q=memory_registers_m.An[7][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69969 Q=memory_registers_m.An[7][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69971 Q=memory_registers_m.An[7][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69973 Q=memory_registers_m.An[7][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69975 Q=memory_registers_m.An[7][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69977 Q=memory_registers_m.An[7][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69979 Q=memory_registers_m.An[7][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69981 Q=memory_registers_m.An[7][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69983 Q=memory_registers_m.An[7][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69985 Q=memory_registers_m.An[7][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69987 Q=memory_registers_m.An[7][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69989 Q=memory_registers_m.An[7][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69991 Q=memory_registers_m.An[7][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69993 Q=memory_registers_m.An[7][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69995 Q=memory_registers_m.An[7][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69997 Q=memory_registers_m.An[7][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$69999 Q=memory_registers_m.micro_data[74]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70001 Q=memory_registers_m.micro_data[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70003 Q=memory_registers_m.micro_data[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70005 Q=memory_registers_m.micro_data[61]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70007 Q=memory_registers_m.micro_data[63]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70009 Q=memory_registers_m.micro_data[68]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70011 Q=memory_registers_m.Dn[6][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70013 Q=memory_registers_m.Dn[6][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70015 Q=memory_registers_m.Dn[6][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70017 Q=memory_registers_m.Dn[6][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70019 Q=memory_registers_m.Dn[6][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70021 Q=memory_registers_m.Dn[6][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70023 Q=memory_registers_m.Dn[6][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70025 Q=memory_registers_m.Dn[6][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70027 Q=memory_registers_m.Dn[6][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70029 Q=memory_registers_m.Dn[6][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70031 Q=memory_registers_m.Dn[6][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70033 Q=memory_registers_m.Dn[6][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70035 Q=memory_registers_m.Dn[6][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70037 Q=memory_registers_m.Dn[6][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70039 Q=memory_registers_m.Dn[6][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70041 Q=memory_registers_m.Dn[6][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70043 Q=memory_registers_m.micro_data[58]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70045 Q=memory_registers_m.Dn[7][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70047 Q=memory_registers_m.Dn[7][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70049 Q=memory_registers_m.Dn[7][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70051 Q=memory_registers_m.Dn[7][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70053 Q=memory_registers_m.Dn[7][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70055 Q=memory_registers_m.Dn[7][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70057 Q=memory_registers_m.Dn[7][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70059 Q=memory_registers_m.Dn[7][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70061 Q=memory_registers_m.Dn[7][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70063 Q=memory_registers_m.Dn[7][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70065 Q=memory_registers_m.Dn[7][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70067 Q=memory_registers_m.Dn[7][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70069 Q=memory_registers_m.Dn[7][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70071 Q=memory_registers_m.Dn[7][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70073 Q=memory_registers_m.Dn[7][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70075 Q=memory_registers_m.Dn[7][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70077 Q=memory_registers_m.Dn[1][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70079 Q=memory_registers_m.Dn[1][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70081 Q=memory_registers_m.Dn[1][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70083 Q=memory_registers_m.Dn[1][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70085 Q=memory_registers_m.Dn[1][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70087 Q=memory_registers_m.Dn[1][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70089 Q=memory_registers_m.Dn[1][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70091 Q=memory_registers_m.Dn[1][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70093 Q=memory_registers_m.Dn[1][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70095 Q=memory_registers_m.Dn[1][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70097 Q=memory_registers_m.Dn[1][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70099 Q=memory_registers_m.Dn[1][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70101 Q=memory_registers_m.Dn[1][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70103 Q=memory_registers_m.Dn[1][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70105 Q=memory_registers_m.Dn[1][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70107 Q=memory_registers_m.Dn[1][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70109 Q=memory_registers_m.micro_data[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70111 Q=memory_registers_m.An[5][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70113 Q=memory_registers_m.An[5][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70115 Q=memory_registers_m.An[5][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70117 Q=memory_registers_m.An[5][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70119 Q=memory_registers_m.An[5][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70121 Q=memory_registers_m.An[5][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70123 Q=memory_registers_m.An[5][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70125 Q=memory_registers_m.An[5][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70127 Q=memory_registers_m.An[5][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70129 Q=memory_registers_m.An[5][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70131 Q=memory_registers_m.An[5][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70133 Q=memory_registers_m.An[5][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70135 Q=memory_registers_m.An[5][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70137 Q=memory_registers_m.An[5][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70139 Q=memory_registers_m.An[5][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70141 Q=memory_registers_m.An[5][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70143 Q=memory_registers_m.An[5][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70145 Q=memory_registers_m.An[5][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70147 Q=memory_registers_m.An[5][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70149 Q=memory_registers_m.An[5][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70151 Q=memory_registers_m.An[5][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70153 Q=memory_registers_m.An[5][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70155 Q=memory_registers_m.An[5][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70157 Q=memory_registers_m.An[5][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70159 Q=memory_registers_m.An[5][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70161 Q=memory_registers_m.An[5][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70163 Q=memory_registers_m.An[5][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70165 Q=memory_registers_m.An[5][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70167 Q=memory_registers_m.An[5][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70169 Q=memory_registers_m.An[5][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70171 Q=memory_registers_m.An[5][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70173 Q=memory_registers_m.An[5][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70175 Q=memory_registers_m.An[6][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70177 Q=memory_registers_m.An[6][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70179 Q=memory_registers_m.An[6][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70181 Q=memory_registers_m.An[6][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70183 Q=memory_registers_m.An[6][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70185 Q=memory_registers_m.An[6][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70187 Q=memory_registers_m.An[6][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70189 Q=memory_registers_m.An[6][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70191 Q=memory_registers_m.An[6][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70193 Q=memory_registers_m.An[6][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70195 Q=memory_registers_m.An[6][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70197 Q=memory_registers_m.An[6][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70199 Q=memory_registers_m.An[6][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70201 Q=memory_registers_m.An[6][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70203 Q=memory_registers_m.An[6][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70205 Q=memory_registers_m.An[6][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70207 Q=memory_registers_m.An[6][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70209 Q=memory_registers_m.An[6][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70211 Q=memory_registers_m.An[6][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70213 Q=memory_registers_m.An[6][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70215 Q=memory_registers_m.An[6][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70217 Q=memory_registers_m.An[6][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70219 Q=memory_registers_m.An[6][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70221 Q=memory_registers_m.An[6][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70223 Q=memory_registers_m.An[6][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70225 Q=memory_registers_m.An[6][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70227 Q=memory_registers_m.An[6][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70229 Q=memory_registers_m.An[6][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70231 Q=memory_registers_m.An[6][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70233 Q=memory_registers_m.An[6][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70235 Q=memory_registers_m.An[6][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70237 Q=memory_registers_m.An[6][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70239 Q=memory_registers_m.micro_data[41]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70241 Q=memory_registers_m.micro_data[52]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70243 Q=memory_registers_m.micro_data[59]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70245 Q=memory_registers_m.Dn[7][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70247 Q=memory_registers_m.Dn[7][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70249 Q=memory_registers_m.Dn[7][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70251 Q=memory_registers_m.Dn[7][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70253 Q=memory_registers_m.Dn[7][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70255 Q=memory_registers_m.Dn[7][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70257 Q=memory_registers_m.Dn[7][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70259 Q=memory_registers_m.Dn[7][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70261 Q=memory_registers_m.Dn[2][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70263 Q=memory_registers_m.Dn[2][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70265 Q=memory_registers_m.Dn[2][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70267 Q=memory_registers_m.Dn[2][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70269 Q=memory_registers_m.Dn[2][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70271 Q=memory_registers_m.Dn[2][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70273 Q=memory_registers_m.Dn[2][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70275 Q=memory_registers_m.Dn[2][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70277 Q=memory_registers_m.Dn[2][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70279 Q=memory_registers_m.Dn[2][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70281 Q=memory_registers_m.Dn[2][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70283 Q=memory_registers_m.Dn[2][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70285 Q=memory_registers_m.Dn[2][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70287 Q=memory_registers_m.Dn[2][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70289 Q=memory_registers_m.Dn[2][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70291 Q=memory_registers_m.Dn[2][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70293 Q=memory_registers_m.micro_data[45]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70295 Q=memory_registers_m.Dn[3][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70297 Q=memory_registers_m.Dn[3][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70299 Q=memory_registers_m.Dn[3][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70301 Q=memory_registers_m.Dn[3][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70303 Q=memory_registers_m.Dn[3][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70305 Q=memory_registers_m.Dn[3][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70307 Q=memory_registers_m.Dn[3][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70309 Q=memory_registers_m.Dn[3][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70311 Q=memory_registers_m.micro_data[64]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70313 Q=memory_registers_m.Dn[5][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70315 Q=memory_registers_m.Dn[5][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70317 Q=memory_registers_m.Dn[5][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70319 Q=memory_registers_m.Dn[5][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70321 Q=memory_registers_m.Dn[5][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70323 Q=memory_registers_m.Dn[5][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70325 Q=memory_registers_m.Dn[5][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70327 Q=memory_registers_m.Dn[5][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70329 Q=memory_registers_m.Dn[5][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70331 Q=memory_registers_m.Dn[5][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70333 Q=memory_registers_m.Dn[5][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70335 Q=memory_registers_m.Dn[5][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70337 Q=memory_registers_m.Dn[5][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70339 Q=memory_registers_m.Dn[5][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70341 Q=memory_registers_m.Dn[5][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70343 Q=memory_registers_m.Dn[5][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70345 Q=memory_registers_m.micro_data[71]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70347 Q=memory_registers_m.Dn[1][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70349 Q=memory_registers_m.Dn[1][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70351 Q=memory_registers_m.Dn[1][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70353 Q=memory_registers_m.Dn[1][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70355 Q=memory_registers_m.Dn[1][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70357 Q=memory_registers_m.Dn[1][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70359 Q=memory_registers_m.Dn[1][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70361 Q=memory_registers_m.Dn[1][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70363 Q=memory_registers_m.micro_data[60]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70365 Q=memory_registers_m.Dn[2][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70367 Q=memory_registers_m.Dn[2][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70369 Q=memory_registers_m.Dn[2][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70371 Q=memory_registers_m.Dn[2][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70373 Q=memory_registers_m.Dn[2][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70375 Q=memory_registers_m.Dn[2][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70377 Q=memory_registers_m.Dn[2][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70379 Q=memory_registers_m.Dn[2][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70381 Q=memory_registers_m.Dn[4][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70383 Q=memory_registers_m.Dn[4][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70385 Q=memory_registers_m.Dn[4][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70387 Q=memory_registers_m.Dn[4][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70389 Q=memory_registers_m.Dn[4][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70391 Q=memory_registers_m.Dn[4][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70393 Q=memory_registers_m.Dn[4][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70395 Q=memory_registers_m.Dn[4][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70397 Q=memory_registers_m.micro_data[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70399 Q=memory_registers_m.Dn[5][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70401 Q=memory_registers_m.Dn[5][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70403 Q=memory_registers_m.Dn[5][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70405 Q=memory_registers_m.Dn[5][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70407 Q=memory_registers_m.Dn[5][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70409 Q=memory_registers_m.Dn[5][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70411 Q=memory_registers_m.Dn[5][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70413 Q=memory_registers_m.Dn[5][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70415 Q=memory_registers_m.Dn[6][0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70417 Q=memory_registers_m.Dn[6][1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70419 Q=memory_registers_m.Dn[6][2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70421 Q=memory_registers_m.Dn[6][3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70423 Q=memory_registers_m.Dn[6][4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70425 Q=memory_registers_m.Dn[6][5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70427 Q=memory_registers_m.Dn[6][6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70429 Q=memory_registers_m.Dn[6][7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70431 Q=memory_registers_m.micro_data[50]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70433 Q=memory_registers_m.Dn[7][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70435 Q=memory_registers_m.Dn[7][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70437 Q=memory_registers_m.Dn[7][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70439 Q=memory_registers_m.Dn[7][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70441 Q=memory_registers_m.Dn[7][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70443 Q=memory_registers_m.Dn[7][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70445 Q=memory_registers_m.Dn[7][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70447 Q=memory_registers_m.Dn[7][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70449 Q=memory_registers_m.Dn[3][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70451 Q=memory_registers_m.Dn[3][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70453 Q=memory_registers_m.Dn[3][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70455 Q=memory_registers_m.Dn[3][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70457 Q=memory_registers_m.Dn[3][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70459 Q=memory_registers_m.Dn[3][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70461 Q=memory_registers_m.Dn[3][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70463 Q=memory_registers_m.Dn[3][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70465 Q=memory_registers_m.Dn[3][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70467 Q=memory_registers_m.Dn[3][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70469 Q=memory_registers_m.Dn[3][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70471 Q=memory_registers_m.Dn[3][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70473 Q=memory_registers_m.Dn[3][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70475 Q=memory_registers_m.Dn[3][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70477 Q=memory_registers_m.Dn[3][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70479 Q=memory_registers_m.Dn[3][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70481 Q=memory_registers_m.Dn[3][8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70483 Q=memory_registers_m.Dn[3][9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70485 Q=memory_registers_m.Dn[3][10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70487 Q=memory_registers_m.Dn[3][11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70489 Q=memory_registers_m.Dn[3][12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70491 Q=memory_registers_m.Dn[3][13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70493 Q=memory_registers_m.Dn[3][14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70495 Q=memory_registers_m.Dn[3][15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70497 Q=memory_registers_m.Dn[4][16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70499 Q=memory_registers_m.Dn[4][17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70501 Q=memory_registers_m.Dn[4][18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70503 Q=memory_registers_m.Dn[4][19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70505 Q=memory_registers_m.Dn[4][20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70507 Q=memory_registers_m.Dn[4][21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70509 Q=memory_registers_m.Dn[4][22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70511 Q=memory_registers_m.Dn[4][23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70513 Q=memory_registers_m.Dn[4][24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70515 Q=memory_registers_m.Dn[4][25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70517 Q=memory_registers_m.Dn[4][26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70519 Q=memory_registers_m.Dn[4][27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70521 Q=memory_registers_m.Dn[4][28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70523 Q=memory_registers_m.Dn[4][29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70525 Q=memory_registers_m.Dn[4][30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70527 Q=memory_registers_m.Dn[4][31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70529 Q=memory_registers_m.usp[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70531 Q=memory_registers_m.usp[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70533 Q=memory_registers_m.usp[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70535 Q=memory_registers_m.usp[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70537 Q=memory_registers_m.usp[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70539 Q=memory_registers_m.usp[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70541 Q=memory_registers_m.usp[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70543 Q=memory_registers_m.usp[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70545 Q=memory_registers_m.usp[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70547 Q=memory_registers_m.usp[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70549 Q=memory_registers_m.usp[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70551 Q=memory_registers_m.usp[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70553 Q=memory_registers_m.usp[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70555 Q=memory_registers_m.usp[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70557 Q=memory_registers_m.usp[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70559 Q=memory_registers_m.usp[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70561 Q=memory_registers_m.usp[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70563 Q=memory_registers_m.usp[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70565 Q=memory_registers_m.usp[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70567 Q=memory_registers_m.usp[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70569 Q=memory_registers_m.usp[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70571 Q=memory_registers_m.usp[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70573 Q=memory_registers_m.usp[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70575 Q=memory_registers_m.usp[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70577 Q=memory_registers_m.usp[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70579 Q=memory_registers_m.usp[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70581 Q=memory_registers_m.usp[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70583 Q=memory_registers_m.usp[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70585 Q=memory_registers_m.usp[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70587 Q=memory_registers_m.usp[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70589 Q=memory_registers_m.usp[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70591 Q=memory_registers_m.usp[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70593 Q=memory_registers_m.micro_data[46]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70595 Q=memory_registers_m.micro_data[56]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70597 Q=memory_registers_m.micro_data[57]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][0] Q=memory_registers_m.An_output[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][1] Q=memory_registers_m.An_output[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][2] Q=memory_registers_m.An_output[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][3] Q=memory_registers_m.An_output[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][4] Q=memory_registers_m.An_output[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][5] Q=memory_registers_m.An_output[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][6] Q=memory_registers_m.An_output[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][7] Q=memory_registers_m.An_output[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][8] Q=memory_registers_m.An_output[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][9] Q=memory_registers_m.An_output[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][10] Q=memory_registers_m.An_output[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][11] Q=memory_registers_m.An_output[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][12] Q=memory_registers_m.An_output[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][13] Q=memory_registers_m.An_output[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][14] Q=memory_registers_m.An_output[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][15] Q=memory_registers_m.An_output[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][16] Q=memory_registers_m.An_output[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][17] Q=memory_registers_m.An_output[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][18] Q=memory_registers_m.An_output[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][19] Q=memory_registers_m.An_output[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][20] Q=memory_registers_m.An_output[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][21] Q=memory_registers_m.An_output[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][22] Q=memory_registers_m.An_output[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][23] Q=memory_registers_m.An_output[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][24] Q=memory_registers_m.An_output[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][25] Q=memory_registers_m.An_output[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][26] Q=memory_registers_m.An_output[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][27] Q=memory_registers_m.An_output[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][28] Q=memory_registers_m.An_output[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][29] Q=memory_registers_m.An_output[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][30] Q=memory_registers_m.An_output[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$flatten\memory_registers_m.$0\An_output[31:0][31] Q=memory_registers_m.An_output[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70599 Q=memory_registers_m.Dn_output[0]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70601 Q=memory_registers_m.Dn_output[1]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70603 Q=memory_registers_m.Dn_output[2]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70605 Q=memory_registers_m.Dn_output[3]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70607 Q=memory_registers_m.Dn_output[4]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70609 Q=memory_registers_m.Dn_output[5]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70611 Q=memory_registers_m.Dn_output[6]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70613 Q=memory_registers_m.Dn_output[7]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70615 Q=memory_registers_m.Dn_output[8]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70617 Q=memory_registers_m.Dn_output[9]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70619 Q=memory_registers_m.Dn_output[10]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70621 Q=memory_registers_m.Dn_output[11]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70623 Q=memory_registers_m.Dn_output[12]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70625 Q=memory_registers_m.Dn_output[13]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70627 Q=memory_registers_m.Dn_output[14]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70629 Q=memory_registers_m.Dn_output[15]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70631 Q=memory_registers_m.Dn_output[16]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70633 Q=memory_registers_m.Dn_output[17]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70635 Q=memory_registers_m.Dn_output[18]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70637 Q=memory_registers_m.Dn_output[19]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70639 Q=memory_registers_m.Dn_output[20]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70641 Q=memory_registers_m.Dn_output[21]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70643 Q=memory_registers_m.Dn_output[22]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70645 Q=memory_registers_m.Dn_output[23]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70647 Q=memory_registers_m.Dn_output[24]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70649 Q=memory_registers_m.Dn_output[25]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70651 Q=memory_registers_m.Dn_output[26]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70653 Q=memory_registers_m.Dn_output[27]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70655 Q=memory_registers_m.Dn_output[28]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70657 Q=memory_registers_m.Dn_output[29]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70659 Q=memory_registers_m.Dn_output[30]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70661 Q=memory_registers_m.Dn_output[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70663 Q=memory_registers_m.micro_data[31]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70665 Q=memory_registers_m.micro_data[32]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70667 Q=memory_registers_m.micro_data[44]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70669 Q=memory_registers_m.micro_data[53]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70671 Q=memory_registers_m.micro_data[66]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70673 Q=memory_registers_m.micro_data[73]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70675 Q=memory_registers_m.micro_data[54]
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70677 Q=microcode_branch_m.micro_pc_1[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70679 Q=microcode_branch_m.micro_pc_1[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70681 Q=microcode_branch_m.micro_pc_1[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70683 Q=microcode_branch_m.micro_pc_1[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70685 Q=microcode_branch_m.micro_pc_1[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70687 Q=microcode_branch_m.micro_pc_1[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70689 Q=microcode_branch_m.micro_pc_1[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70691 Q=microcode_branch_m.micro_pc_1[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70693 Q=microcode_branch_m.micro_pc_1[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70695 Q=microcode_branch_m.micro_pc_2[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70697 Q=microcode_branch_m.micro_pc_2[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70699 Q=microcode_branch_m.micro_pc_2[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70701 Q=microcode_branch_m.micro_pc_2[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70703 Q=microcode_branch_m.micro_pc_2[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70705 Q=microcode_branch_m.micro_pc_2[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70707 Q=microcode_branch_m.micro_pc_2[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70709 Q=microcode_branch_m.micro_pc_2[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70711 Q=microcode_branch_m.micro_pc_2[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[0] Q=microcode_branch_m.micro_pc_0[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[1] Q=microcode_branch_m.micro_pc_0[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[2] Q=microcode_branch_m.micro_pc_0[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[3] Q=microcode_branch_m.micro_pc_0[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[4] Q=microcode_branch_m.micro_pc_0[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[5] Q=microcode_branch_m.micro_pc_0[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[6] Q=microcode_branch_m.micro_pc_0[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[7] Q=microcode_branch_m.micro_pc_0[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=memory_registers_m.micro_pc[8] Q=microcode_branch_m.micro_pc_0[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70713 Q=microcode_branch_m.micro_pc_3[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70715 Q=microcode_branch_m.micro_pc_3[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70717 Q=microcode_branch_m.micro_pc_3[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70719 Q=microcode_branch_m.micro_pc_3[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70721 Q=microcode_branch_m.micro_pc_3[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70723 Q=microcode_branch_m.micro_pc_3[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70725 Q=microcode_branch_m.micro_pc_3[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70727 Q=microcode_branch_m.micro_pc_3[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70729 Q=microcode_branch_m.micro_pc_3[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70731 Q=registers_m.address[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70733 Q=registers_m.address[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70735 Q=registers_m.address[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70737 Q=registers_m.address[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70739 Q=registers_m.address[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70741 Q=registers_m.address[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70743 Q=registers_m.address[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70745 Q=registers_m.address[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70747 Q=registers_m.address[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70749 Q=registers_m.address[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70751 Q=registers_m.address[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70753 Q=registers_m.address[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70755 Q=registers_m.address[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70757 Q=registers_m.address[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70759 Q=registers_m.address[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70761 Q=registers_m.address[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70763 Q=registers_m.address[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70765 Q=registers_m.address[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70767 Q=registers_m.address[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70769 Q=registers_m.address[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70771 Q=registers_m.address[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70773 Q=registers_m.address[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70775 Q=registers_m.address[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70777 Q=registers_m.address[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70779 Q=registers_m.address[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70781 Q=registers_m.address[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70783 Q=registers_m.address[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70785 Q=registers_m.address[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70787 Q=registers_m.address[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70789 Q=registers_m.address[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70791 Q=registers_m.address[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70793 Q=registers_m.operand2[6] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70795 Q=registers_m.operand2[7] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70797 Q=registers_m.operand2[8] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70799 Q=registers_m.operand2[9] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70801 Q=registers_m.operand2[10] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70803 Q=registers_m.operand2[11] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70805 Q=registers_m.operand2[12] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70807 Q=registers_m.operand2[13] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70809 Q=registers_m.operand2[14] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70811 Q=registers_m.operand2[15] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70813 Q=registers_m.operand2[16] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70815 Q=registers_m.operand2[17] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70817 Q=registers_m.operand2[18] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70819 Q=registers_m.operand2[19] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70821 Q=registers_m.operand2[20] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70823 Q=registers_m.operand2[21] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70825 Q=registers_m.operand2[22] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70827 Q=registers_m.operand2[23] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70829 Q=registers_m.operand2[24] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70831 Q=registers_m.operand2[25] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70833 Q=registers_m.operand2[26] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70835 Q=registers_m.operand2[27] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70837 Q=registers_m.operand2[28] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70839 Q=registers_m.operand2[29] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70841 Q=registers_m.operand2[30] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70843 Q=registers_m.operand2[31] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70845 Q=registers_m.pc_valid[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70847 Q=registers_m.pc_valid[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70849 Q=registers_m.pc_valid[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70851 Q=registers_m.pc_valid[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70853 Q=registers_m.pc_valid[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70855 Q=registers_m.pc_valid[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70857 Q=registers_m.pc_valid[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70859 Q=registers_m.pc_valid[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70861 Q=registers_m.pc_valid[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70863 Q=registers_m.pc_valid[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70865 Q=registers_m.pc_valid[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70867 Q=registers_m.pc_valid[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70869 Q=registers_m.pc_valid[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70871 Q=registers_m.pc_valid[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70873 Q=registers_m.pc_valid[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70875 Q=registers_m.pc_valid[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70877 Q=registers_m.pc_valid[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70879 Q=registers_m.pc_valid[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70881 Q=registers_m.pc_valid[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70883 Q=registers_m.pc_valid[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70885 Q=registers_m.pc_valid[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70887 Q=registers_m.pc_valid[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70889 Q=registers_m.pc_valid[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70891 Q=registers_m.pc_valid[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70893 Q=registers_m.pc_valid[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70895 Q=registers_m.pc_valid[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70897 Q=registers_m.pc_valid[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70899 Q=registers_m.pc_valid[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70901 Q=registers_m.pc_valid[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70903 Q=registers_m.pc_valid[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70905 Q=registers_m.pc_valid[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70907 Q=registers_m.data_write[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70909 Q=registers_m.data_write[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70911 Q=registers_m.data_write[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70913 Q=registers_m.data_write[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70915 Q=registers_m.data_write[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70917 Q=registers_m.data_write[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70919 Q=registers_m.data_write[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70921 Q=registers_m.data_write[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70923 Q=registers_m.data_write[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70925 Q=registers_m.data_write[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70927 Q=registers_m.data_write[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70929 Q=registers_m.data_write[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70931 Q=registers_m.data_write[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70933 Q=registers_m.data_write[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70935 Q=registers_m.data_write[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70937 Q=registers_m.data_write[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70939 Q=registers_m.data_write[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70941 Q=registers_m.data_write[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70943 Q=registers_m.data_write[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70945 Q=registers_m.data_write[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70947 Q=registers_m.data_write[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70949 Q=registers_m.data_write[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70951 Q=registers_m.data_write[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70953 Q=registers_m.data_write[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70955 Q=registers_m.data_write[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70957 Q=registers_m.data_write[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70959 Q=registers_m.data_write[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70961 Q=registers_m.data_write[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70963 Q=registers_m.data_write[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70965 Q=registers_m.data_write[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70967 Q=registers_m.data_write[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70969 Q=registers_m.data_write[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70971 Q=registers_m.do_blocked_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70973 Q=registers_m.do_write_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70975 Q=registers_m.do_read_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70977 Q=registers_m.do_interrupt_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70979 Q=registers_m.do_reset_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70981 Q=registers_m.read_modify_write_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70983 Q=registers_m.instruction_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70985 Q=registers_m.group_0_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70987 Q=registers_m.trace_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70989 Q=registers_m.stop_flag RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70991 Q=registers_m.index[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70993 Q=registers_m.index[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70995 Q=registers_m.index[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70997 Q=registers_m.index[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$70999 Q=registers_m.index[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71001 Q=registers_m.index[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71003 Q=registers_m.index[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71005 Q=registers_m.index[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71007 Q=registers_m.index[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71009 Q=registers_m.index[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71011 Q=registers_m.index[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71013 Q=registers_m.index[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71015 Q=registers_m.index[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71017 Q=registers_m.index[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71019 Q=registers_m.index[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71021 Q=registers_m.index[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71023 Q=registers_m.index[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71025 Q=registers_m.index[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71027 Q=registers_m.index[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71029 Q=registers_m.index[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71031 Q=registers_m.index[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71033 Q=registers_m.index[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71035 Q=registers_m.index[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71037 Q=registers_m.index[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71039 Q=registers_m.index[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71041 Q=registers_m.index[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71043 Q=registers_m.index[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71045 Q=registers_m.index[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71047 Q=registers_m.index[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71049 Q=registers_m.index[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71051 Q=registers_m.index[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71053 Q=registers_m.index[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71055 Q=registers_m.offset[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71057 Q=registers_m.offset[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71059 Q=registers_m.offset[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71061 Q=registers_m.offset[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71063 Q=registers_m.offset[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71065 Q=registers_m.offset[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71067 Q=registers_m.offset[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71069 Q=registers_m.offset[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71071 Q=registers_m.offset[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71073 Q=registers_m.offset[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71075 Q=registers_m.offset[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71077 Q=registers_m.offset[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71079 Q=registers_m.offset[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71081 Q=registers_m.offset[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71083 Q=registers_m.offset[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71085 Q=registers_m.offset[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71087 Q=registers_m.trap[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71089 Q=registers_m.trap[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71091 Q=registers_m.trap[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71093 Q=registers_m.trap[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71095 Q=registers_m.trap[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71097 Q=registers_m.trap[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71099 Q=registers_m.trap[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71101 Q=registers_m.trap[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71103 Q=registers_m.decoder_alu_reg[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71105 Q=registers_m.decoder_alu_reg[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71107 Q=registers_m.decoder_alu_reg[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71109 Q=registers_m.decoder_alu_reg[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71111 Q=registers_m.decoder_alu_reg[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71113 Q=registers_m.decoder_alu_reg[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71115 Q=registers_m.decoder_alu_reg[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71117 Q=registers_m.decoder_alu_reg[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71119 Q=registers_m.decoder_alu_reg[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71121 Q=registers_m.decoder_alu_reg[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71123 Q=registers_m.decoder_alu_reg[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71125 Q=registers_m.decoder_alu_reg[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71127 Q=registers_m.decoder_alu_reg[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71129 Q=registers_m.decoder_alu_reg[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71131 Q=registers_m.decoder_alu_reg[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71133 Q=registers_m.ir[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71135 Q=registers_m.ir[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71137 Q=registers_m.ir[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71139 Q=registers_m.ir[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71141 Q=registers_m.ir[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71143 Q=registers_m.ir[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71145 Q=registers_m.ir[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71147 Q=registers_m.ir[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71149 Q=registers_m.ir[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71151 Q=registers_m.ir[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71153 Q=registers_m.ir[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71155 Q=registers_m.ir[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71157 Q=registers_m.ir[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71159 Q=registers_m.ir[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71161 Q=registers_m.ir[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71163 Q=registers_m.ir[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71165 Q=registers_m.movem_reg[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71167 Q=registers_m.movem_reg[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71169 Q=registers_m.movem_reg[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71171 Q=registers_m.movem_reg[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71173 Q=registers_m.movem_reg[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71175 Q=registers_m.movem_reg[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71177 Q=registers_m.movem_reg[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71179 Q=registers_m.movem_reg[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71181 Q=registers_m.movem_reg[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71183 Q=registers_m.movem_reg[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71185 Q=registers_m.movem_reg[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71187 Q=registers_m.movem_reg[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71189 Q=registers_m.movem_reg[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71191 Q=registers_m.movem_reg[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71193 Q=registers_m.movem_reg[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71195 Q=registers_m.movem_reg[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71197 Q=registers_m.movem_loop[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71199 Q=registers_m.movem_loop[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71201 Q=registers_m.movem_loop[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71203 Q=registers_m.movem_loop[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71205 Q=registers_m.movem_loop[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71207 Q=registers_m.movem_modreg[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71209 Q=registers_m.movem_modreg[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71211 Q=registers_m.movem_modreg[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71213 Q=registers_m.movem_modreg[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71215 Q=registers_m.movem_modreg[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71217 Q=registers_m.movem_modreg[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71219 Q=registers_m.address_type RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71221 Q=registers_m.operand2[0] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71223 Q=registers_m.operand2[1] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71225 Q=registers_m.operand2[2] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71227 Q=registers_m.operand2[3] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71229 Q=registers_m.operand2[4] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71231 Q=registers_m.operand2[5] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71233 Q=registers_m.operand1[0] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71235 Q=registers_m.operand1[1] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71237 Q=registers_m.operand1[2] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71239 Q=registers_m.operand1[3] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71241 Q=registers_m.operand1[4] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71243 Q=registers_m.operand1[5] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71245 Q=registers_m.operand1[6] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71247 Q=registers_m.operand1[7] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71249 Q=registers_m.operand1[8] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71251 Q=registers_m.operand1[9] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71253 Q=registers_m.operand1[10] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71255 Q=registers_m.operand1[11] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71257 Q=registers_m.operand1[12] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71259 Q=registers_m.operand1[13] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71261 Q=registers_m.operand1[14] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71263 Q=registers_m.operand1[15] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71265 Q=registers_m.operand1[16] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71267 Q=registers_m.operand1[17] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71269 Q=registers_m.operand1[18] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71271 Q=registers_m.operand1[19] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71273 Q=registers_m.operand1[20] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71275 Q=registers_m.operand1[21] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71277 Q=registers_m.operand1[22] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71279 Q=registers_m.operand1[23] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71281 Q=registers_m.operand1[24] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71283 Q=registers_m.operand1[25] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71285 Q=registers_m.operand1[26] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71287 Q=registers_m.operand1[27] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71289 Q=registers_m.operand1[28] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71291 Q=registers_m.operand1[29] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71293 Q=registers_m.operand1[30] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffsnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71295 Q=registers_m.operand1[31] SETN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71297 Q=registers_m.ea_type[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71299 Q=registers_m.ea_type[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71301 Q=registers_m.ea_type[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71303 Q=registers_m.ea_type[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71305 Q=registers_m.ea_mod[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71307 Q=registers_m.ea_mod[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71309 Q=registers_m.ea_mod[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71311 Q=registers_m.ea_reg[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71313 Q=registers_m.ea_reg[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71315 Q=registers_m.ea_reg[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[0] Q=registers_m.pc[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[1] Q=registers_m.pc[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[2] Q=registers_m.pc[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[3] Q=registers_m.pc[3] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[4] Q=registers_m.pc[4] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[5] Q=registers_m.pc[5] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[6] Q=registers_m.pc[6] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[7] Q=registers_m.pc[7] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[8] Q=registers_m.pc[8] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[9] Q=registers_m.pc[9] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[10] Q=registers_m.pc[10] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[11] Q=registers_m.pc[11] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[12] Q=registers_m.pc[12] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[13] Q=registers_m.pc[13] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[14] Q=registers_m.pc[14] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[15] Q=registers_m.pc[15] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[16] Q=registers_m.pc[16] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[17] Q=registers_m.pc[17] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[18] Q=registers_m.pc[18] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[19] Q=registers_m.pc[19] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[20] Q=registers_m.pc[20] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[21] Q=registers_m.pc[21] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[22] Q=registers_m.pc[22] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[23] Q=registers_m.pc[23] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[24] Q=registers_m.pc[24] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[25] Q=registers_m.pc[25] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[26] Q=registers_m.pc[26] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[27] Q=registers_m.pc[27] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[28] Q=registers_m.pc[28] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[29] Q=registers_m.pc[29] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[30] Q=registers_m.pc[30] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=registers_m.pc_next[31] Q=registers_m.pc[31] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71317 Q=registers_m.size[0] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71319 Q=registers_m.size[1] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71321 Q=registers_m.size[2] RN=reset_n
.subckt gf180mcu_fd_sc_mcu9t5v0__dffrnq_1 CLK=CLK_I D=$abc$71324$auto$rtlil.cc:3381:MuxGate$71323 Q=registers_m.address[0] RN=reset_n
.names bus_control_m.ADR_O[2] ADR_O[2]
1 1
.names bus_control_m.ADR_O[3] ADR_O[3]
1 1
.names bus_control_m.ADR_O[4] ADR_O[4]
1 1
.names bus_control_m.ADR_O[5] ADR_O[5]
1 1
.names bus_control_m.ADR_O[6] ADR_O[6]
1 1
.names bus_control_m.ADR_O[7] ADR_O[7]
1 1
.names bus_control_m.ADR_O[8] ADR_O[8]
1 1
.names bus_control_m.ADR_O[9] ADR_O[9]
1 1
.names bus_control_m.ADR_O[10] ADR_O[10]
1 1
.names bus_control_m.ADR_O[11] ADR_O[11]
1 1
.names bus_control_m.ADR_O[12] ADR_O[12]
1 1
.names bus_control_m.ADR_O[13] ADR_O[13]
1 1
.names bus_control_m.ADR_O[14] ADR_O[14]
1 1
.names bus_control_m.ADR_O[15] ADR_O[15]
1 1
.names bus_control_m.ADR_O[16] ADR_O[16]
1 1
.names bus_control_m.ADR_O[17] ADR_O[17]
1 1
.names bus_control_m.ADR_O[18] ADR_O[18]
1 1
.names bus_control_m.ADR_O[19] ADR_O[19]
1 1
.names bus_control_m.ADR_O[20] ADR_O[20]
1 1
.names bus_control_m.ADR_O[21] ADR_O[21]
1 1
.names bus_control_m.ADR_O[22] ADR_O[22]
1 1
.names bus_control_m.ADR_O[23] ADR_O[23]
1 1
.names bus_control_m.ADR_O[24] ADR_O[24]
1 1
.names bus_control_m.ADR_O[25] ADR_O[25]
1 1
.names bus_control_m.ADR_O[26] ADR_O[26]
1 1
.names bus_control_m.ADR_O[27] ADR_O[27]
1 1
.names bus_control_m.ADR_O[28] ADR_O[28]
1 1
.names bus_control_m.ADR_O[29] ADR_O[29]
1 1
.names bus_control_m.ADR_O[30] ADR_O[30]
1 1
.names bus_control_m.ADR_O[31] ADR_O[31]
1 1
.names memory_registers_m.An_output[0] An_output[0]
1 1
.names memory_registers_m.An_output[1] An_output[1]
1 1
.names memory_registers_m.An_output[2] An_output[2]
1 1
.names memory_registers_m.An_output[3] An_output[3]
1 1
.names memory_registers_m.An_output[4] An_output[4]
1 1
.names memory_registers_m.An_output[5] An_output[5]
1 1
.names memory_registers_m.An_output[6] An_output[6]
1 1
.names memory_registers_m.An_output[7] An_output[7]
1 1
.names memory_registers_m.An_output[8] An_output[8]
1 1
.names memory_registers_m.An_output[9] An_output[9]
1 1
.names memory_registers_m.An_output[10] An_output[10]
1 1
.names memory_registers_m.An_output[11] An_output[11]
1 1
.names memory_registers_m.An_output[12] An_output[12]
1 1
.names memory_registers_m.An_output[13] An_output[13]
1 1
.names memory_registers_m.An_output[14] An_output[14]
1 1
.names memory_registers_m.An_output[15] An_output[15]
1 1
.names memory_registers_m.An_output[16] An_output[16]
1 1
.names memory_registers_m.An_output[17] An_output[17]
1 1
.names memory_registers_m.An_output[18] An_output[18]
1 1
.names memory_registers_m.An_output[19] An_output[19]
1 1
.names memory_registers_m.An_output[20] An_output[20]
1 1
.names memory_registers_m.An_output[21] An_output[21]
1 1
.names memory_registers_m.An_output[22] An_output[22]
1 1
.names memory_registers_m.An_output[23] An_output[23]
1 1
.names memory_registers_m.An_output[24] An_output[24]
1 1
.names memory_registers_m.An_output[25] An_output[25]
1 1
.names memory_registers_m.An_output[26] An_output[26]
1 1
.names memory_registers_m.An_output[27] An_output[27]
1 1
.names memory_registers_m.An_output[28] An_output[28]
1 1
.names memory_registers_m.An_output[29] An_output[29]
1 1
.names memory_registers_m.An_output[30] An_output[30]
1 1
.names memory_registers_m.An_output[31] An_output[31]
1 1
.names bus_control_m.BLK_O BLK_O
1 1
.names $false BTE_O[0]
1 1
.names $false BTE_O[1]
1 1
.names bus_control_m.CTI_O[0] CTI_O[0]
1 1
.names bus_control_m.CTI_O[1] CTI_O[1]
1 1
.names bus_control_m.CTI_O[2] CTI_O[2]
1 1
.names bus_control_m.CYC_O CYC_O
1 1
.names bus_control_m.DAT_O[0] DAT_O[0]
1 1
.names bus_control_m.DAT_O[1] DAT_O[1]
1 1
.names bus_control_m.DAT_O[2] DAT_O[2]
1 1
.names bus_control_m.DAT_O[3] DAT_O[3]
1 1
.names bus_control_m.DAT_O[4] DAT_O[4]
1 1
.names bus_control_m.DAT_O[5] DAT_O[5]
1 1
.names bus_control_m.DAT_O[6] DAT_O[6]
1 1
.names bus_control_m.DAT_O[7] DAT_O[7]
1 1
.names bus_control_m.DAT_O[8] DAT_O[8]
1 1
.names bus_control_m.DAT_O[9] DAT_O[9]
1 1
.names bus_control_m.DAT_O[10] DAT_O[10]
1 1
.names bus_control_m.DAT_O[11] DAT_O[11]
1 1
.names bus_control_m.DAT_O[12] DAT_O[12]
1 1
.names bus_control_m.DAT_O[13] DAT_O[13]
1 1
.names bus_control_m.DAT_O[14] DAT_O[14]
1 1
.names bus_control_m.DAT_O[15] DAT_O[15]
1 1
.names bus_control_m.DAT_O[16] DAT_O[16]
1 1
.names bus_control_m.DAT_O[17] DAT_O[17]
1 1
.names bus_control_m.DAT_O[18] DAT_O[18]
1 1
.names bus_control_m.DAT_O[19] DAT_O[19]
1 1
.names bus_control_m.DAT_O[20] DAT_O[20]
1 1
.names bus_control_m.DAT_O[21] DAT_O[21]
1 1
.names bus_control_m.DAT_O[22] DAT_O[22]
1 1
.names bus_control_m.DAT_O[23] DAT_O[23]
1 1
.names bus_control_m.DAT_O[24] DAT_O[24]
1 1
.names bus_control_m.DAT_O[25] DAT_O[25]
1 1
.names bus_control_m.DAT_O[26] DAT_O[26]
1 1
.names bus_control_m.DAT_O[27] DAT_O[27]
1 1
.names bus_control_m.DAT_O[28] DAT_O[28]
1 1
.names bus_control_m.DAT_O[29] DAT_O[29]
1 1
.names bus_control_m.DAT_O[30] DAT_O[30]
1 1
.names bus_control_m.DAT_O[31] DAT_O[31]
1 1
.names memory_registers_m.Dn_output[0] Dn_output[0]
1 1
.names memory_registers_m.Dn_output[1] Dn_output[1]
1 1
.names memory_registers_m.Dn_output[2] Dn_output[2]
1 1
.names memory_registers_m.Dn_output[3] Dn_output[3]
1 1
.names memory_registers_m.Dn_output[4] Dn_output[4]
1 1
.names memory_registers_m.Dn_output[5] Dn_output[5]
1 1
.names memory_registers_m.Dn_output[6] Dn_output[6]
1 1
.names memory_registers_m.Dn_output[7] Dn_output[7]
1 1
.names memory_registers_m.Dn_output[8] Dn_output[8]
1 1
.names memory_registers_m.Dn_output[9] Dn_output[9]
1 1
.names memory_registers_m.Dn_output[10] Dn_output[10]
1 1
.names memory_registers_m.Dn_output[11] Dn_output[11]
1 1
.names memory_registers_m.Dn_output[12] Dn_output[12]
1 1
.names memory_registers_m.Dn_output[13] Dn_output[13]
1 1
.names memory_registers_m.Dn_output[14] Dn_output[14]
1 1
.names memory_registers_m.Dn_output[15] Dn_output[15]
1 1
.names memory_registers_m.Dn_output[16] Dn_output[16]
1 1
.names memory_registers_m.Dn_output[17] Dn_output[17]
1 1
.names memory_registers_m.Dn_output[18] Dn_output[18]
1 1
.names memory_registers_m.Dn_output[19] Dn_output[19]
1 1
.names memory_registers_m.Dn_output[20] Dn_output[20]
1 1
.names memory_registers_m.Dn_output[21] Dn_output[21]
1 1
.names memory_registers_m.Dn_output[22] Dn_output[22]
1 1
.names memory_registers_m.Dn_output[23] Dn_output[23]
1 1
.names memory_registers_m.Dn_output[24] Dn_output[24]
1 1
.names memory_registers_m.Dn_output[25] Dn_output[25]
1 1
.names memory_registers_m.Dn_output[26] Dn_output[26]
1 1
.names memory_registers_m.Dn_output[27] Dn_output[27]
1 1
.names memory_registers_m.Dn_output[28] Dn_output[28]
1 1
.names memory_registers_m.Dn_output[29] Dn_output[29]
1 1
.names memory_registers_m.Dn_output[30] Dn_output[30]
1 1
.names memory_registers_m.Dn_output[31] Dn_output[31]
1 1
.names bus_control_m.RMW_O RMW_O
1 1
.names bus_control_m.SEL_O[0] SEL_O[0]
1 1
.names bus_control_m.SEL_O[1] SEL_O[1]
1 1
.names bus_control_m.SEL_O[2] SEL_O[2]
1 1
.names bus_control_m.SEL_O[3] SEL_O[3]
1 1
.names bus_control_m.SGL_O SGL_O
1 1
.names bus_control_m.STB_O STB_O
1 1
.names bus_control_m.WE_O WE_O
1 1
.names registers_m.address[0] address[0]
1 1
.names registers_m.address[1] address[1]
1 1
.names registers_m.address[2] address[2]
1 1
.names registers_m.address[3] address[3]
1 1
.names registers_m.address[4] address[4]
1 1
.names registers_m.address[5] address[5]
1 1
.names registers_m.address[6] address[6]
1 1
.names registers_m.address[7] address[7]
1 1
.names registers_m.address[8] address[8]
1 1
.names registers_m.address[9] address[9]
1 1
.names registers_m.address[10] address[10]
1 1
.names registers_m.address[11] address[11]
1 1
.names registers_m.address[12] address[12]
1 1
.names registers_m.address[13] address[13]
1 1
.names registers_m.address[14] address[14]
1 1
.names registers_m.address[15] address[15]
1 1
.names registers_m.address[16] address[16]
1 1
.names registers_m.address[17] address[17]
1 1
.names registers_m.address[18] address[18]
1 1
.names registers_m.address[19] address[19]
1 1
.names registers_m.address[20] address[20]
1 1
.names registers_m.address[21] address[21]
1 1
.names registers_m.address[22] address[22]
1 1
.names registers_m.address[23] address[23]
1 1
.names registers_m.address[24] address[24]
1 1
.names registers_m.address[25] address[25]
1 1
.names registers_m.address[26] address[26]
1 1
.names registers_m.address[27] address[27]
1 1
.names registers_m.address[28] address[28]
1 1
.names registers_m.address[29] address[29]
1 1
.names registers_m.address[30] address[30]
1 1
.names registers_m.address[31] address[31]
1 1
.names registers_m.address_type address_type
1 1
.names registers_m.address[0] alu_m.address[0]
1 1
.names registers_m.address[1] alu_m.address[1]
1 1
.names registers_m.address[2] alu_m.address[2]
1 1
.names registers_m.address[3] alu_m.address[3]
1 1
.names registers_m.address[4] alu_m.address[4]
1 1
.names registers_m.address[5] alu_m.address[5]
1 1
.names registers_m.address[6] alu_m.address[6]
1 1
.names registers_m.address[7] alu_m.address[7]
1 1
.names registers_m.address[8] alu_m.address[8]
1 1
.names registers_m.address[9] alu_m.address[9]
1 1
.names registers_m.address[10] alu_m.address[10]
1 1
.names registers_m.address[11] alu_m.address[11]
1 1
.names registers_m.address[12] alu_m.address[12]
1 1
.names registers_m.address[13] alu_m.address[13]
1 1
.names registers_m.address[14] alu_m.address[14]
1 1
.names registers_m.address[15] alu_m.address[15]
1 1
.names registers_m.address[16] alu_m.address[16]
1 1
.names registers_m.address[17] alu_m.address[17]
1 1
.names registers_m.address[18] alu_m.address[18]
1 1
.names registers_m.address[19] alu_m.address[19]
1 1
.names registers_m.address[20] alu_m.address[20]
1 1
.names registers_m.address[21] alu_m.address[21]
1 1
.names registers_m.address[22] alu_m.address[22]
1 1
.names registers_m.address[23] alu_m.address[23]
1 1
.names registers_m.address[24] alu_m.address[24]
1 1
.names registers_m.address[25] alu_m.address[25]
1 1
.names registers_m.address[26] alu_m.address[26]
1 1
.names registers_m.address[27] alu_m.address[27]
1 1
.names registers_m.address[28] alu_m.address[28]
1 1
.names registers_m.address[29] alu_m.address[29]
1 1
.names registers_m.address[30] alu_m.address[30]
1 1
.names registers_m.address[31] alu_m.address[31]
1 1
.names memory_registers_m.micro_data[75] alu_m.alu_control[0]
1 1
.names memory_registers_m.micro_data[76] alu_m.alu_control[1]
1 1
.names memory_registers_m.micro_data[77] alu_m.alu_control[2]
1 1
.names memory_registers_m.micro_data[78] alu_m.alu_control[3]
1 1
.names memory_registers_m.micro_data[79] alu_m.alu_control[4]
1 1
.names CLK_I alu_m.clock
1 1
.names registers_m.decoder_alu_reg[0] alu_m.decoder_alu_reg[0]
1 1
.names registers_m.decoder_alu_reg[1] alu_m.decoder_alu_reg[1]
1 1
.names registers_m.decoder_alu_reg[2] alu_m.decoder_alu_reg[2]
1 1
.names registers_m.decoder_alu_reg[3] alu_m.decoder_alu_reg[3]
1 1
.names registers_m.decoder_alu_reg[4] alu_m.decoder_alu_reg[4]
1 1
.names registers_m.decoder_alu_reg[5] alu_m.decoder_alu_reg[5]
1 1
.names registers_m.decoder_alu_reg[6] alu_m.decoder_alu_reg[6]
1 1
.names registers_m.decoder_alu_reg[8] alu_m.decoder_alu_reg[8]
1 1
.names registers_m.decoder_alu_reg[9] alu_m.decoder_alu_reg[9]
1 1
.names registers_m.decoder_alu_reg[10] alu_m.decoder_alu_reg[10]
1 1
.names registers_m.decoder_alu_reg[11] alu_m.decoder_alu_reg[11]
1 1
.names registers_m.decoder_alu_reg[12] alu_m.decoder_alu_reg[12]
1 1
.names registers_m.decoder_alu_reg[14] alu_m.decoder_alu_reg[14]
1 1
.names registers_m.decoder_alu_reg[15] alu_m.decoder_alu_reg[15]
1 1
.names registers_m.decoder_alu_reg[16] alu_m.decoder_alu_reg[16]
1 1
.names alu_m.quotient[0] alu_m.div_quotient[0]
1 1
.names alu_m.dividend[0] alu_m.div_remainder[0]
1 1
.names bus_control_m.interrupt_mask_o[0] alu_m.interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] alu_m.interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] alu_m.interrupt_mask[2]
1 1
.names registers_m.ir[0] alu_m.ir[0]
1 1
.names registers_m.ir[1] alu_m.ir[1]
1 1
.names registers_m.ir[2] alu_m.ir[2]
1 1
.names registers_m.ir[3] alu_m.ir[3]
1 1
.names registers_m.ir[4] alu_m.ir[4]
1 1
.names registers_m.ir[5] alu_m.ir[5]
1 1
.names registers_m.ir[6] alu_m.ir[6]
1 1
.names registers_m.ir[7] alu_m.ir[7]
1 1
.names registers_m.ir[8] alu_m.ir[8]
1 1
.names registers_m.ir[9] alu_m.ir[9]
1 1
.names registers_m.ir[10] alu_m.ir[10]
1 1
.names registers_m.ir[11] alu_m.ir[11]
1 1
.names registers_m.ir[12] alu_m.ir[12]
1 1
.names registers_m.ir[13] alu_m.ir[13]
1 1
.names registers_m.ir[14] alu_m.ir[14]
1 1
.names registers_m.ir[15] alu_m.ir[15]
1 1
.names CLK_I alu_m.muls.clock
1 1
.names registers_m.operand1[0] alu_m.muls.dataa[0]
1 1
.names registers_m.operand1[1] alu_m.muls.dataa[1]
1 1
.names registers_m.operand1[2] alu_m.muls.dataa[2]
1 1
.names registers_m.operand1[3] alu_m.muls.dataa[3]
1 1
.names registers_m.operand1[4] alu_m.muls.dataa[4]
1 1
.names registers_m.operand1[5] alu_m.muls.dataa[5]
1 1
.names registers_m.operand1[6] alu_m.muls.dataa[6]
1 1
.names registers_m.operand1[7] alu_m.muls.dataa[7]
1 1
.names registers_m.operand1[8] alu_m.muls.dataa[8]
1 1
.names registers_m.operand1[9] alu_m.muls.dataa[9]
1 1
.names registers_m.operand1[10] alu_m.muls.dataa[10]
1 1
.names registers_m.operand1[11] alu_m.muls.dataa[11]
1 1
.names registers_m.operand1[12] alu_m.muls.dataa[12]
1 1
.names registers_m.operand1[13] alu_m.muls.dataa[13]
1 1
.names registers_m.operand1[14] alu_m.muls.dataa[14]
1 1
.names registers_m.operand1[15] alu_m.muls.dataa[15]
1 1
.names registers_m.operand2[0] alu_m.muls.datab[0]
1 1
.names registers_m.operand2[1] alu_m.muls.datab[1]
1 1
.names registers_m.operand2[2] alu_m.muls.datab[2]
1 1
.names registers_m.operand2[3] alu_m.muls.datab[3]
1 1
.names registers_m.operand2[4] alu_m.muls.datab[4]
1 1
.names registers_m.operand2[5] alu_m.muls.datab[5]
1 1
.names registers_m.operand2[6] alu_m.muls.datab[6]
1 1
.names registers_m.operand2[7] alu_m.muls.datab[7]
1 1
.names registers_m.operand2[8] alu_m.muls.datab[8]
1 1
.names registers_m.operand2[9] alu_m.muls.datab[9]
1 1
.names registers_m.operand2[10] alu_m.muls.datab[10]
1 1
.names registers_m.operand2[11] alu_m.muls.datab[11]
1 1
.names registers_m.operand2[12] alu_m.muls.datab[12]
1 1
.names registers_m.operand2[13] alu_m.muls.datab[13]
1 1
.names registers_m.operand2[14] alu_m.muls.datab[14]
1 1
.names registers_m.operand2[15] alu_m.muls.datab[15]
1 1
.names registers_m.ir[8] alu_m.mult_div_sign
1 1
.names registers_m.operand1[0] alu_m.operand1[0]
1 1
.names registers_m.operand1[1] alu_m.operand1[1]
1 1
.names registers_m.operand1[2] alu_m.operand1[2]
1 1
.names registers_m.operand1[3] alu_m.operand1[3]
1 1
.names registers_m.operand1[4] alu_m.operand1[4]
1 1
.names registers_m.operand1[5] alu_m.operand1[5]
1 1
.names registers_m.operand1[6] alu_m.operand1[6]
1 1
.names registers_m.operand1[7] alu_m.operand1[7]
1 1
.names registers_m.operand1[8] alu_m.operand1[8]
1 1
.names registers_m.operand1[9] alu_m.operand1[9]
1 1
.names registers_m.operand1[10] alu_m.operand1[10]
1 1
.names registers_m.operand1[11] alu_m.operand1[11]
1 1
.names registers_m.operand1[12] alu_m.operand1[12]
1 1
.names registers_m.operand1[13] alu_m.operand1[13]
1 1
.names registers_m.operand1[14] alu_m.operand1[14]
1 1
.names registers_m.operand1[15] alu_m.operand1[15]
1 1
.names registers_m.operand1[16] alu_m.operand1[16]
1 1
.names registers_m.operand1[17] alu_m.operand1[17]
1 1
.names registers_m.operand1[18] alu_m.operand1[18]
1 1
.names registers_m.operand1[19] alu_m.operand1[19]
1 1
.names registers_m.operand1[20] alu_m.operand1[20]
1 1
.names registers_m.operand1[21] alu_m.operand1[21]
1 1
.names registers_m.operand1[22] alu_m.operand1[22]
1 1
.names registers_m.operand1[23] alu_m.operand1[23]
1 1
.names registers_m.operand1[24] alu_m.operand1[24]
1 1
.names registers_m.operand1[25] alu_m.operand1[25]
1 1
.names registers_m.operand1[26] alu_m.operand1[26]
1 1
.names registers_m.operand1[27] alu_m.operand1[27]
1 1
.names registers_m.operand1[28] alu_m.operand1[28]
1 1
.names registers_m.operand1[29] alu_m.operand1[29]
1 1
.names registers_m.operand1[30] alu_m.operand1[30]
1 1
.names registers_m.operand1[31] alu_m.operand1[31]
1 1
.names registers_m.operand2[0] alu_m.operand2[0]
1 1
.names registers_m.operand2[1] alu_m.operand2[1]
1 1
.names registers_m.operand2[2] alu_m.operand2[2]
1 1
.names registers_m.operand2[3] alu_m.operand2[3]
1 1
.names registers_m.operand2[4] alu_m.operand2[4]
1 1
.names registers_m.operand2[5] alu_m.operand2[5]
1 1
.names registers_m.operand2[6] alu_m.operand2[6]
1 1
.names registers_m.operand2[7] alu_m.operand2[7]
1 1
.names registers_m.operand2[8] alu_m.operand2[8]
1 1
.names registers_m.operand2[9] alu_m.operand2[9]
1 1
.names registers_m.operand2[10] alu_m.operand2[10]
1 1
.names registers_m.operand2[11] alu_m.operand2[11]
1 1
.names registers_m.operand2[12] alu_m.operand2[12]
1 1
.names registers_m.operand2[13] alu_m.operand2[13]
1 1
.names registers_m.operand2[14] alu_m.operand2[14]
1 1
.names registers_m.operand2[15] alu_m.operand2[15]
1 1
.names registers_m.operand2[16] alu_m.operand2[16]
1 1
.names registers_m.operand2[17] alu_m.operand2[17]
1 1
.names registers_m.operand2[18] alu_m.operand2[18]
1 1
.names registers_m.operand2[19] alu_m.operand2[19]
1 1
.names registers_m.operand2[20] alu_m.operand2[20]
1 1
.names registers_m.operand2[21] alu_m.operand2[21]
1 1
.names registers_m.operand2[22] alu_m.operand2[22]
1 1
.names registers_m.operand2[23] alu_m.operand2[23]
1 1
.names registers_m.operand2[24] alu_m.operand2[24]
1 1
.names registers_m.operand2[25] alu_m.operand2[25]
1 1
.names registers_m.operand2[26] alu_m.operand2[26]
1 1
.names registers_m.operand2[27] alu_m.operand2[27]
1 1
.names registers_m.operand2[28] alu_m.operand2[28]
1 1
.names registers_m.operand2[29] alu_m.operand2[29]
1 1
.names registers_m.operand2[30] alu_m.operand2[30]
1 1
.names registers_m.operand2[31] alu_m.operand2[31]
1 1
.names reset_n alu_m.reset_n
1 1
.names alu_m.result[8] alu_m.result_ABCD2[0]
1 1
.names alu_m.result[9] alu_m.result_ABCD2[1]
1 1
.names alu_m.result[10] alu_m.result_ABCD2[2]
1 1
.names alu_m.result[11] alu_m.result_ABCD2[3]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2[4]
1 1
.names alu_m.result_ABCD2[15] alu_m.result_ABCD2[5]
1 1
.names alu_m.result_ABCD2[16] alu_m.result_ABCD2[6]
1 1
.names alu_m.result_ABCD2[17] alu_m.result_ABCD2[7]
1 1
.names alu_m.result[8] alu_m.result_ABCD2[8]
1 1
.names alu_m.result[9] alu_m.result_ABCD2[9]
1 1
.names alu_m.result[10] alu_m.result_ABCD2[10]
1 1
.names alu_m.result[11] alu_m.result_ABCD2[11]
1 1
.names alu_m.result[12] alu_m.result_ABCD2[12]
1 1
.names alu_m.result[13] alu_m.result_ABCD2[13]
1 1
.names alu_m.result[20] alu_m.result_ABCD2[20]
1 1
.names alu_m.result[21] alu_m.result_ABCD2[21]
1 1
.names alu_m.result[22] alu_m.result_ABCD2[22]
1 1
.names alu_m.result[23] alu_m.result_ABCD2[23]
1 1
.names alu_m.result[24] alu_m.result_ABCD2[24]
1 1
.names alu_m.result[25] alu_m.result_ABCD2[25]
1 1
.names alu_m.result[26] alu_m.result_ABCD2[26]
1 1
.names alu_m.result[27] alu_m.result_ABCD2[27]
1 1
.names alu_m.result[28] alu_m.result_ABCD2[28]
1 1
.names alu_m.result[29] alu_m.result_ABCD2[29]
1 1
.names alu_m.result[30] alu_m.result_ABCD2[30]
1 1
.names alu_m.result[31] alu_m.result_ABCD2[31]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2_19_14a[0]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2_19_14b[0]
1 1
.names alu_m.result_ABCD2[15] alu_m.result_ABCD2_19_14b[1]
1 1
.names alu_m.result_ABCD2[16] alu_m.result_ABCD2_19_14b[2]
1 1
.names alu_m.result_ABCD2[17] alu_m.result_ABCD2_19_14b[3]
1 1
.names alu_m.result_ABCD2[18] alu_m.result_ABCD2_19_14b[4]
1 1
.names alu_m.result_ABCD2[19] alu_m.result_ABCD2_19_14b[5]
1 1
.names alu_m.result[8] alu_m.result_ABCD2_3_0[0]
1 1
.names alu_m.result[9] alu_m.result_ABCD2_3_0[1]
1 1
.names alu_m.result[10] alu_m.result_ABCD2_3_0[2]
1 1
.names alu_m.result[11] alu_m.result_ABCD2_3_0[3]
1 1
.names alu_m.result_ABCD2[14] alu_m.result_ABCD2_7_4[0]
1 1
.names alu_m.result_ABCD2[15] alu_m.result_ABCD2_7_4[1]
1 1
.names alu_m.result_ABCD2[16] alu_m.result_ABCD2_7_4[2]
1 1
.names alu_m.result_ABCD2[17] alu_m.result_ABCD2_7_4[3]
1 1
.names $false alu_m.result_ABCD_13_8a[5]
1 1
.names alu_m.result_ABCD_13_8a[0] alu_m.result_ABCD_13_8b[0]
1 1
.names alu_m.result_ABCD_13_8a[0] alu_m.result_ABCD_31_23[0]
1 1
.names alu_m.result_ABCD_13_8a[1] alu_m.result_ABCD_31_23[1]
1 1
.names alu_m.result_ABCD_13_8a[2] alu_m.result_ABCD_31_23[2]
1 1
.names alu_m.result_ABCD_13_8a[3] alu_m.result_ABCD_31_23[3]
1 1
.names registers_m.operand1[8] alu_m.result_BITS8[8]
1 1
.names registers_m.operand1[9] alu_m.result_BITS8[9]
1 1
.names registers_m.operand1[10] alu_m.result_BITS8[10]
1 1
.names registers_m.operand1[11] alu_m.result_BITS8[11]
1 1
.names registers_m.operand1[12] alu_m.result_BITS8[12]
1 1
.names registers_m.operand1[13] alu_m.result_BITS8[13]
1 1
.names registers_m.operand1[14] alu_m.result_BITS8[14]
1 1
.names registers_m.operand1[15] alu_m.result_BITS8[15]
1 1
.names registers_m.operand1[16] alu_m.result_BITS8[16]
1 1
.names registers_m.operand1[17] alu_m.result_BITS8[17]
1 1
.names registers_m.operand1[18] alu_m.result_BITS8[18]
1 1
.names registers_m.operand1[19] alu_m.result_BITS8[19]
1 1
.names registers_m.operand1[20] alu_m.result_BITS8[20]
1 1
.names registers_m.operand1[21] alu_m.result_BITS8[21]
1 1
.names registers_m.operand1[22] alu_m.result_BITS8[22]
1 1
.names registers_m.operand1[23] alu_m.result_BITS8[23]
1 1
.names registers_m.operand1[24] alu_m.result_BITS8[24]
1 1
.names registers_m.operand1[25] alu_m.result_BITS8[25]
1 1
.names registers_m.operand1[26] alu_m.result_BITS8[26]
1 1
.names registers_m.operand1[27] alu_m.result_BITS8[27]
1 1
.names registers_m.operand1[28] alu_m.result_BITS8[28]
1 1
.names registers_m.operand1[29] alu_m.result_BITS8[29]
1 1
.names registers_m.operand1[30] alu_m.result_BITS8[30]
1 1
.names registers_m.operand1[31] alu_m.result_BITS8[31]
1 1
.names registers_m.operand1[1] alu_m.result_NBCD_3_0a[1]
1 1
.names alu_m.result[8] alu_m.result_SBCD2[0]
1 1
.names alu_m.result[9] alu_m.result_SBCD2[1]
1 1
.names alu_m.result[10] alu_m.result_SBCD2[2]
1 1
.names alu_m.result[11] alu_m.result_SBCD2[3]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2[4]
1 1
.names alu_m.result_SBCD2[15] alu_m.result_SBCD2[5]
1 1
.names alu_m.result_SBCD2[16] alu_m.result_SBCD2[6]
1 1
.names alu_m.result_SBCD2[17] alu_m.result_SBCD2[7]
1 1
.names alu_m.result[8] alu_m.result_SBCD2[8]
1 1
.names alu_m.result[9] alu_m.result_SBCD2[9]
1 1
.names alu_m.result[10] alu_m.result_SBCD2[10]
1 1
.names alu_m.result[11] alu_m.result_SBCD2[11]
1 1
.names alu_m.result[12] alu_m.result_SBCD2[12]
1 1
.names alu_m.result[13] alu_m.result_SBCD2[13]
1 1
.names alu_m.result[20] alu_m.result_SBCD2[20]
1 1
.names alu_m.result[21] alu_m.result_SBCD2[21]
1 1
.names alu_m.result[22] alu_m.result_SBCD2[22]
1 1
.names alu_m.result[23] alu_m.result_SBCD2[23]
1 1
.names alu_m.result[24] alu_m.result_SBCD2[24]
1 1
.names alu_m.result[25] alu_m.result_SBCD2[25]
1 1
.names alu_m.result[26] alu_m.result_SBCD2[26]
1 1
.names alu_m.result[27] alu_m.result_SBCD2[27]
1 1
.names alu_m.result[28] alu_m.result_SBCD2[28]
1 1
.names alu_m.result[29] alu_m.result_SBCD2[29]
1 1
.names alu_m.result[30] alu_m.result_SBCD2[30]
1 1
.names alu_m.result[31] alu_m.result_SBCD2[31]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2_19_14a[0]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2_19_14b[0]
1 1
.names alu_m.result_SBCD2[15] alu_m.result_SBCD2_19_14b[1]
1 1
.names alu_m.result_SBCD2[16] alu_m.result_SBCD2_19_14b[2]
1 1
.names alu_m.result_SBCD2[17] alu_m.result_SBCD2_19_14b[3]
1 1
.names alu_m.result_SBCD2[18] alu_m.result_SBCD2_19_14b[4]
1 1
.names alu_m.result_SBCD2[19] alu_m.result_SBCD2_19_14b[5]
1 1
.names alu_m.result[8] alu_m.result_SBCD2_3_0[0]
1 1
.names alu_m.result[9] alu_m.result_SBCD2_3_0[1]
1 1
.names alu_m.result[10] alu_m.result_SBCD2_3_0[2]
1 1
.names alu_m.result[11] alu_m.result_SBCD2_3_0[3]
1 1
.names alu_m.result_SBCD2[14] alu_m.result_SBCD2_7_4[0]
1 1
.names alu_m.result_SBCD2[15] alu_m.result_SBCD2_7_4[1]
1 1
.names alu_m.result_SBCD2[16] alu_m.result_SBCD2_7_4[2]
1 1
.names alu_m.result_SBCD2[17] alu_m.result_SBCD2_7_4[3]
1 1
.names registers_m.size[0] alu_m.size[0]
1 1
.names registers_m.size[1] alu_m.size[1]
1 1
.names registers_m.size[2] alu_m.size[2]
1 1
.names $false alu_m.sr[5]
1 1
.names $false alu_m.sr[6]
1 1
.names $false alu_m.sr[7]
1 1
.names $false alu_m.sr[11]
1 1
.names $false alu_m.sr[12]
1 1
.names $false alu_m.sr[14]
1 1
.names alu_m.alu_signal alu_signal
1 1
.names bus_control_m.blocked_o blocked_o
1 1
.names ACK_I bus_control_m.ACK_I
1 1
.names $false bus_control_m.BTE_O[0]
1 1
.names $false bus_control_m.BTE_O[1]
1 1
.names CLK_I bus_control_m.CLK_I
1 1
.names DAT_I[0] bus_control_m.DAT_I[0]
1 1
.names DAT_I[1] bus_control_m.DAT_I[1]
1 1
.names DAT_I[2] bus_control_m.DAT_I[2]
1 1
.names DAT_I[3] bus_control_m.DAT_I[3]
1 1
.names DAT_I[4] bus_control_m.DAT_I[4]
1 1
.names DAT_I[5] bus_control_m.DAT_I[5]
1 1
.names DAT_I[6] bus_control_m.DAT_I[6]
1 1
.names DAT_I[7] bus_control_m.DAT_I[7]
1 1
.names DAT_I[8] bus_control_m.DAT_I[8]
1 1
.names DAT_I[9] bus_control_m.DAT_I[9]
1 1
.names DAT_I[10] bus_control_m.DAT_I[10]
1 1
.names DAT_I[11] bus_control_m.DAT_I[11]
1 1
.names DAT_I[12] bus_control_m.DAT_I[12]
1 1
.names DAT_I[13] bus_control_m.DAT_I[13]
1 1
.names DAT_I[14] bus_control_m.DAT_I[14]
1 1
.names DAT_I[15] bus_control_m.DAT_I[15]
1 1
.names DAT_I[16] bus_control_m.DAT_I[16]
1 1
.names DAT_I[17] bus_control_m.DAT_I[17]
1 1
.names DAT_I[18] bus_control_m.DAT_I[18]
1 1
.names DAT_I[19] bus_control_m.DAT_I[19]
1 1
.names DAT_I[20] bus_control_m.DAT_I[20]
1 1
.names DAT_I[21] bus_control_m.DAT_I[21]
1 1
.names DAT_I[22] bus_control_m.DAT_I[22]
1 1
.names DAT_I[23] bus_control_m.DAT_I[23]
1 1
.names DAT_I[24] bus_control_m.DAT_I[24]
1 1
.names DAT_I[25] bus_control_m.DAT_I[25]
1 1
.names DAT_I[26] bus_control_m.DAT_I[26]
1 1
.names DAT_I[27] bus_control_m.DAT_I[27]
1 1
.names DAT_I[28] bus_control_m.DAT_I[28]
1 1
.names DAT_I[29] bus_control_m.DAT_I[29]
1 1
.names DAT_I[30] bus_control_m.DAT_I[30]
1 1
.names DAT_I[31] bus_control_m.DAT_I[31]
1 1
.names ERR_I bus_control_m.ERR_I
1 1
.names RTY_I bus_control_m.RTY_I
1 1
.names registers_m.address[0] bus_control_m.address_i[0]
1 1
.names registers_m.address[1] bus_control_m.address_i[1]
1 1
.names registers_m.address[2] bus_control_m.address_i[2]
1 1
.names registers_m.address[3] bus_control_m.address_i[3]
1 1
.names registers_m.address[4] bus_control_m.address_i[4]
1 1
.names registers_m.address[5] bus_control_m.address_i[5]
1 1
.names registers_m.address[6] bus_control_m.address_i[6]
1 1
.names registers_m.address[7] bus_control_m.address_i[7]
1 1
.names registers_m.address[8] bus_control_m.address_i[8]
1 1
.names registers_m.address[9] bus_control_m.address_i[9]
1 1
.names registers_m.address[10] bus_control_m.address_i[10]
1 1
.names registers_m.address[11] bus_control_m.address_i[11]
1 1
.names registers_m.address[12] bus_control_m.address_i[12]
1 1
.names registers_m.address[13] bus_control_m.address_i[13]
1 1
.names registers_m.address[14] bus_control_m.address_i[14]
1 1
.names registers_m.address[15] bus_control_m.address_i[15]
1 1
.names registers_m.address[16] bus_control_m.address_i[16]
1 1
.names registers_m.address[17] bus_control_m.address_i[17]
1 1
.names registers_m.address[18] bus_control_m.address_i[18]
1 1
.names registers_m.address[19] bus_control_m.address_i[19]
1 1
.names registers_m.address[20] bus_control_m.address_i[20]
1 1
.names registers_m.address[21] bus_control_m.address_i[21]
1 1
.names registers_m.address[22] bus_control_m.address_i[22]
1 1
.names registers_m.address[23] bus_control_m.address_i[23]
1 1
.names registers_m.address[24] bus_control_m.address_i[24]
1 1
.names registers_m.address[25] bus_control_m.address_i[25]
1 1
.names registers_m.address[26] bus_control_m.address_i[26]
1 1
.names registers_m.address[27] bus_control_m.address_i[27]
1 1
.names registers_m.address[28] bus_control_m.address_i[28]
1 1
.names registers_m.address[29] bus_control_m.address_i[29]
1 1
.names registers_m.address[30] bus_control_m.address_i[30]
1 1
.names registers_m.address[31] bus_control_m.address_i[31]
1 1
.names registers_m.address[0] bus_control_m.address_i_plus_4[0]
1 1
.names registers_m.address[1] bus_control_m.address_i_plus_4[1]
1 1
.names $undef bus_control_m.address_i_plus_4[2]
1 1
.names $undef bus_control_m.address_i_plus_4[3]
1 1
.names $undef bus_control_m.address_i_plus_4[4]
1 1
.names $undef bus_control_m.address_i_plus_4[5]
1 1
.names $undef bus_control_m.address_i_plus_4[6]
1 1
.names $undef bus_control_m.address_i_plus_4[7]
1 1
.names $undef bus_control_m.address_i_plus_4[8]
1 1
.names $undef bus_control_m.address_i_plus_4[9]
1 1
.names $undef bus_control_m.address_i_plus_4[10]
1 1
.names $undef bus_control_m.address_i_plus_4[11]
1 1
.names $undef bus_control_m.address_i_plus_4[12]
1 1
.names $undef bus_control_m.address_i_plus_4[13]
1 1
.names $undef bus_control_m.address_i_plus_4[14]
1 1
.names $undef bus_control_m.address_i_plus_4[15]
1 1
.names $undef bus_control_m.address_i_plus_4[16]
1 1
.names $undef bus_control_m.address_i_plus_4[17]
1 1
.names $undef bus_control_m.address_i_plus_4[18]
1 1
.names $undef bus_control_m.address_i_plus_4[19]
1 1
.names $undef bus_control_m.address_i_plus_4[20]
1 1
.names $undef bus_control_m.address_i_plus_4[21]
1 1
.names $undef bus_control_m.address_i_plus_4[22]
1 1
.names $undef bus_control_m.address_i_plus_4[23]
1 1
.names $undef bus_control_m.address_i_plus_4[24]
1 1
.names $undef bus_control_m.address_i_plus_4[25]
1 1
.names $undef bus_control_m.address_i_plus_4[26]
1 1
.names $undef bus_control_m.address_i_plus_4[27]
1 1
.names $undef bus_control_m.address_i_plus_4[28]
1 1
.names $undef bus_control_m.address_i_plus_4[29]
1 1
.names $undef bus_control_m.address_i_plus_4[30]
1 1
.names $undef bus_control_m.address_i_plus_4[31]
1 1
.names registers_m.address_type bus_control_m.address_type_i
1 1
.names registers_m.data_write[0] bus_control_m.data_write_i[0]
1 1
.names registers_m.data_write[1] bus_control_m.data_write_i[1]
1 1
.names registers_m.data_write[2] bus_control_m.data_write_i[2]
1 1
.names registers_m.data_write[3] bus_control_m.data_write_i[3]
1 1
.names registers_m.data_write[4] bus_control_m.data_write_i[4]
1 1
.names registers_m.data_write[5] bus_control_m.data_write_i[5]
1 1
.names registers_m.data_write[6] bus_control_m.data_write_i[6]
1 1
.names registers_m.data_write[7] bus_control_m.data_write_i[7]
1 1
.names registers_m.data_write[8] bus_control_m.data_write_i[8]
1 1
.names registers_m.data_write[9] bus_control_m.data_write_i[9]
1 1
.names registers_m.data_write[10] bus_control_m.data_write_i[10]
1 1
.names registers_m.data_write[11] bus_control_m.data_write_i[11]
1 1
.names registers_m.data_write[12] bus_control_m.data_write_i[12]
1 1
.names registers_m.data_write[13] bus_control_m.data_write_i[13]
1 1
.names registers_m.data_write[14] bus_control_m.data_write_i[14]
1 1
.names registers_m.data_write[15] bus_control_m.data_write_i[15]
1 1
.names registers_m.data_write[16] bus_control_m.data_write_i[16]
1 1
.names registers_m.data_write[17] bus_control_m.data_write_i[17]
1 1
.names registers_m.data_write[18] bus_control_m.data_write_i[18]
1 1
.names registers_m.data_write[19] bus_control_m.data_write_i[19]
1 1
.names registers_m.data_write[20] bus_control_m.data_write_i[20]
1 1
.names registers_m.data_write[21] bus_control_m.data_write_i[21]
1 1
.names registers_m.data_write[22] bus_control_m.data_write_i[22]
1 1
.names registers_m.data_write[23] bus_control_m.data_write_i[23]
1 1
.names registers_m.data_write[24] bus_control_m.data_write_i[24]
1 1
.names registers_m.data_write[25] bus_control_m.data_write_i[25]
1 1
.names registers_m.data_write[26] bus_control_m.data_write_i[26]
1 1
.names registers_m.data_write[27] bus_control_m.data_write_i[27]
1 1
.names registers_m.data_write[28] bus_control_m.data_write_i[28]
1 1
.names registers_m.data_write[29] bus_control_m.data_write_i[29]
1 1
.names registers_m.data_write[30] bus_control_m.data_write_i[30]
1 1
.names registers_m.data_write[31] bus_control_m.data_write_i[31]
1 1
.names registers_m.do_blocked_flag bus_control_m.do_blocked_i
1 1
.names registers_m.do_interrupt_flag bus_control_m.do_interrupt_i
1 1
.names registers_m.do_read_flag bus_control_m.do_read_i
1 1
.names registers_m.do_reset_flag bus_control_m.do_reset_i
1 1
.names registers_m.do_write_flag bus_control_m.do_write_i
1 1
.names ipl_i[0] bus_control_m.ipl_i[0]
1 1
.names ipl_i[1] bus_control_m.ipl_i[1]
1 1
.names ipl_i[2] bus_control_m.ipl_i[2]
1 1
.names alu_m.sr[8] bus_control_m.ipm_i[0]
1 1
.names alu_m.sr[9] bus_control_m.ipm_i[1]
1 1
.names alu_m.sr[10] bus_control_m.ipm_i[2]
1 1
.names registers_m.pc[0] bus_control_m.pc_i[0]
1 1
.names registers_m.pc[1] bus_control_m.pc_i[1]
1 1
.names registers_m.pc[2] bus_control_m.pc_i[2]
1 1
.names registers_m.pc[3] bus_control_m.pc_i[3]
1 1
.names registers_m.pc[4] bus_control_m.pc_i[4]
1 1
.names registers_m.pc[5] bus_control_m.pc_i[5]
1 1
.names registers_m.pc[6] bus_control_m.pc_i[6]
1 1
.names registers_m.pc[7] bus_control_m.pc_i[7]
1 1
.names registers_m.pc[8] bus_control_m.pc_i[8]
1 1
.names registers_m.pc[9] bus_control_m.pc_i[9]
1 1
.names registers_m.pc[10] bus_control_m.pc_i[10]
1 1
.names registers_m.pc[11] bus_control_m.pc_i[11]
1 1
.names registers_m.pc[12] bus_control_m.pc_i[12]
1 1
.names registers_m.pc[13] bus_control_m.pc_i[13]
1 1
.names registers_m.pc[14] bus_control_m.pc_i[14]
1 1
.names registers_m.pc[15] bus_control_m.pc_i[15]
1 1
.names registers_m.pc[16] bus_control_m.pc_i[16]
1 1
.names registers_m.pc[17] bus_control_m.pc_i[17]
1 1
.names registers_m.pc[18] bus_control_m.pc_i[18]
1 1
.names registers_m.pc[19] bus_control_m.pc_i[19]
1 1
.names registers_m.pc[20] bus_control_m.pc_i[20]
1 1
.names registers_m.pc[21] bus_control_m.pc_i[21]
1 1
.names registers_m.pc[22] bus_control_m.pc_i[22]
1 1
.names registers_m.pc[23] bus_control_m.pc_i[23]
1 1
.names registers_m.pc[24] bus_control_m.pc_i[24]
1 1
.names registers_m.pc[25] bus_control_m.pc_i[25]
1 1
.names registers_m.pc[26] bus_control_m.pc_i[26]
1 1
.names registers_m.pc[27] bus_control_m.pc_i[27]
1 1
.names registers_m.pc[28] bus_control_m.pc_i[28]
1 1
.names registers_m.pc[29] bus_control_m.pc_i[29]
1 1
.names registers_m.pc[30] bus_control_m.pc_i[30]
1 1
.names registers_m.pc[31] bus_control_m.pc_i[31]
1 1
.names registers_m.pc[0] bus_control_m.pc_i_plus_4[0]
1 1
.names registers_m.pc[1] bus_control_m.pc_i_plus_4[1]
1 1
.names $undef bus_control_m.pc_i_plus_4[2]
1 1
.names $undef bus_control_m.pc_i_plus_4[3]
1 1
.names $undef bus_control_m.pc_i_plus_4[4]
1 1
.names $undef bus_control_m.pc_i_plus_4[5]
1 1
.names $undef bus_control_m.pc_i_plus_4[6]
1 1
.names $undef bus_control_m.pc_i_plus_4[7]
1 1
.names $undef bus_control_m.pc_i_plus_4[8]
1 1
.names $undef bus_control_m.pc_i_plus_4[9]
1 1
.names $undef bus_control_m.pc_i_plus_4[10]
1 1
.names $undef bus_control_m.pc_i_plus_4[11]
1 1
.names $undef bus_control_m.pc_i_plus_4[12]
1 1
.names $undef bus_control_m.pc_i_plus_4[13]
1 1
.names $undef bus_control_m.pc_i_plus_4[14]
1 1
.names $undef bus_control_m.pc_i_plus_4[15]
1 1
.names $undef bus_control_m.pc_i_plus_4[16]
1 1
.names $undef bus_control_m.pc_i_plus_4[17]
1 1
.names $undef bus_control_m.pc_i_plus_4[18]
1 1
.names $undef bus_control_m.pc_i_plus_4[19]
1 1
.names $undef bus_control_m.pc_i_plus_4[20]
1 1
.names $undef bus_control_m.pc_i_plus_4[21]
1 1
.names $undef bus_control_m.pc_i_plus_4[22]
1 1
.names $undef bus_control_m.pc_i_plus_4[23]
1 1
.names $undef bus_control_m.pc_i_plus_4[24]
1 1
.names $undef bus_control_m.pc_i_plus_4[25]
1 1
.names $undef bus_control_m.pc_i_plus_4[26]
1 1
.names $undef bus_control_m.pc_i_plus_4[27]
1 1
.names $undef bus_control_m.pc_i_plus_4[28]
1 1
.names $undef bus_control_m.pc_i_plus_4[29]
1 1
.names $undef bus_control_m.pc_i_plus_4[30]
1 1
.names $undef bus_control_m.pc_i_plus_4[31]
1 1
.names registers_m.pc[0] bus_control_m.pc_i_plus_6[0]
1 1
.names registers_m.read_modify_write_flag bus_control_m.read_modify_write_i
1 1
.names reset_n bus_control_m.reset_n
1 1
.names registers_m.size[0] bus_control_m.size_i[0]
1 1
.names registers_m.size[1] bus_control_m.size_i[1]
1 1
.names registers_m.size[2] bus_control_m.size_i[2]
1 1
.names alu_m.sr[13] bus_control_m.supervisor_i
1 1
.names alu_m.sr[0] condition_m.C
1 1
.names alu_m.sr[3] condition_m.N
1 1
.names alu_m.sr[1] condition_m.V
1 1
.names alu_m.sr[2] condition_m.Z
1 1
.names alu_m.sr[0] condition_m.ccr[0]
1 1
.names alu_m.sr[1] condition_m.ccr[1]
1 1
.names alu_m.sr[2] condition_m.ccr[2]
1 1
.names alu_m.sr[3] condition_m.ccr[3]
1 1
.names alu_m.sr[4] condition_m.ccr[4]
1 1
.names $false condition_m.ccr[5]
1 1
.names $false condition_m.ccr[6]
1 1
.names $false condition_m.ccr[7]
1 1
.names registers_m.ir[8] condition_m.cond[0]
1 1
.names registers_m.ir[9] condition_m.cond[1]
1 1
.names registers_m.ir[10] condition_m.cond[2]
1 1
.names registers_m.ir[11] condition_m.cond[3]
1 1
.names bus_control_m.data_read_o[0] data_read[0]
1 1
.names bus_control_m.data_read_o[1] data_read[1]
1 1
.names bus_control_m.data_read_o[2] data_read[2]
1 1
.names bus_control_m.data_read_o[3] data_read[3]
1 1
.names bus_control_m.data_read_o[4] data_read[4]
1 1
.names bus_control_m.data_read_o[5] data_read[5]
1 1
.names bus_control_m.data_read_o[6] data_read[6]
1 1
.names bus_control_m.data_read_o[7] data_read[7]
1 1
.names bus_control_m.data_read_o[8] data_read[8]
1 1
.names bus_control_m.data_read_o[9] data_read[9]
1 1
.names bus_control_m.data_read_o[10] data_read[10]
1 1
.names bus_control_m.data_read_o[11] data_read[11]
1 1
.names bus_control_m.data_read_o[12] data_read[12]
1 1
.names bus_control_m.data_read_o[13] data_read[13]
1 1
.names bus_control_m.data_read_o[14] data_read[14]
1 1
.names bus_control_m.data_read_o[15] data_read[15]
1 1
.names bus_control_m.data_read_o[16] data_read[16]
1 1
.names bus_control_m.data_read_o[17] data_read[17]
1 1
.names bus_control_m.data_read_o[18] data_read[18]
1 1
.names bus_control_m.data_read_o[19] data_read[19]
1 1
.names bus_control_m.data_read_o[20] data_read[20]
1 1
.names bus_control_m.data_read_o[21] data_read[21]
1 1
.names bus_control_m.data_read_o[22] data_read[22]
1 1
.names bus_control_m.data_read_o[23] data_read[23]
1 1
.names bus_control_m.data_read_o[24] data_read[24]
1 1
.names bus_control_m.data_read_o[25] data_read[25]
1 1
.names bus_control_m.data_read_o[26] data_read[26]
1 1
.names bus_control_m.data_read_o[27] data_read[27]
1 1
.names bus_control_m.data_read_o[28] data_read[28]
1 1
.names bus_control_m.data_read_o[29] data_read[29]
1 1
.names bus_control_m.data_read_o[30] data_read[30]
1 1
.names bus_control_m.data_read_o[31] data_read[31]
1 1
.names registers_m.data_write[0] data_write[0]
1 1
.names registers_m.data_write[1] data_write[1]
1 1
.names registers_m.data_write[2] data_write[2]
1 1
.names registers_m.data_write[3] data_write[3]
1 1
.names registers_m.data_write[4] data_write[4]
1 1
.names registers_m.data_write[5] data_write[5]
1 1
.names registers_m.data_write[6] data_write[6]
1 1
.names registers_m.data_write[7] data_write[7]
1 1
.names registers_m.data_write[8] data_write[8]
1 1
.names registers_m.data_write[9] data_write[9]
1 1
.names registers_m.data_write[10] data_write[10]
1 1
.names registers_m.data_write[11] data_write[11]
1 1
.names registers_m.data_write[12] data_write[12]
1 1
.names registers_m.data_write[13] data_write[13]
1 1
.names registers_m.data_write[14] data_write[14]
1 1
.names registers_m.data_write[15] data_write[15]
1 1
.names registers_m.data_write[16] data_write[16]
1 1
.names registers_m.data_write[17] data_write[17]
1 1
.names registers_m.data_write[18] data_write[18]
1 1
.names registers_m.data_write[19] data_write[19]
1 1
.names registers_m.data_write[20] data_write[20]
1 1
.names registers_m.data_write[21] data_write[21]
1 1
.names registers_m.data_write[22] data_write[22]
1 1
.names registers_m.data_write[23] data_write[23]
1 1
.names registers_m.data_write[24] data_write[24]
1 1
.names registers_m.data_write[25] data_write[25]
1 1
.names registers_m.data_write[26] data_write[26]
1 1
.names registers_m.data_write[27] data_write[27]
1 1
.names registers_m.data_write[28] data_write[28]
1 1
.names registers_m.data_write[29] data_write[29]
1 1
.names registers_m.data_write[30] data_write[30]
1 1
.names registers_m.data_write[31] data_write[31]
1 1
.names registers_m.decoder_alu_reg[0] decoder_alu_reg[0]
1 1
.names registers_m.decoder_alu_reg[1] decoder_alu_reg[1]
1 1
.names registers_m.decoder_alu_reg[2] decoder_alu_reg[2]
1 1
.names registers_m.decoder_alu_reg[3] decoder_alu_reg[3]
1 1
.names registers_m.decoder_alu_reg[4] decoder_alu_reg[4]
1 1
.names registers_m.decoder_alu_reg[5] decoder_alu_reg[5]
1 1
.names registers_m.decoder_alu_reg[6] decoder_alu_reg[6]
1 1
.names alu_m.decoder_alu_reg[7] decoder_alu_reg[7]
1 1
.names registers_m.decoder_alu_reg[8] decoder_alu_reg[8]
1 1
.names registers_m.decoder_alu_reg[9] decoder_alu_reg[9]
1 1
.names registers_m.decoder_alu_reg[10] decoder_alu_reg[10]
1 1
.names registers_m.decoder_alu_reg[11] decoder_alu_reg[11]
1 1
.names registers_m.decoder_alu_reg[12] decoder_alu_reg[12]
1 1
.names alu_m.decoder_alu_reg[13] decoder_alu_reg[13]
1 1
.names registers_m.decoder_alu_reg[14] decoder_alu_reg[14]
1 1
.names registers_m.decoder_alu_reg[15] decoder_alu_reg[15]
1 1
.names registers_m.decoder_alu_reg[16] decoder_alu_reg[16]
1 1
.names alu_m.decoder_alu_reg[17] decoder_alu_reg[17]
1 1
.names CLK_I decoder_m.clock
1 1
.names $false decoder_m.decoder_trap[4]
1 1
.names $false decoder_m.decoder_trap[5]
1 1
.names $false decoder_m.decoder_trap[6]
1 1
.names $false decoder_m.decoder_trap[7]
1 1
.names registers_m.ea_mod[0] decoder_m.ea_mod[0]
1 1
.names registers_m.ea_mod[1] decoder_m.ea_mod[1]
1 1
.names registers_m.ea_mod[2] decoder_m.ea_mod[2]
1 1
.names registers_m.ea_reg[0] decoder_m.ea_reg[0]
1 1
.names registers_m.ea_reg[1] decoder_m.ea_reg[1]
1 1
.names registers_m.ea_reg[2] decoder_m.ea_reg[2]
1 1
.names registers_m.ea_type[0] decoder_m.ea_type[0]
1 1
.names registers_m.ea_type[1] decoder_m.ea_type[1]
1 1
.names registers_m.ea_type[2] decoder_m.ea_type[2]
1 1
.names registers_m.ea_type[3] decoder_m.ea_type[3]
1 1
.names bus_control_m.prefetch_ir_o[64] decoder_m.ir[0]
1 1
.names bus_control_m.prefetch_ir_o[65] decoder_m.ir[1]
1 1
.names bus_control_m.prefetch_ir_o[66] decoder_m.ir[2]
1 1
.names bus_control_m.prefetch_ir_o[67] decoder_m.ir[3]
1 1
.names bus_control_m.prefetch_ir_o[68] decoder_m.ir[4]
1 1
.names bus_control_m.prefetch_ir_o[69] decoder_m.ir[5]
1 1
.names bus_control_m.prefetch_ir_o[70] decoder_m.ir[6]
1 1
.names bus_control_m.prefetch_ir_o[71] decoder_m.ir[7]
1 1
.names bus_control_m.prefetch_ir_o[72] decoder_m.ir[8]
1 1
.names bus_control_m.prefetch_ir_o[73] decoder_m.ir[9]
1 1
.names bus_control_m.prefetch_ir_o[74] decoder_m.ir[10]
1 1
.names bus_control_m.prefetch_ir_o[75] decoder_m.ir[11]
1 1
.names bus_control_m.prefetch_ir_o[76] decoder_m.ir[12]
1 1
.names bus_control_m.prefetch_ir_o[77] decoder_m.ir[13]
1 1
.names bus_control_m.prefetch_ir_o[78] decoder_m.ir[14]
1 1
.names bus_control_m.prefetch_ir_o[79] decoder_m.ir[15]
1 1
.names $false decoder_m.load_ea[7]
1 1
.names $false decoder_m.load_ea[8]
1 1
.names $true decoder_m.perform_ea_read[4]
1 1
.names $false decoder_m.perform_ea_read[5]
1 1
.names $true decoder_m.perform_ea_read[6]
1 1
.names $false decoder_m.perform_ea_read[7]
1 1
.names $false decoder_m.perform_ea_read[8]
1 1
.names decoder_m.perform_ea_read[0] decoder_m.perform_ea_write[0]
1 1
.names $true decoder_m.perform_ea_write[3]
1 1
.names $true decoder_m.perform_ea_write[4]
1 1
.names $false decoder_m.perform_ea_write[5]
1 1
.names $true decoder_m.perform_ea_write[6]
1 1
.names $false decoder_m.perform_ea_write[7]
1 1
.names $false decoder_m.perform_ea_write[8]
1 1
.names reset_n decoder_m.reset_n
1 1
.names decoder_m.save_ea[6] decoder_m.save_ea[0]
1 1
.names decoder_m.save_ea[4] decoder_m.save_ea[1]
1 1
.names decoder_m.save_ea[4] decoder_m.save_ea[2]
1 1
.names decoder_m.save_ea[4] decoder_m.save_ea[3]
1 1
.names $false decoder_m.save_ea[7]
1 1
.names $false decoder_m.save_ea[8]
1 1
.names alu_m.sr[13] decoder_m.supervisor
1 1
.names decoder_m.decoder_trap[0] decoder_trap[0]
1 1
.names decoder_m.decoder_trap[1] decoder_trap[1]
1 1
.names decoder_m.decoder_trap[2] decoder_trap[2]
1 1
.names decoder_m.decoder_trap[3] decoder_trap[3]
1 1
.names $false decoder_trap[4]
1 1
.names $false decoder_trap[5]
1 1
.names $false decoder_trap[6]
1 1
.names $false decoder_trap[7]
1 1
.names registers_m.do_blocked_flag do_blocked
1 1
.names registers_m.do_interrupt_flag do_interrupt
1 1
.names registers_m.do_read_flag do_read
1 1
.names registers_m.do_reset_flag do_reset
1 1
.names registers_m.do_write_flag do_write
1 1
.names registers_m.ea_mod[0] ea_mod[0]
1 1
.names registers_m.ea_mod[1] ea_mod[1]
1 1
.names registers_m.ea_mod[2] ea_mod[2]
1 1
.names registers_m.ea_reg[0] ea_reg[0]
1 1
.names registers_m.ea_reg[1] ea_reg[1]
1 1
.names registers_m.ea_reg[2] ea_reg[2]
1 1
.names registers_m.ea_type[0] ea_type[0]
1 1
.names registers_m.ea_type[1] ea_type[1]
1 1
.names registers_m.ea_type[2] ea_type[2]
1 1
.names registers_m.ea_type[3] ea_type[3]
1 1
.names bus_control_m.fault_address_state_o[0] fault_address_state[0]
1 1
.names bus_control_m.fault_address_state_o[1] fault_address_state[1]
1 1
.names bus_control_m.fault_address_state_o[2] fault_address_state[2]
1 1
.names bus_control_m.fault_address_state_o[3] fault_address_state[3]
1 1
.names bus_control_m.fault_address_state_o[4] fault_address_state[4]
1 1
.names bus_control_m.fault_address_state_o[5] fault_address_state[5]
1 1
.names bus_control_m.fault_address_state_o[6] fault_address_state[6]
1 1
.names bus_control_m.fault_address_state_o[7] fault_address_state[7]
1 1
.names bus_control_m.fault_address_state_o[8] fault_address_state[8]
1 1
.names bus_control_m.fault_address_state_o[9] fault_address_state[9]
1 1
.names bus_control_m.fault_address_state_o[10] fault_address_state[10]
1 1
.names bus_control_m.fault_address_state_o[11] fault_address_state[11]
1 1
.names bus_control_m.fault_address_state_o[12] fault_address_state[12]
1 1
.names bus_control_m.fault_address_state_o[13] fault_address_state[13]
1 1
.names bus_control_m.fault_address_state_o[14] fault_address_state[14]
1 1
.names bus_control_m.fault_address_state_o[15] fault_address_state[15]
1 1
.names bus_control_m.fault_address_state_o[16] fault_address_state[16]
1 1
.names bus_control_m.fault_address_state_o[17] fault_address_state[17]
1 1
.names bus_control_m.fault_address_state_o[18] fault_address_state[18]
1 1
.names bus_control_m.fault_address_state_o[19] fault_address_state[19]
1 1
.names bus_control_m.fault_address_state_o[20] fault_address_state[20]
1 1
.names bus_control_m.fault_address_state_o[21] fault_address_state[21]
1 1
.names bus_control_m.fault_address_state_o[22] fault_address_state[22]
1 1
.names bus_control_m.fault_address_state_o[23] fault_address_state[23]
1 1
.names bus_control_m.fault_address_state_o[24] fault_address_state[24]
1 1
.names bus_control_m.fault_address_state_o[25] fault_address_state[25]
1 1
.names bus_control_m.fault_address_state_o[26] fault_address_state[26]
1 1
.names bus_control_m.fault_address_state_o[27] fault_address_state[27]
1 1
.names bus_control_m.fault_address_state_o[28] fault_address_state[28]
1 1
.names bus_control_m.fault_address_state_o[29] fault_address_state[29]
1 1
.names bus_control_m.fault_address_state_o[30] fault_address_state[30]
1 1
.names bus_control_m.fault_address_state_o[31] fault_address_state[31]
1 1
.names bus_control_m.fc_o[0] fc_o[0]
1 1
.names bus_control_m.fc_o[1] fc_o[1]
1 1
.names bus_control_m.fc_o[2] fc_o[2]
1 1
.names bus_control_m.fc_state_o[0] fc_state[0]
1 1
.names bus_control_m.fc_state_o[1] fc_state[1]
1 1
.names bus_control_m.fc_state_o[2] fc_state[2]
1 1
.names bus_control_m.finished_o finished
1 1
.names registers_m.group_0_flag group_0_flag
1 1
.names bus_control_m.interrupt_mask_o[0] interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] interrupt_mask[2]
1 1
.names bus_control_m.interrupt_trap_o[0] interrupt_trap[0]
1 1
.names bus_control_m.interrupt_trap_o[1] interrupt_trap[1]
1 1
.names bus_control_m.interrupt_trap_o[2] interrupt_trap[2]
1 1
.names bus_control_m.interrupt_trap_o[3] interrupt_trap[3]
1 1
.names bus_control_m.interrupt_trap_o[4] interrupt_trap[4]
1 1
.names bus_control_m.interrupt_trap_o[5] interrupt_trap[5]
1 1
.names bus_control_m.interrupt_trap_o[6] interrupt_trap[6]
1 1
.names bus_control_m.interrupt_trap_o[7] interrupt_trap[7]
1 1
.names registers_m.ir[0] ir[0]
1 1
.names registers_m.ir[1] ir[1]
1 1
.names registers_m.ir[2] ir[2]
1 1
.names registers_m.ir[3] ir[3]
1 1
.names registers_m.ir[4] ir[4]
1 1
.names registers_m.ir[5] ir[5]
1 1
.names registers_m.ir[6] ir[6]
1 1
.names registers_m.ir[7] ir[7]
1 1
.names registers_m.ir[8] ir[8]
1 1
.names registers_m.ir[9] ir[9]
1 1
.names registers_m.ir[10] ir[10]
1 1
.names registers_m.ir[11] ir[11]
1 1
.names registers_m.ir[12] ir[12]
1 1
.names registers_m.ir[13] ir[13]
1 1
.names registers_m.ir[14] ir[14]
1 1
.names registers_m.ir[15] ir[15]
1 1
.names bus_control_m.jmp_address_trap_o jmp_address_trap
1 1
.names bus_control_m.jmp_bus_trap_o jmp_bus_trap
1 1
.names decoder_m.load_ea[0] load_ea[0]
1 1
.names decoder_m.load_ea[1] load_ea[1]
1 1
.names decoder_m.load_ea[2] load_ea[2]
1 1
.names decoder_m.load_ea[3] load_ea[3]
1 1
.names decoder_m.load_ea[4] load_ea[4]
1 1
.names decoder_m.load_ea[5] load_ea[5]
1 1
.names decoder_m.load_ea[6] load_ea[6]
1 1
.names $false load_ea[7]
1 1
.names $false load_ea[8]
1 1
.names memory_registers_m.micro_data[70] memory_registers_m.An_write_enable
1 1
.names alu_m.result[0] memory_registers_m.Dn_input[0]
1 1
.names alu_m.result[1] memory_registers_m.Dn_input[1]
1 1
.names alu_m.result[2] memory_registers_m.Dn_input[2]
1 1
.names alu_m.result[3] memory_registers_m.Dn_input[3]
1 1
.names alu_m.result[4] memory_registers_m.Dn_input[4]
1 1
.names alu_m.result[5] memory_registers_m.Dn_input[5]
1 1
.names alu_m.result[6] memory_registers_m.Dn_input[6]
1 1
.names alu_m.result[7] memory_registers_m.Dn_input[7]
1 1
.names alu_m.result[8] memory_registers_m.Dn_input[8]
1 1
.names alu_m.result[9] memory_registers_m.Dn_input[9]
1 1
.names alu_m.result[10] memory_registers_m.Dn_input[10]
1 1
.names alu_m.result[11] memory_registers_m.Dn_input[11]
1 1
.names alu_m.result[12] memory_registers_m.Dn_input[12]
1 1
.names alu_m.result[13] memory_registers_m.Dn_input[13]
1 1
.names alu_m.result[14] memory_registers_m.Dn_input[14]
1 1
.names alu_m.result[15] memory_registers_m.Dn_input[15]
1 1
.names alu_m.result[16] memory_registers_m.Dn_input[16]
1 1
.names alu_m.result[17] memory_registers_m.Dn_input[17]
1 1
.names alu_m.result[18] memory_registers_m.Dn_input[18]
1 1
.names alu_m.result[19] memory_registers_m.Dn_input[19]
1 1
.names alu_m.result[20] memory_registers_m.Dn_input[20]
1 1
.names alu_m.result[21] memory_registers_m.Dn_input[21]
1 1
.names alu_m.result[22] memory_registers_m.Dn_input[22]
1 1
.names alu_m.result[23] memory_registers_m.Dn_input[23]
1 1
.names alu_m.result[24] memory_registers_m.Dn_input[24]
1 1
.names alu_m.result[25] memory_registers_m.Dn_input[25]
1 1
.names alu_m.result[26] memory_registers_m.Dn_input[26]
1 1
.names alu_m.result[27] memory_registers_m.Dn_input[27]
1 1
.names alu_m.result[28] memory_registers_m.Dn_input[28]
1 1
.names alu_m.result[29] memory_registers_m.Dn_input[29]
1 1
.names alu_m.result[30] memory_registers_m.Dn_input[30]
1 1
.names alu_m.result[31] memory_registers_m.Dn_input[31]
1 1
.names registers_m.size[0] memory_registers_m.Dn_size[0]
1 1
.names registers_m.size[1] memory_registers_m.Dn_size[1]
1 1
.names registers_m.size[2] memory_registers_m.Dn_size[2]
1 1
.names memory_registers_m.micro_data[74] memory_registers_m.Dn_write_enable
1 1
.names CLK_I memory_registers_m.clock
1 1
.names memory_registers_m.micro_data[31] memory_registers_m.micro_data[29]
1 1
.names memory_registers_m.micro_data[32] memory_registers_m.micro_data[30]
1 1
.names memory_registers_m.micro_data[53] memory_registers_m.micro_data[33]
1 1
.names $false memory_registers_m.micro_data[34]
1 1
.names memory_registers_m.micro_data[73] memory_registers_m.micro_data[42]
1 1
.names memory_registers_m.micro_data[44] memory_registers_m.micro_data[43]
1 1
.names memory_registers_m.micro_data[53] memory_registers_m.micro_data[48]
1 1
.names $false memory_registers_m.micro_data[49]
1 1
.names memory_registers_m.micro_data[53] memory_registers_m.micro_data[51]
1 1
.names memory_registers_m.micro_data[66] memory_registers_m.micro_data[62]
1 1
.names $false memory_registers_m.micro_data[65]
1 1
.names $false memory_registers_m.micro_data[67]
1 1
.names reset_n memory_registers_m.reset_n
1 1
.names memory_registers_m.micro_data[0] micro_data[0]
1 1
.names memory_registers_m.micro_data[1] micro_data[1]
1 1
.names memory_registers_m.micro_data[2] micro_data[2]
1 1
.names memory_registers_m.micro_data[3] micro_data[3]
1 1
.names memory_registers_m.micro_data[4] micro_data[4]
1 1
.names memory_registers_m.micro_data[5] micro_data[5]
1 1
.names memory_registers_m.micro_data[6] micro_data[6]
1 1
.names memory_registers_m.micro_data[7] micro_data[7]
1 1
.names memory_registers_m.micro_data[8] micro_data[8]
1 1
.names memory_registers_m.micro_data[9] micro_data[9]
1 1
.names memory_registers_m.micro_data[10] micro_data[10]
1 1
.names memory_registers_m.micro_data[11] micro_data[11]
1 1
.names memory_registers_m.micro_data[12] micro_data[12]
1 1
.names memory_registers_m.micro_data[13] micro_data[13]
1 1
.names memory_registers_m.micro_data[14] micro_data[14]
1 1
.names memory_registers_m.micro_data[15] micro_data[15]
1 1
.names memory_registers_m.micro_data[16] micro_data[16]
1 1
.names memory_registers_m.micro_data[17] micro_data[17]
1 1
.names memory_registers_m.micro_data[18] micro_data[18]
1 1
.names memory_registers_m.micro_data[19] micro_data[19]
1 1
.names memory_registers_m.micro_data[20] micro_data[20]
1 1
.names memory_registers_m.micro_data[21] micro_data[21]
1 1
.names memory_registers_m.micro_data[22] micro_data[22]
1 1
.names memory_registers_m.micro_data[23] micro_data[23]
1 1
.names memory_registers_m.micro_data[24] micro_data[24]
1 1
.names memory_registers_m.micro_data[25] micro_data[25]
1 1
.names memory_registers_m.micro_data[26] micro_data[26]
1 1
.names memory_registers_m.micro_data[27] micro_data[27]
1 1
.names memory_registers_m.micro_data[28] micro_data[28]
1 1
.names memory_registers_m.micro_data[31] micro_data[29]
1 1
.names memory_registers_m.micro_data[32] micro_data[30]
1 1
.names memory_registers_m.micro_data[31] micro_data[31]
1 1
.names memory_registers_m.micro_data[32] micro_data[32]
1 1
.names memory_registers_m.micro_data[53] micro_data[33]
1 1
.names $false micro_data[34]
1 1
.names memory_registers_m.micro_data[35] micro_data[35]
1 1
.names memory_registers_m.micro_data[36] micro_data[36]
1 1
.names memory_registers_m.micro_data[37] micro_data[37]
1 1
.names memory_registers_m.micro_data[38] micro_data[38]
1 1
.names memory_registers_m.micro_data[39] micro_data[39]
1 1
.names memory_registers_m.micro_data[40] micro_data[40]
1 1
.names memory_registers_m.micro_data[41] micro_data[41]
1 1
.names memory_registers_m.micro_data[73] micro_data[42]
1 1
.names memory_registers_m.micro_data[44] micro_data[43]
1 1
.names memory_registers_m.micro_data[44] micro_data[44]
1 1
.names memory_registers_m.micro_data[45] micro_data[45]
1 1
.names memory_registers_m.micro_data[46] micro_data[46]
1 1
.names memory_registers_m.micro_data[47] micro_data[47]
1 1
.names memory_registers_m.micro_data[53] micro_data[48]
1 1
.names $false micro_data[49]
1 1
.names memory_registers_m.micro_data[50] micro_data[50]
1 1
.names memory_registers_m.micro_data[53] micro_data[51]
1 1
.names memory_registers_m.micro_data[52] micro_data[52]
1 1
.names memory_registers_m.micro_data[53] micro_data[53]
1 1
.names memory_registers_m.micro_data[54] micro_data[54]
1 1
.names memory_registers_m.micro_data[55] micro_data[55]
1 1
.names memory_registers_m.micro_data[56] micro_data[56]
1 1
.names memory_registers_m.micro_data[57] micro_data[57]
1 1
.names memory_registers_m.micro_data[58] micro_data[58]
1 1
.names memory_registers_m.micro_data[59] micro_data[59]
1 1
.names memory_registers_m.micro_data[60] micro_data[60]
1 1
.names memory_registers_m.micro_data[61] micro_data[61]
1 1
.names memory_registers_m.micro_data[66] micro_data[62]
1 1
.names memory_registers_m.micro_data[63] micro_data[63]
1 1
.names memory_registers_m.micro_data[64] micro_data[64]
1 1
.names $false micro_data[65]
1 1
.names memory_registers_m.micro_data[66] micro_data[66]
1 1
.names $false micro_data[67]
1 1
.names memory_registers_m.micro_data[68] micro_data[68]
1 1
.names memory_registers_m.micro_data[69] micro_data[69]
1 1
.names memory_registers_m.micro_data[70] micro_data[70]
1 1
.names memory_registers_m.micro_data[71] micro_data[71]
1 1
.names memory_registers_m.micro_data[72] micro_data[72]
1 1
.names memory_registers_m.micro_data[73] micro_data[73]
1 1
.names memory_registers_m.micro_data[74] micro_data[74]
1 1
.names memory_registers_m.micro_data[75] micro_data[75]
1 1
.names memory_registers_m.micro_data[76] micro_data[76]
1 1
.names memory_registers_m.micro_data[77] micro_data[77]
1 1
.names memory_registers_m.micro_data[78] micro_data[78]
1 1
.names memory_registers_m.micro_data[79] micro_data[79]
1 1
.names memory_registers_m.micro_data[80] micro_data[80]
1 1
.names memory_registers_m.micro_data[81] micro_data[81]
1 1
.names memory_registers_m.micro_data[82] micro_data[82]
1 1
.names memory_registers_m.micro_data[83] micro_data[83]
1 1
.names memory_registers_m.micro_data[84] micro_data[84]
1 1
.names memory_registers_m.micro_data[85] micro_data[85]
1 1
.names memory_registers_m.micro_data[86] micro_data[86]
1 1
.names memory_registers_m.micro_data[87] micro_data[87]
1 1
.names memory_registers_m.micro_pc[0] micro_pc[0]
1 1
.names memory_registers_m.micro_pc[1] micro_pc[1]
1 1
.names memory_registers_m.micro_pc[2] micro_pc[2]
1 1
.names memory_registers_m.micro_pc[3] micro_pc[3]
1 1
.names memory_registers_m.micro_pc[4] micro_pc[4]
1 1
.names memory_registers_m.micro_pc[5] micro_pc[5]
1 1
.names memory_registers_m.micro_pc[6] micro_pc[6]
1 1
.names memory_registers_m.micro_pc[7] micro_pc[7]
1 1
.names memory_registers_m.micro_pc[8] micro_pc[8]
1 1
.names alu_m.alu_signal microcode_branch_m.alu_signal
1 1
.names memory_registers_m.micro_data[80] microcode_branch_m.branch_control[0]
1 1
.names memory_registers_m.micro_data[81] microcode_branch_m.branch_control[1]
1 1
.names memory_registers_m.micro_data[82] microcode_branch_m.branch_control[2]
1 1
.names memory_registers_m.micro_data[83] microcode_branch_m.branch_control[3]
1 1
.names memory_registers_m.micro_data[84] microcode_branch_m.branch_offset[0]
1 1
.names memory_registers_m.micro_data[85] microcode_branch_m.branch_offset[1]
1 1
.names memory_registers_m.micro_data[86] microcode_branch_m.branch_offset[2]
1 1
.names memory_registers_m.micro_data[87] microcode_branch_m.branch_offset[3]
1 1
.names CLK_I microcode_branch_m.clock
1 1
.names decoder_m.decoder_trap[0] microcode_branch_m.decoder_trap[0]
1 1
.names decoder_m.decoder_trap[1] microcode_branch_m.decoder_trap[1]
1 1
.names decoder_m.decoder_trap[2] microcode_branch_m.decoder_trap[2]
1 1
.names decoder_m.decoder_trap[3] microcode_branch_m.decoder_trap[3]
1 1
.names $false microcode_branch_m.decoder_trap[4]
1 1
.names $false microcode_branch_m.decoder_trap[5]
1 1
.names $false microcode_branch_m.decoder_trap[6]
1 1
.names $false microcode_branch_m.decoder_trap[7]
1 1
.names bus_control_m.finished_o microcode_branch_m.finished
1 1
.names registers_m.group_0_flag microcode_branch_m.group_0_flag
1 1
.names bus_control_m.interrupt_mask_o[0] microcode_branch_m.interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] microcode_branch_m.interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] microcode_branch_m.interrupt_mask[2]
1 1
.names registers_m.ir[0] microcode_branch_m.ir[0]
1 1
.names registers_m.ir[1] microcode_branch_m.ir[1]
1 1
.names registers_m.ir[2] microcode_branch_m.ir[2]
1 1
.names registers_m.ir[3] microcode_branch_m.ir[3]
1 1
.names registers_m.ir[4] microcode_branch_m.ir[4]
1 1
.names registers_m.ir[5] microcode_branch_m.ir[5]
1 1
.names registers_m.ir[6] microcode_branch_m.ir[6]
1 1
.names registers_m.ir[7] microcode_branch_m.ir[7]
1 1
.names registers_m.ir[8] microcode_branch_m.ir[8]
1 1
.names registers_m.ir[9] microcode_branch_m.ir[9]
1 1
.names registers_m.ir[10] microcode_branch_m.ir[10]
1 1
.names registers_m.ir[11] microcode_branch_m.ir[11]
1 1
.names registers_m.ir[12] microcode_branch_m.ir[12]
1 1
.names registers_m.ir[13] microcode_branch_m.ir[13]
1 1
.names registers_m.ir[14] microcode_branch_m.ir[14]
1 1
.names registers_m.ir[15] microcode_branch_m.ir[15]
1 1
.names bus_control_m.jmp_address_trap_o microcode_branch_m.jmp_address_trap
1 1
.names bus_control_m.jmp_bus_trap_o microcode_branch_m.jmp_bus_trap
1 1
.names decoder_m.load_ea[0] microcode_branch_m.load_ea[0]
1 1
.names decoder_m.load_ea[1] microcode_branch_m.load_ea[1]
1 1
.names decoder_m.load_ea[2] microcode_branch_m.load_ea[2]
1 1
.names decoder_m.load_ea[3] microcode_branch_m.load_ea[3]
1 1
.names decoder_m.load_ea[4] microcode_branch_m.load_ea[4]
1 1
.names decoder_m.load_ea[5] microcode_branch_m.load_ea[5]
1 1
.names decoder_m.load_ea[6] microcode_branch_m.load_ea[6]
1 1
.names $false microcode_branch_m.load_ea[7]
1 1
.names $false microcode_branch_m.load_ea[8]
1 1
.names memory_registers_m.micro_pc[0] microcode_branch_m.micro_pc[0]
1 1
.names memory_registers_m.micro_pc[1] microcode_branch_m.micro_pc[1]
1 1
.names memory_registers_m.micro_pc[2] microcode_branch_m.micro_pc[2]
1 1
.names memory_registers_m.micro_pc[3] microcode_branch_m.micro_pc[3]
1 1
.names memory_registers_m.micro_pc[4] microcode_branch_m.micro_pc[4]
1 1
.names memory_registers_m.micro_pc[5] microcode_branch_m.micro_pc[5]
1 1
.names memory_registers_m.micro_pc[6] microcode_branch_m.micro_pc[6]
1 1
.names memory_registers_m.micro_pc[7] microcode_branch_m.micro_pc[7]
1 1
.names memory_registers_m.micro_pc[8] microcode_branch_m.micro_pc[8]
1 1
.names registers_m.movem_loop[0] microcode_branch_m.movem_loop[0]
1 1
.names registers_m.movem_loop[1] microcode_branch_m.movem_loop[1]
1 1
.names registers_m.movem_loop[2] microcode_branch_m.movem_loop[2]
1 1
.names registers_m.movem_loop[3] microcode_branch_m.movem_loop[3]
1 1
.names registers_m.movem_loop[4] microcode_branch_m.movem_loop[4]
1 1
.names registers_m.movem_reg[0] microcode_branch_m.movem_reg[0]
1 1
.names registers_m.movem_reg[1] microcode_branch_m.movem_reg[1]
1 1
.names registers_m.movem_reg[2] microcode_branch_m.movem_reg[2]
1 1
.names registers_m.movem_reg[3] microcode_branch_m.movem_reg[3]
1 1
.names registers_m.movem_reg[4] microcode_branch_m.movem_reg[4]
1 1
.names registers_m.movem_reg[5] microcode_branch_m.movem_reg[5]
1 1
.names registers_m.movem_reg[6] microcode_branch_m.movem_reg[6]
1 1
.names registers_m.movem_reg[7] microcode_branch_m.movem_reg[7]
1 1
.names registers_m.movem_reg[8] microcode_branch_m.movem_reg[8]
1 1
.names registers_m.movem_reg[9] microcode_branch_m.movem_reg[9]
1 1
.names registers_m.movem_reg[10] microcode_branch_m.movem_reg[10]
1 1
.names registers_m.movem_reg[11] microcode_branch_m.movem_reg[11]
1 1
.names registers_m.movem_reg[12] microcode_branch_m.movem_reg[12]
1 1
.names registers_m.movem_reg[13] microcode_branch_m.movem_reg[13]
1 1
.names registers_m.movem_reg[14] microcode_branch_m.movem_reg[14]
1 1
.names registers_m.movem_reg[15] microcode_branch_m.movem_reg[15]
1 1
.names registers_m.operand2[0] microcode_branch_m.operand2[0]
1 1
.names registers_m.operand2[1] microcode_branch_m.operand2[1]
1 1
.names registers_m.operand2[2] microcode_branch_m.operand2[2]
1 1
.names registers_m.operand2[3] microcode_branch_m.operand2[3]
1 1
.names registers_m.operand2[4] microcode_branch_m.operand2[4]
1 1
.names registers_m.operand2[5] microcode_branch_m.operand2[5]
1 1
.names registers_m.operand2[6] microcode_branch_m.operand2[6]
1 1
.names registers_m.operand2[7] microcode_branch_m.operand2[7]
1 1
.names registers_m.operand2[8] microcode_branch_m.operand2[8]
1 1
.names registers_m.operand2[9] microcode_branch_m.operand2[9]
1 1
.names registers_m.operand2[10] microcode_branch_m.operand2[10]
1 1
.names registers_m.operand2[11] microcode_branch_m.operand2[11]
1 1
.names registers_m.operand2[12] microcode_branch_m.operand2[12]
1 1
.names registers_m.operand2[13] microcode_branch_m.operand2[13]
1 1
.names registers_m.operand2[14] microcode_branch_m.operand2[14]
1 1
.names registers_m.operand2[15] microcode_branch_m.operand2[15]
1 1
.names registers_m.operand2[16] microcode_branch_m.operand2[16]
1 1
.names registers_m.operand2[17] microcode_branch_m.operand2[17]
1 1
.names registers_m.operand2[18] microcode_branch_m.operand2[18]
1 1
.names registers_m.operand2[19] microcode_branch_m.operand2[19]
1 1
.names registers_m.operand2[20] microcode_branch_m.operand2[20]
1 1
.names registers_m.operand2[21] microcode_branch_m.operand2[21]
1 1
.names registers_m.operand2[22] microcode_branch_m.operand2[22]
1 1
.names registers_m.operand2[23] microcode_branch_m.operand2[23]
1 1
.names registers_m.operand2[24] microcode_branch_m.operand2[24]
1 1
.names registers_m.operand2[25] microcode_branch_m.operand2[25]
1 1
.names registers_m.operand2[26] microcode_branch_m.operand2[26]
1 1
.names registers_m.operand2[27] microcode_branch_m.operand2[27]
1 1
.names registers_m.operand2[28] microcode_branch_m.operand2[28]
1 1
.names registers_m.operand2[29] microcode_branch_m.operand2[29]
1 1
.names registers_m.operand2[30] microcode_branch_m.operand2[30]
1 1
.names registers_m.operand2[31] microcode_branch_m.operand2[31]
1 1
.names alu_m.sr[1] microcode_branch_m.overflow
1 1
.names decoder_m.perform_ea_read[0] microcode_branch_m.perform_ea_read[0]
1 1
.names decoder_m.perform_ea_read[1] microcode_branch_m.perform_ea_read[1]
1 1
.names decoder_m.perform_ea_read[2] microcode_branch_m.perform_ea_read[2]
1 1
.names decoder_m.perform_ea_read[3] microcode_branch_m.perform_ea_read[3]
1 1
.names $true microcode_branch_m.perform_ea_read[4]
1 1
.names $false microcode_branch_m.perform_ea_read[5]
1 1
.names $true microcode_branch_m.perform_ea_read[6]
1 1
.names $false microcode_branch_m.perform_ea_read[7]
1 1
.names $false microcode_branch_m.perform_ea_read[8]
1 1
.names decoder_m.perform_ea_read[0] microcode_branch_m.perform_ea_write[0]
1 1
.names decoder_m.perform_ea_write[1] microcode_branch_m.perform_ea_write[1]
1 1
.names decoder_m.perform_ea_write[2] microcode_branch_m.perform_ea_write[2]
1 1
.names $true microcode_branch_m.perform_ea_write[3]
1 1
.names $true microcode_branch_m.perform_ea_write[4]
1 1
.names $false microcode_branch_m.perform_ea_write[5]
1 1
.names $true microcode_branch_m.perform_ea_write[6]
1 1
.names $false microcode_branch_m.perform_ea_write[7]
1 1
.names $false microcode_branch_m.perform_ea_write[8]
1 1
.names bus_control_m.prefetch_ir_valid_o microcode_branch_m.prefetch_ir_valid
1 1
.names bus_control_m.prefetch_ir_valid_32_o microcode_branch_m.prefetch_ir_valid_32
1 1
.names reset_n microcode_branch_m.reset_n
1 1
.names alu_m.result[0] microcode_branch_m.result[0]
1 1
.names alu_m.result[1] microcode_branch_m.result[1]
1 1
.names alu_m.result[2] microcode_branch_m.result[2]
1 1
.names alu_m.result[3] microcode_branch_m.result[3]
1 1
.names alu_m.result[4] microcode_branch_m.result[4]
1 1
.names alu_m.result[5] microcode_branch_m.result[5]
1 1
.names alu_m.result[6] microcode_branch_m.result[6]
1 1
.names alu_m.result[7] microcode_branch_m.result[7]
1 1
.names alu_m.result[8] microcode_branch_m.result[8]
1 1
.names alu_m.result[9] microcode_branch_m.result[9]
1 1
.names alu_m.result[10] microcode_branch_m.result[10]
1 1
.names alu_m.result[11] microcode_branch_m.result[11]
1 1
.names alu_m.result[12] microcode_branch_m.result[12]
1 1
.names alu_m.result[13] microcode_branch_m.result[13]
1 1
.names alu_m.result[14] microcode_branch_m.result[14]
1 1
.names alu_m.result[15] microcode_branch_m.result[15]
1 1
.names alu_m.result[16] microcode_branch_m.result[16]
1 1
.names alu_m.result[17] microcode_branch_m.result[17]
1 1
.names alu_m.result[18] microcode_branch_m.result[18]
1 1
.names alu_m.result[19] microcode_branch_m.result[19]
1 1
.names alu_m.result[20] microcode_branch_m.result[20]
1 1
.names alu_m.result[21] microcode_branch_m.result[21]
1 1
.names alu_m.result[22] microcode_branch_m.result[22]
1 1
.names alu_m.result[23] microcode_branch_m.result[23]
1 1
.names alu_m.result[24] microcode_branch_m.result[24]
1 1
.names alu_m.result[25] microcode_branch_m.result[25]
1 1
.names alu_m.result[26] microcode_branch_m.result[26]
1 1
.names alu_m.result[27] microcode_branch_m.result[27]
1 1
.names alu_m.result[28] microcode_branch_m.result[28]
1 1
.names alu_m.result[29] microcode_branch_m.result[29]
1 1
.names alu_m.result[30] microcode_branch_m.result[30]
1 1
.names alu_m.result[31] microcode_branch_m.result[31]
1 1
.names decoder_m.save_ea[6] microcode_branch_m.save_ea[0]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[1]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[2]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[3]
1 1
.names decoder_m.save_ea[4] microcode_branch_m.save_ea[4]
1 1
.names decoder_m.save_ea[5] microcode_branch_m.save_ea[5]
1 1
.names decoder_m.save_ea[6] microcode_branch_m.save_ea[6]
1 1
.names $false microcode_branch_m.save_ea[7]
1 1
.names $false microcode_branch_m.save_ea[8]
1 1
.names registers_m.stop_flag microcode_branch_m.stop_flag
1 1
.names registers_m.trace_flag microcode_branch_m.trace_flag
1 1
.names registers_m.movem_loop[0] movem_loop[0]
1 1
.names registers_m.movem_loop[1] movem_loop[1]
1 1
.names registers_m.movem_loop[2] movem_loop[2]
1 1
.names registers_m.movem_loop[3] movem_loop[3]
1 1
.names registers_m.movem_loop[4] movem_loop[4]
1 1
.names registers_m.movem_reg[0] movem_reg[0]
1 1
.names registers_m.movem_reg[1] movem_reg[1]
1 1
.names registers_m.movem_reg[2] movem_reg[2]
1 1
.names registers_m.movem_reg[3] movem_reg[3]
1 1
.names registers_m.movem_reg[4] movem_reg[4]
1 1
.names registers_m.movem_reg[5] movem_reg[5]
1 1
.names registers_m.movem_reg[6] movem_reg[6]
1 1
.names registers_m.movem_reg[7] movem_reg[7]
1 1
.names registers_m.movem_reg[8] movem_reg[8]
1 1
.names registers_m.movem_reg[9] movem_reg[9]
1 1
.names registers_m.movem_reg[10] movem_reg[10]
1 1
.names registers_m.movem_reg[11] movem_reg[11]
1 1
.names registers_m.movem_reg[12] movem_reg[12]
1 1
.names registers_m.movem_reg[13] movem_reg[13]
1 1
.names registers_m.movem_reg[14] movem_reg[14]
1 1
.names registers_m.movem_reg[15] movem_reg[15]
1 1
.names registers_m.operand1[0] operand1[0]
1 1
.names registers_m.operand1[1] operand1[1]
1 1
.names registers_m.operand1[2] operand1[2]
1 1
.names registers_m.operand1[3] operand1[3]
1 1
.names registers_m.operand1[4] operand1[4]
1 1
.names registers_m.operand1[5] operand1[5]
1 1
.names registers_m.operand1[6] operand1[6]
1 1
.names registers_m.operand1[7] operand1[7]
1 1
.names registers_m.operand1[8] operand1[8]
1 1
.names registers_m.operand1[9] operand1[9]
1 1
.names registers_m.operand1[10] operand1[10]
1 1
.names registers_m.operand1[11] operand1[11]
1 1
.names registers_m.operand1[12] operand1[12]
1 1
.names registers_m.operand1[13] operand1[13]
1 1
.names registers_m.operand1[14] operand1[14]
1 1
.names registers_m.operand1[15] operand1[15]
1 1
.names registers_m.operand1[16] operand1[16]
1 1
.names registers_m.operand1[17] operand1[17]
1 1
.names registers_m.operand1[18] operand1[18]
1 1
.names registers_m.operand1[19] operand1[19]
1 1
.names registers_m.operand1[20] operand1[20]
1 1
.names registers_m.operand1[21] operand1[21]
1 1
.names registers_m.operand1[22] operand1[22]
1 1
.names registers_m.operand1[23] operand1[23]
1 1
.names registers_m.operand1[24] operand1[24]
1 1
.names registers_m.operand1[25] operand1[25]
1 1
.names registers_m.operand1[26] operand1[26]
1 1
.names registers_m.operand1[27] operand1[27]
1 1
.names registers_m.operand1[28] operand1[28]
1 1
.names registers_m.operand1[29] operand1[29]
1 1
.names registers_m.operand1[30] operand1[30]
1 1
.names registers_m.operand1[31] operand1[31]
1 1
.names registers_m.operand2[0] operand2[0]
1 1
.names registers_m.operand2[1] operand2[1]
1 1
.names registers_m.operand2[2] operand2[2]
1 1
.names registers_m.operand2[3] operand2[3]
1 1
.names registers_m.operand2[4] operand2[4]
1 1
.names registers_m.operand2[5] operand2[5]
1 1
.names registers_m.operand2[6] operand2[6]
1 1
.names registers_m.operand2[7] operand2[7]
1 1
.names registers_m.operand2[8] operand2[8]
1 1
.names registers_m.operand2[9] operand2[9]
1 1
.names registers_m.operand2[10] operand2[10]
1 1
.names registers_m.operand2[11] operand2[11]
1 1
.names registers_m.operand2[12] operand2[12]
1 1
.names registers_m.operand2[13] operand2[13]
1 1
.names registers_m.operand2[14] operand2[14]
1 1
.names registers_m.operand2[15] operand2[15]
1 1
.names registers_m.operand2[16] operand2[16]
1 1
.names registers_m.operand2[17] operand2[17]
1 1
.names registers_m.operand2[18] operand2[18]
1 1
.names registers_m.operand2[19] operand2[19]
1 1
.names registers_m.operand2[20] operand2[20]
1 1
.names registers_m.operand2[21] operand2[21]
1 1
.names registers_m.operand2[22] operand2[22]
1 1
.names registers_m.operand2[23] operand2[23]
1 1
.names registers_m.operand2[24] operand2[24]
1 1
.names registers_m.operand2[25] operand2[25]
1 1
.names registers_m.operand2[26] operand2[26]
1 1
.names registers_m.operand2[27] operand2[27]
1 1
.names registers_m.operand2[28] operand2[28]
1 1
.names registers_m.operand2[29] operand2[29]
1 1
.names registers_m.operand2[30] operand2[30]
1 1
.names registers_m.operand2[31] operand2[31]
1 1
.names registers_m.pc[0] pc[0]
1 1
.names registers_m.pc[1] pc[1]
1 1
.names registers_m.pc[2] pc[2]
1 1
.names registers_m.pc[3] pc[3]
1 1
.names registers_m.pc[4] pc[4]
1 1
.names registers_m.pc[5] pc[5]
1 1
.names registers_m.pc[6] pc[6]
1 1
.names registers_m.pc[7] pc[7]
1 1
.names registers_m.pc[8] pc[8]
1 1
.names registers_m.pc[9] pc[9]
1 1
.names registers_m.pc[10] pc[10]
1 1
.names registers_m.pc[11] pc[11]
1 1
.names registers_m.pc[12] pc[12]
1 1
.names registers_m.pc[13] pc[13]
1 1
.names registers_m.pc[14] pc[14]
1 1
.names registers_m.pc[15] pc[15]
1 1
.names registers_m.pc[16] pc[16]
1 1
.names registers_m.pc[17] pc[17]
1 1
.names registers_m.pc[18] pc[18]
1 1
.names registers_m.pc[19] pc[19]
1 1
.names registers_m.pc[20] pc[20]
1 1
.names registers_m.pc[21] pc[21]
1 1
.names registers_m.pc[22] pc[22]
1 1
.names registers_m.pc[23] pc[23]
1 1
.names registers_m.pc[24] pc[24]
1 1
.names registers_m.pc[25] pc[25]
1 1
.names registers_m.pc[26] pc[26]
1 1
.names registers_m.pc[27] pc[27]
1 1
.names registers_m.pc[28] pc[28]
1 1
.names registers_m.pc[29] pc[29]
1 1
.names registers_m.pc[30] pc[30]
1 1
.names registers_m.pc[31] pc[31]
1 1
.names decoder_m.perform_ea_read[0] perform_ea_read[0]
1 1
.names decoder_m.perform_ea_read[1] perform_ea_read[1]
1 1
.names decoder_m.perform_ea_read[2] perform_ea_read[2]
1 1
.names decoder_m.perform_ea_read[3] perform_ea_read[3]
1 1
.names $true perform_ea_read[4]
1 1
.names $false perform_ea_read[5]
1 1
.names $true perform_ea_read[6]
1 1
.names $false perform_ea_read[7]
1 1
.names $false perform_ea_read[8]
1 1
.names decoder_m.perform_ea_read[0] perform_ea_write[0]
1 1
.names decoder_m.perform_ea_write[1] perform_ea_write[1]
1 1
.names decoder_m.perform_ea_write[2] perform_ea_write[2]
1 1
.names $true perform_ea_write[3]
1 1
.names $true perform_ea_write[4]
1 1
.names $false perform_ea_write[5]
1 1
.names $true perform_ea_write[6]
1 1
.names $false perform_ea_write[7]
1 1
.names $false perform_ea_write[8]
1 1
.names bus_control_m.prefetch_ir_o[0] prefetch_ir[0]
1 1
.names bus_control_m.prefetch_ir_o[1] prefetch_ir[1]
1 1
.names bus_control_m.prefetch_ir_o[2] prefetch_ir[2]
1 1
.names bus_control_m.prefetch_ir_o[3] prefetch_ir[3]
1 1
.names bus_control_m.prefetch_ir_o[4] prefetch_ir[4]
1 1
.names bus_control_m.prefetch_ir_o[5] prefetch_ir[5]
1 1
.names bus_control_m.prefetch_ir_o[6] prefetch_ir[6]
1 1
.names bus_control_m.prefetch_ir_o[7] prefetch_ir[7]
1 1
.names bus_control_m.prefetch_ir_o[8] prefetch_ir[8]
1 1
.names bus_control_m.prefetch_ir_o[9] prefetch_ir[9]
1 1
.names bus_control_m.prefetch_ir_o[10] prefetch_ir[10]
1 1
.names bus_control_m.prefetch_ir_o[11] prefetch_ir[11]
1 1
.names bus_control_m.prefetch_ir_o[12] prefetch_ir[12]
1 1
.names bus_control_m.prefetch_ir_o[13] prefetch_ir[13]
1 1
.names bus_control_m.prefetch_ir_o[14] prefetch_ir[14]
1 1
.names bus_control_m.prefetch_ir_o[15] prefetch_ir[15]
1 1
.names bus_control_m.prefetch_ir_o[16] prefetch_ir[16]
1 1
.names bus_control_m.prefetch_ir_o[17] prefetch_ir[17]
1 1
.names bus_control_m.prefetch_ir_o[18] prefetch_ir[18]
1 1
.names bus_control_m.prefetch_ir_o[19] prefetch_ir[19]
1 1
.names bus_control_m.prefetch_ir_o[20] prefetch_ir[20]
1 1
.names bus_control_m.prefetch_ir_o[21] prefetch_ir[21]
1 1
.names bus_control_m.prefetch_ir_o[22] prefetch_ir[22]
1 1
.names bus_control_m.prefetch_ir_o[23] prefetch_ir[23]
1 1
.names bus_control_m.prefetch_ir_o[24] prefetch_ir[24]
1 1
.names bus_control_m.prefetch_ir_o[25] prefetch_ir[25]
1 1
.names bus_control_m.prefetch_ir_o[26] prefetch_ir[26]
1 1
.names bus_control_m.prefetch_ir_o[27] prefetch_ir[27]
1 1
.names bus_control_m.prefetch_ir_o[28] prefetch_ir[28]
1 1
.names bus_control_m.prefetch_ir_o[29] prefetch_ir[29]
1 1
.names bus_control_m.prefetch_ir_o[30] prefetch_ir[30]
1 1
.names bus_control_m.prefetch_ir_o[31] prefetch_ir[31]
1 1
.names bus_control_m.prefetch_ir_o[32] prefetch_ir[32]
1 1
.names bus_control_m.prefetch_ir_o[33] prefetch_ir[33]
1 1
.names bus_control_m.prefetch_ir_o[34] prefetch_ir[34]
1 1
.names bus_control_m.prefetch_ir_o[35] prefetch_ir[35]
1 1
.names bus_control_m.prefetch_ir_o[36] prefetch_ir[36]
1 1
.names bus_control_m.prefetch_ir_o[37] prefetch_ir[37]
1 1
.names bus_control_m.prefetch_ir_o[38] prefetch_ir[38]
1 1
.names bus_control_m.prefetch_ir_o[39] prefetch_ir[39]
1 1
.names bus_control_m.prefetch_ir_o[40] prefetch_ir[40]
1 1
.names bus_control_m.prefetch_ir_o[41] prefetch_ir[41]
1 1
.names bus_control_m.prefetch_ir_o[42] prefetch_ir[42]
1 1
.names bus_control_m.prefetch_ir_o[43] prefetch_ir[43]
1 1
.names bus_control_m.prefetch_ir_o[44] prefetch_ir[44]
1 1
.names bus_control_m.prefetch_ir_o[45] prefetch_ir[45]
1 1
.names bus_control_m.prefetch_ir_o[46] prefetch_ir[46]
1 1
.names bus_control_m.prefetch_ir_o[47] prefetch_ir[47]
1 1
.names bus_control_m.prefetch_ir_o[48] prefetch_ir[48]
1 1
.names bus_control_m.prefetch_ir_o[49] prefetch_ir[49]
1 1
.names bus_control_m.prefetch_ir_o[50] prefetch_ir[50]
1 1
.names bus_control_m.prefetch_ir_o[51] prefetch_ir[51]
1 1
.names bus_control_m.prefetch_ir_o[52] prefetch_ir[52]
1 1
.names bus_control_m.prefetch_ir_o[53] prefetch_ir[53]
1 1
.names bus_control_m.prefetch_ir_o[54] prefetch_ir[54]
1 1
.names bus_control_m.prefetch_ir_o[55] prefetch_ir[55]
1 1
.names bus_control_m.prefetch_ir_o[56] prefetch_ir[56]
1 1
.names bus_control_m.prefetch_ir_o[57] prefetch_ir[57]
1 1
.names bus_control_m.prefetch_ir_o[58] prefetch_ir[58]
1 1
.names bus_control_m.prefetch_ir_o[59] prefetch_ir[59]
1 1
.names bus_control_m.prefetch_ir_o[60] prefetch_ir[60]
1 1
.names bus_control_m.prefetch_ir_o[61] prefetch_ir[61]
1 1
.names bus_control_m.prefetch_ir_o[62] prefetch_ir[62]
1 1
.names bus_control_m.prefetch_ir_o[63] prefetch_ir[63]
1 1
.names bus_control_m.prefetch_ir_o[64] prefetch_ir[64]
1 1
.names bus_control_m.prefetch_ir_o[65] prefetch_ir[65]
1 1
.names bus_control_m.prefetch_ir_o[66] prefetch_ir[66]
1 1
.names bus_control_m.prefetch_ir_o[67] prefetch_ir[67]
1 1
.names bus_control_m.prefetch_ir_o[68] prefetch_ir[68]
1 1
.names bus_control_m.prefetch_ir_o[69] prefetch_ir[69]
1 1
.names bus_control_m.prefetch_ir_o[70] prefetch_ir[70]
1 1
.names bus_control_m.prefetch_ir_o[71] prefetch_ir[71]
1 1
.names bus_control_m.prefetch_ir_o[72] prefetch_ir[72]
1 1
.names bus_control_m.prefetch_ir_o[73] prefetch_ir[73]
1 1
.names bus_control_m.prefetch_ir_o[74] prefetch_ir[74]
1 1
.names bus_control_m.prefetch_ir_o[75] prefetch_ir[75]
1 1
.names bus_control_m.prefetch_ir_o[76] prefetch_ir[76]
1 1
.names bus_control_m.prefetch_ir_o[77] prefetch_ir[77]
1 1
.names bus_control_m.prefetch_ir_o[78] prefetch_ir[78]
1 1
.names bus_control_m.prefetch_ir_o[79] prefetch_ir[79]
1 1
.names bus_control_m.prefetch_ir_valid_o prefetch_ir_valid
1 1
.names bus_control_m.prefetch_ir_valid_32_o prefetch_ir_valid_32
1 1
.names registers_m.read_modify_write_flag read_modify_write_flag
1 1
.names memory_registers_m.micro_data[68] registers_m.An_address_control[0]
1 1
.names memory_registers_m.micro_data[69] registers_m.An_address_control[1]
1 1
.names memory_registers_m.micro_data[71] registers_m.An_input_control[0]
1 1
.names memory_registers_m.micro_data[72] registers_m.An_input_control[1]
1 1
.names memory_registers_m.An_output[0] registers_m.An_output[0]
1 1
.names memory_registers_m.An_output[1] registers_m.An_output[1]
1 1
.names memory_registers_m.An_output[2] registers_m.An_output[2]
1 1
.names memory_registers_m.An_output[3] registers_m.An_output[3]
1 1
.names memory_registers_m.An_output[4] registers_m.An_output[4]
1 1
.names memory_registers_m.An_output[5] registers_m.An_output[5]
1 1
.names memory_registers_m.An_output[6] registers_m.An_output[6]
1 1
.names memory_registers_m.An_output[7] registers_m.An_output[7]
1 1
.names memory_registers_m.An_output[8] registers_m.An_output[8]
1 1
.names memory_registers_m.An_output[9] registers_m.An_output[9]
1 1
.names memory_registers_m.An_output[10] registers_m.An_output[10]
1 1
.names memory_registers_m.An_output[11] registers_m.An_output[11]
1 1
.names memory_registers_m.An_output[12] registers_m.An_output[12]
1 1
.names memory_registers_m.An_output[13] registers_m.An_output[13]
1 1
.names memory_registers_m.An_output[14] registers_m.An_output[14]
1 1
.names memory_registers_m.An_output[15] registers_m.An_output[15]
1 1
.names memory_registers_m.An_output[16] registers_m.An_output[16]
1 1
.names memory_registers_m.An_output[17] registers_m.An_output[17]
1 1
.names memory_registers_m.An_output[18] registers_m.An_output[18]
1 1
.names memory_registers_m.An_output[19] registers_m.An_output[19]
1 1
.names memory_registers_m.An_output[20] registers_m.An_output[20]
1 1
.names memory_registers_m.An_output[21] registers_m.An_output[21]
1 1
.names memory_registers_m.An_output[22] registers_m.An_output[22]
1 1
.names memory_registers_m.An_output[23] registers_m.An_output[23]
1 1
.names memory_registers_m.An_output[24] registers_m.An_output[24]
1 1
.names memory_registers_m.An_output[25] registers_m.An_output[25]
1 1
.names memory_registers_m.An_output[26] registers_m.An_output[26]
1 1
.names memory_registers_m.An_output[27] registers_m.An_output[27]
1 1
.names memory_registers_m.An_output[28] registers_m.An_output[28]
1 1
.names memory_registers_m.An_output[29] registers_m.An_output[29]
1 1
.names memory_registers_m.An_output[30] registers_m.An_output[30]
1 1
.names memory_registers_m.An_output[31] registers_m.An_output[31]
1 1
.names memory_registers_m.micro_data[73] registers_m.Dn_address_control
1 1
.names memory_registers_m.Dn_output[0] registers_m.Dn_output[0]
1 1
.names memory_registers_m.Dn_output[1] registers_m.Dn_output[1]
1 1
.names memory_registers_m.Dn_output[2] registers_m.Dn_output[2]
1 1
.names memory_registers_m.Dn_output[3] registers_m.Dn_output[3]
1 1
.names memory_registers_m.Dn_output[4] registers_m.Dn_output[4]
1 1
.names memory_registers_m.Dn_output[5] registers_m.Dn_output[5]
1 1
.names memory_registers_m.Dn_output[6] registers_m.Dn_output[6]
1 1
.names memory_registers_m.Dn_output[7] registers_m.Dn_output[7]
1 1
.names memory_registers_m.Dn_output[8] registers_m.Dn_output[8]
1 1
.names memory_registers_m.Dn_output[9] registers_m.Dn_output[9]
1 1
.names memory_registers_m.Dn_output[10] registers_m.Dn_output[10]
1 1
.names memory_registers_m.Dn_output[11] registers_m.Dn_output[11]
1 1
.names memory_registers_m.Dn_output[12] registers_m.Dn_output[12]
1 1
.names memory_registers_m.Dn_output[13] registers_m.Dn_output[13]
1 1
.names memory_registers_m.Dn_output[14] registers_m.Dn_output[14]
1 1
.names memory_registers_m.Dn_output[15] registers_m.Dn_output[15]
1 1
.names memory_registers_m.Dn_output[16] registers_m.Dn_output[16]
1 1
.names memory_registers_m.Dn_output[17] registers_m.Dn_output[17]
1 1
.names memory_registers_m.Dn_output[18] registers_m.Dn_output[18]
1 1
.names memory_registers_m.Dn_output[19] registers_m.Dn_output[19]
1 1
.names memory_registers_m.Dn_output[20] registers_m.Dn_output[20]
1 1
.names memory_registers_m.Dn_output[21] registers_m.Dn_output[21]
1 1
.names memory_registers_m.Dn_output[22] registers_m.Dn_output[22]
1 1
.names memory_registers_m.Dn_output[23] registers_m.Dn_output[23]
1 1
.names memory_registers_m.Dn_output[24] registers_m.Dn_output[24]
1 1
.names memory_registers_m.Dn_output[25] registers_m.Dn_output[25]
1 1
.names memory_registers_m.Dn_output[26] registers_m.Dn_output[26]
1 1
.names memory_registers_m.Dn_output[27] registers_m.Dn_output[27]
1 1
.names memory_registers_m.Dn_output[28] registers_m.Dn_output[28]
1 1
.names memory_registers_m.Dn_output[29] registers_m.Dn_output[29]
1 1
.names memory_registers_m.Dn_output[30] registers_m.Dn_output[30]
1 1
.names memory_registers_m.Dn_output[31] registers_m.Dn_output[31]
1 1
.names memory_registers_m.micro_data[18] registers_m.address_control[0]
1 1
.names memory_registers_m.micro_data[19] registers_m.address_control[1]
1 1
.names memory_registers_m.micro_data[20] registers_m.address_control[2]
1 1
.names memory_registers_m.micro_data[21] registers_m.address_control[3]
1 1
.names CLK_I registers_m.clock
1 1
.names bus_control_m.data_read_o[0] registers_m.data_read[0]
1 1
.names bus_control_m.data_read_o[1] registers_m.data_read[1]
1 1
.names bus_control_m.data_read_o[2] registers_m.data_read[2]
1 1
.names bus_control_m.data_read_o[3] registers_m.data_read[3]
1 1
.names bus_control_m.data_read_o[4] registers_m.data_read[4]
1 1
.names bus_control_m.data_read_o[5] registers_m.data_read[5]
1 1
.names bus_control_m.data_read_o[6] registers_m.data_read[6]
1 1
.names bus_control_m.data_read_o[7] registers_m.data_read[7]
1 1
.names bus_control_m.data_read_o[8] registers_m.data_read[8]
1 1
.names bus_control_m.data_read_o[9] registers_m.data_read[9]
1 1
.names bus_control_m.data_read_o[10] registers_m.data_read[10]
1 1
.names bus_control_m.data_read_o[11] registers_m.data_read[11]
1 1
.names bus_control_m.data_read_o[12] registers_m.data_read[12]
1 1
.names bus_control_m.data_read_o[13] registers_m.data_read[13]
1 1
.names bus_control_m.data_read_o[14] registers_m.data_read[14]
1 1
.names bus_control_m.data_read_o[15] registers_m.data_read[15]
1 1
.names bus_control_m.data_read_o[16] registers_m.data_read[16]
1 1
.names bus_control_m.data_read_o[17] registers_m.data_read[17]
1 1
.names bus_control_m.data_read_o[18] registers_m.data_read[18]
1 1
.names bus_control_m.data_read_o[19] registers_m.data_read[19]
1 1
.names bus_control_m.data_read_o[20] registers_m.data_read[20]
1 1
.names bus_control_m.data_read_o[21] registers_m.data_read[21]
1 1
.names bus_control_m.data_read_o[22] registers_m.data_read[22]
1 1
.names bus_control_m.data_read_o[23] registers_m.data_read[23]
1 1
.names bus_control_m.data_read_o[24] registers_m.data_read[24]
1 1
.names bus_control_m.data_read_o[25] registers_m.data_read[25]
1 1
.names bus_control_m.data_read_o[26] registers_m.data_read[26]
1 1
.names bus_control_m.data_read_o[27] registers_m.data_read[27]
1 1
.names bus_control_m.data_read_o[28] registers_m.data_read[28]
1 1
.names bus_control_m.data_read_o[29] registers_m.data_read[29]
1 1
.names bus_control_m.data_read_o[30] registers_m.data_read[30]
1 1
.names bus_control_m.data_read_o[31] registers_m.data_read[31]
1 1
.names memory_registers_m.micro_data[66] registers_m.data_write_control[0]
1 1
.names $false registers_m.data_write_control[1]
1 1
.names alu_m.decoder_alu_reg[7] registers_m.decoder_alu_reg[7]
1 1
.names alu_m.decoder_alu_reg[13] registers_m.decoder_alu_reg[13]
1 1
.names alu_m.decoder_alu_reg[17] registers_m.decoder_alu_reg[17]
1 1
.names decoder_m.decoder_trap[0] registers_m.decoder_trap[0]
1 1
.names decoder_m.decoder_trap[1] registers_m.decoder_trap[1]
1 1
.names decoder_m.decoder_trap[2] registers_m.decoder_trap[2]
1 1
.names decoder_m.decoder_trap[3] registers_m.decoder_trap[3]
1 1
.names $false registers_m.decoder_trap[4]
1 1
.names $false registers_m.decoder_trap[5]
1 1
.names $false registers_m.decoder_trap[6]
1 1
.names $false registers_m.decoder_trap[7]
1 1
.names memory_registers_m.micro_data[64] registers_m.do_blocked_flag_control[0]
1 1
.names $false registers_m.do_blocked_flag_control[1]
1 1
.names memory_registers_m.micro_data[58] registers_m.do_interrupt_flag_control[0]
1 1
.names memory_registers_m.micro_data[59] registers_m.do_interrupt_flag_control[1]
1 1
.names memory_registers_m.micro_data[60] registers_m.do_read_flag_control[0]
1 1
.names memory_registers_m.micro_data[61] registers_m.do_read_flag_control[1]
1 1
.names memory_registers_m.micro_data[56] registers_m.do_reset_flag_control[0]
1 1
.names memory_registers_m.micro_data[57] registers_m.do_reset_flag_control[1]
1 1
.names memory_registers_m.micro_data[66] registers_m.do_write_flag_control[0]
1 1
.names memory_registers_m.micro_data[63] registers_m.do_write_flag_control[1]
1 1
.names memory_registers_m.micro_data[3] registers_m.ea_mod_control[0]
1 1
.names memory_registers_m.micro_data[4] registers_m.ea_mod_control[1]
1 1
.names memory_registers_m.micro_data[5] registers_m.ea_mod_control[2]
1 1
.names memory_registers_m.micro_data[6] registers_m.ea_mod_control[3]
1 1
.names memory_registers_m.micro_data[0] registers_m.ea_reg_control[0]
1 1
.names memory_registers_m.micro_data[1] registers_m.ea_reg_control[1]
1 1
.names memory_registers_m.micro_data[2] registers_m.ea_reg_control[2]
1 1
.names memory_registers_m.micro_data[7] registers_m.ea_type_control[0]
1 1
.names memory_registers_m.micro_data[8] registers_m.ea_type_control[1]
1 1
.names memory_registers_m.micro_data[9] registers_m.ea_type_control[2]
1 1
.names memory_registers_m.micro_data[10] registers_m.ea_type_control[3]
1 1
.names bus_control_m.fault_address_state_o[0] registers_m.fault_address_state[0]
1 1
.names bus_control_m.fault_address_state_o[1] registers_m.fault_address_state[1]
1 1
.names bus_control_m.fault_address_state_o[2] registers_m.fault_address_state[2]
1 1
.names bus_control_m.fault_address_state_o[3] registers_m.fault_address_state[3]
1 1
.names bus_control_m.fault_address_state_o[4] registers_m.fault_address_state[4]
1 1
.names bus_control_m.fault_address_state_o[5] registers_m.fault_address_state[5]
1 1
.names bus_control_m.fault_address_state_o[6] registers_m.fault_address_state[6]
1 1
.names bus_control_m.fault_address_state_o[7] registers_m.fault_address_state[7]
1 1
.names bus_control_m.fault_address_state_o[8] registers_m.fault_address_state[8]
1 1
.names bus_control_m.fault_address_state_o[9] registers_m.fault_address_state[9]
1 1
.names bus_control_m.fault_address_state_o[10] registers_m.fault_address_state[10]
1 1
.names bus_control_m.fault_address_state_o[11] registers_m.fault_address_state[11]
1 1
.names bus_control_m.fault_address_state_o[12] registers_m.fault_address_state[12]
1 1
.names bus_control_m.fault_address_state_o[13] registers_m.fault_address_state[13]
1 1
.names bus_control_m.fault_address_state_o[14] registers_m.fault_address_state[14]
1 1
.names bus_control_m.fault_address_state_o[15] registers_m.fault_address_state[15]
1 1
.names bus_control_m.fault_address_state_o[16] registers_m.fault_address_state[16]
1 1
.names bus_control_m.fault_address_state_o[17] registers_m.fault_address_state[17]
1 1
.names bus_control_m.fault_address_state_o[18] registers_m.fault_address_state[18]
1 1
.names bus_control_m.fault_address_state_o[19] registers_m.fault_address_state[19]
1 1
.names bus_control_m.fault_address_state_o[20] registers_m.fault_address_state[20]
1 1
.names bus_control_m.fault_address_state_o[21] registers_m.fault_address_state[21]
1 1
.names bus_control_m.fault_address_state_o[22] registers_m.fault_address_state[22]
1 1
.names bus_control_m.fault_address_state_o[23] registers_m.fault_address_state[23]
1 1
.names bus_control_m.fault_address_state_o[24] registers_m.fault_address_state[24]
1 1
.names bus_control_m.fault_address_state_o[25] registers_m.fault_address_state[25]
1 1
.names bus_control_m.fault_address_state_o[26] registers_m.fault_address_state[26]
1 1
.names bus_control_m.fault_address_state_o[27] registers_m.fault_address_state[27]
1 1
.names bus_control_m.fault_address_state_o[28] registers_m.fault_address_state[28]
1 1
.names bus_control_m.fault_address_state_o[29] registers_m.fault_address_state[29]
1 1
.names bus_control_m.fault_address_state_o[30] registers_m.fault_address_state[30]
1 1
.names bus_control_m.fault_address_state_o[31] registers_m.fault_address_state[31]
1 1
.names bus_control_m.fc_state_o[0] registers_m.fc_state[0]
1 1
.names bus_control_m.fc_state_o[1] registers_m.fc_state[1]
1 1
.names bus_control_m.fc_state_o[2] registers_m.fc_state[2]
1 1
.names memory_registers_m.micro_data[50] registers_m.group_0_flag_control[0]
1 1
.names memory_registers_m.micro_data[53] registers_m.group_0_flag_control[1]
1 1
.names memory_registers_m.micro_data[44] registers_m.index_control[0]
1 1
.names memory_registers_m.micro_data[45] registers_m.index_control[1]
1 1
.names memory_registers_m.micro_data[52] registers_m.instruction_flag_control[0]
1 1
.names memory_registers_m.micro_data[53] registers_m.instruction_flag_control[1]
1 1
.names bus_control_m.interrupt_mask_o[0] registers_m.interrupt_mask[0]
1 1
.names bus_control_m.interrupt_mask_o[1] registers_m.interrupt_mask[1]
1 1
.names bus_control_m.interrupt_mask_o[2] registers_m.interrupt_mask[2]
1 1
.names bus_control_m.interrupt_trap_o[0] registers_m.interrupt_trap[0]
1 1
.names bus_control_m.interrupt_trap_o[1] registers_m.interrupt_trap[1]
1 1
.names bus_control_m.interrupt_trap_o[2] registers_m.interrupt_trap[2]
1 1
.names bus_control_m.interrupt_trap_o[3] registers_m.interrupt_trap[3]
1 1
.names bus_control_m.interrupt_trap_o[4] registers_m.interrupt_trap[4]
1 1
.names bus_control_m.interrupt_trap_o[5] registers_m.interrupt_trap[5]
1 1
.names bus_control_m.interrupt_trap_o[6] registers_m.interrupt_trap[6]
1 1
.names bus_control_m.interrupt_trap_o[7] registers_m.interrupt_trap[7]
1 1
.names memory_registers_m.micro_data[53] registers_m.ir_control[0]
1 1
.names $false registers_m.ir_control[1]
1 1
.names memory_registers_m.micro_data[31] registers_m.movem_loop_control[0]
1 1
.names memory_registers_m.micro_data[32] registers_m.movem_loop_control[1]
1 1
.names memory_registers_m.micro_data[26] registers_m.movem_modreg_control[0]
1 1
.names memory_registers_m.micro_data[27] registers_m.movem_modreg_control[1]
1 1
.names memory_registers_m.micro_data[28] registers_m.movem_modreg_control[2]
1 1
.names memory_registers_m.micro_data[31] registers_m.movem_reg_control[0]
1 1
.names memory_registers_m.micro_data[32] registers_m.movem_reg_control[1]
1 1
.names registers_m.offset[30] registers_m.offset[15]
1 1
.names registers_m.offset[30] registers_m.offset[16]
1 1
.names registers_m.offset[30] registers_m.offset[17]
1 1
.names registers_m.offset[30] registers_m.offset[18]
1 1
.names registers_m.offset[30] registers_m.offset[19]
1 1
.names registers_m.offset[30] registers_m.offset[20]
1 1
.names registers_m.offset[30] registers_m.offset[21]
1 1
.names registers_m.offset[30] registers_m.offset[22]
1 1
.names registers_m.offset[30] registers_m.offset[23]
1 1
.names registers_m.offset[30] registers_m.offset[24]
1 1
.names registers_m.offset[30] registers_m.offset[25]
1 1
.names registers_m.offset[30] registers_m.offset[26]
1 1
.names registers_m.offset[30] registers_m.offset[27]
1 1
.names registers_m.offset[30] registers_m.offset[28]
1 1
.names registers_m.offset[30] registers_m.offset[29]
1 1
.names registers_m.offset[30] registers_m.offset[31]
1 1
.names memory_registers_m.micro_data[73] registers_m.offset_control[0]
1 1
.names memory_registers_m.micro_data[44] registers_m.offset_control[1]
1 1
.names memory_registers_m.micro_data[11] registers_m.operand1_control[0]
1 1
.names memory_registers_m.micro_data[12] registers_m.operand1_control[1]
1 1
.names memory_registers_m.micro_data[13] registers_m.operand1_control[2]
1 1
.names memory_registers_m.micro_data[14] registers_m.operand1_control[3]
1 1
.names memory_registers_m.micro_data[15] registers_m.operand2_control[0]
1 1
.names memory_registers_m.micro_data[16] registers_m.operand2_control[1]
1 1
.names memory_registers_m.micro_data[17] registers_m.operand2_control[2]
1 1
.names memory_registers_m.micro_data[35] registers_m.pc_control[0]
1 1
.names memory_registers_m.micro_data[36] registers_m.pc_control[1]
1 1
.names memory_registers_m.micro_data[37] registers_m.pc_control[2]
1 1
.names $false registers_m.pc_valid[0]
1 1
.names bus_control_m.prefetch_ir_o[0] registers_m.prefetch_ir[0]
1 1
.names bus_control_m.prefetch_ir_o[1] registers_m.prefetch_ir[1]
1 1
.names bus_control_m.prefetch_ir_o[2] registers_m.prefetch_ir[2]
1 1
.names bus_control_m.prefetch_ir_o[3] registers_m.prefetch_ir[3]
1 1
.names bus_control_m.prefetch_ir_o[4] registers_m.prefetch_ir[4]
1 1
.names bus_control_m.prefetch_ir_o[5] registers_m.prefetch_ir[5]
1 1
.names bus_control_m.prefetch_ir_o[6] registers_m.prefetch_ir[6]
1 1
.names bus_control_m.prefetch_ir_o[7] registers_m.prefetch_ir[7]
1 1
.names bus_control_m.prefetch_ir_o[8] registers_m.prefetch_ir[8]
1 1
.names bus_control_m.prefetch_ir_o[9] registers_m.prefetch_ir[9]
1 1
.names bus_control_m.prefetch_ir_o[10] registers_m.prefetch_ir[10]
1 1
.names bus_control_m.prefetch_ir_o[11] registers_m.prefetch_ir[11]
1 1
.names bus_control_m.prefetch_ir_o[12] registers_m.prefetch_ir[12]
1 1
.names bus_control_m.prefetch_ir_o[13] registers_m.prefetch_ir[13]
1 1
.names bus_control_m.prefetch_ir_o[14] registers_m.prefetch_ir[14]
1 1
.names bus_control_m.prefetch_ir_o[15] registers_m.prefetch_ir[15]
1 1
.names bus_control_m.prefetch_ir_o[16] registers_m.prefetch_ir[16]
1 1
.names bus_control_m.prefetch_ir_o[17] registers_m.prefetch_ir[17]
1 1
.names bus_control_m.prefetch_ir_o[18] registers_m.prefetch_ir[18]
1 1
.names bus_control_m.prefetch_ir_o[19] registers_m.prefetch_ir[19]
1 1
.names bus_control_m.prefetch_ir_o[20] registers_m.prefetch_ir[20]
1 1
.names bus_control_m.prefetch_ir_o[21] registers_m.prefetch_ir[21]
1 1
.names bus_control_m.prefetch_ir_o[22] registers_m.prefetch_ir[22]
1 1
.names bus_control_m.prefetch_ir_o[23] registers_m.prefetch_ir[23]
1 1
.names bus_control_m.prefetch_ir_o[24] registers_m.prefetch_ir[24]
1 1
.names bus_control_m.prefetch_ir_o[25] registers_m.prefetch_ir[25]
1 1
.names bus_control_m.prefetch_ir_o[26] registers_m.prefetch_ir[26]
1 1
.names bus_control_m.prefetch_ir_o[27] registers_m.prefetch_ir[27]
1 1
.names bus_control_m.prefetch_ir_o[28] registers_m.prefetch_ir[28]
1 1
.names bus_control_m.prefetch_ir_o[29] registers_m.prefetch_ir[29]
1 1
.names bus_control_m.prefetch_ir_o[30] registers_m.prefetch_ir[30]
1 1
.names bus_control_m.prefetch_ir_o[31] registers_m.prefetch_ir[31]
1 1
.names bus_control_m.prefetch_ir_o[32] registers_m.prefetch_ir[32]
1 1
.names bus_control_m.prefetch_ir_o[33] registers_m.prefetch_ir[33]
1 1
.names bus_control_m.prefetch_ir_o[34] registers_m.prefetch_ir[34]
1 1
.names bus_control_m.prefetch_ir_o[35] registers_m.prefetch_ir[35]
1 1
.names bus_control_m.prefetch_ir_o[36] registers_m.prefetch_ir[36]
1 1
.names bus_control_m.prefetch_ir_o[37] registers_m.prefetch_ir[37]
1 1
.names bus_control_m.prefetch_ir_o[38] registers_m.prefetch_ir[38]
1 1
.names bus_control_m.prefetch_ir_o[39] registers_m.prefetch_ir[39]
1 1
.names bus_control_m.prefetch_ir_o[40] registers_m.prefetch_ir[40]
1 1
.names bus_control_m.prefetch_ir_o[41] registers_m.prefetch_ir[41]
1 1
.names bus_control_m.prefetch_ir_o[42] registers_m.prefetch_ir[42]
1 1
.names bus_control_m.prefetch_ir_o[43] registers_m.prefetch_ir[43]
1 1
.names bus_control_m.prefetch_ir_o[44] registers_m.prefetch_ir[44]
1 1
.names bus_control_m.prefetch_ir_o[45] registers_m.prefetch_ir[45]
1 1
.names bus_control_m.prefetch_ir_o[46] registers_m.prefetch_ir[46]
1 1
.names bus_control_m.prefetch_ir_o[47] registers_m.prefetch_ir[47]
1 1
.names bus_control_m.prefetch_ir_o[48] registers_m.prefetch_ir[48]
1 1
.names bus_control_m.prefetch_ir_o[49] registers_m.prefetch_ir[49]
1 1
.names bus_control_m.prefetch_ir_o[50] registers_m.prefetch_ir[50]
1 1
.names bus_control_m.prefetch_ir_o[51] registers_m.prefetch_ir[51]
1 1
.names bus_control_m.prefetch_ir_o[52] registers_m.prefetch_ir[52]
1 1
.names bus_control_m.prefetch_ir_o[53] registers_m.prefetch_ir[53]
1 1
.names bus_control_m.prefetch_ir_o[54] registers_m.prefetch_ir[54]
1 1
.names bus_control_m.prefetch_ir_o[55] registers_m.prefetch_ir[55]
1 1
.names bus_control_m.prefetch_ir_o[56] registers_m.prefetch_ir[56]
1 1
.names bus_control_m.prefetch_ir_o[57] registers_m.prefetch_ir[57]
1 1
.names bus_control_m.prefetch_ir_o[58] registers_m.prefetch_ir[58]
1 1
.names bus_control_m.prefetch_ir_o[59] registers_m.prefetch_ir[59]
1 1
.names bus_control_m.prefetch_ir_o[60] registers_m.prefetch_ir[60]
1 1
.names bus_control_m.prefetch_ir_o[61] registers_m.prefetch_ir[61]
1 1
.names bus_control_m.prefetch_ir_o[62] registers_m.prefetch_ir[62]
1 1
.names bus_control_m.prefetch_ir_o[63] registers_m.prefetch_ir[63]
1 1
.names bus_control_m.prefetch_ir_o[64] registers_m.prefetch_ir[64]
1 1
.names bus_control_m.prefetch_ir_o[65] registers_m.prefetch_ir[65]
1 1
.names bus_control_m.prefetch_ir_o[66] registers_m.prefetch_ir[66]
1 1
.names bus_control_m.prefetch_ir_o[67] registers_m.prefetch_ir[67]
1 1
.names bus_control_m.prefetch_ir_o[68] registers_m.prefetch_ir[68]
1 1
.names bus_control_m.prefetch_ir_o[69] registers_m.prefetch_ir[69]
1 1
.names bus_control_m.prefetch_ir_o[70] registers_m.prefetch_ir[70]
1 1
.names bus_control_m.prefetch_ir_o[71] registers_m.prefetch_ir[71]
1 1
.names bus_control_m.prefetch_ir_o[72] registers_m.prefetch_ir[72]
1 1
.names bus_control_m.prefetch_ir_o[73] registers_m.prefetch_ir[73]
1 1
.names bus_control_m.prefetch_ir_o[74] registers_m.prefetch_ir[74]
1 1
.names bus_control_m.prefetch_ir_o[75] registers_m.prefetch_ir[75]
1 1
.names bus_control_m.prefetch_ir_o[76] registers_m.prefetch_ir[76]
1 1
.names bus_control_m.prefetch_ir_o[77] registers_m.prefetch_ir[77]
1 1
.names bus_control_m.prefetch_ir_o[78] registers_m.prefetch_ir[78]
1 1
.names bus_control_m.prefetch_ir_o[79] registers_m.prefetch_ir[79]
1 1
.names bus_control_m.prefetch_ir_valid_o registers_m.prefetch_ir_valid
1 1
.names memory_registers_m.micro_data[54] registers_m.read_modify_write_flag_control[0]
1 1
.names memory_registers_m.micro_data[55] registers_m.read_modify_write_flag_control[1]
1 1
.names reset_n registers_m.reset_n
1 1
.names alu_m.result[0] registers_m.result[0]
1 1
.names alu_m.result[1] registers_m.result[1]
1 1
.names alu_m.result[2] registers_m.result[2]
1 1
.names alu_m.result[3] registers_m.result[3]
1 1
.names alu_m.result[4] registers_m.result[4]
1 1
.names alu_m.result[5] registers_m.result[5]
1 1
.names alu_m.result[6] registers_m.result[6]
1 1
.names alu_m.result[7] registers_m.result[7]
1 1
.names alu_m.result[8] registers_m.result[8]
1 1
.names alu_m.result[9] registers_m.result[9]
1 1
.names alu_m.result[10] registers_m.result[10]
1 1
.names alu_m.result[11] registers_m.result[11]
1 1
.names alu_m.result[12] registers_m.result[12]
1 1
.names alu_m.result[13] registers_m.result[13]
1 1
.names alu_m.result[14] registers_m.result[14]
1 1
.names alu_m.result[15] registers_m.result[15]
1 1
.names alu_m.result[16] registers_m.result[16]
1 1
.names alu_m.result[17] registers_m.result[17]
1 1
.names alu_m.result[18] registers_m.result[18]
1 1
.names alu_m.result[19] registers_m.result[19]
1 1
.names alu_m.result[20] registers_m.result[20]
1 1
.names alu_m.result[21] registers_m.result[21]
1 1
.names alu_m.result[22] registers_m.result[22]
1 1
.names alu_m.result[23] registers_m.result[23]
1 1
.names alu_m.result[24] registers_m.result[24]
1 1
.names alu_m.result[25] registers_m.result[25]
1 1
.names alu_m.result[26] registers_m.result[26]
1 1
.names alu_m.result[27] registers_m.result[27]
1 1
.names alu_m.result[28] registers_m.result[28]
1 1
.names alu_m.result[29] registers_m.result[29]
1 1
.names alu_m.result[30] registers_m.result[30]
1 1
.names alu_m.result[31] registers_m.result[31]
1 1
.names bus_control_m.rw_state_o registers_m.rw_state
1 1
.names memory_registers_m.micro_data[22] registers_m.size_control[0]
1 1
.names memory_registers_m.micro_data[23] registers_m.size_control[1]
1 1
.names memory_registers_m.micro_data[24] registers_m.size_control[2]
1 1
.names memory_registers_m.micro_data[25] registers_m.size_control[3]
1 1
.names alu_m.sr[0] registers_m.sr[0]
1 1
.names alu_m.sr[1] registers_m.sr[1]
1 1
.names alu_m.sr[2] registers_m.sr[2]
1 1
.names alu_m.sr[3] registers_m.sr[3]
1 1
.names alu_m.sr[4] registers_m.sr[4]
1 1
.names $false registers_m.sr[5]
1 1
.names $false registers_m.sr[6]
1 1
.names $false registers_m.sr[7]
1 1
.names alu_m.sr[8] registers_m.sr[8]
1 1
.names alu_m.sr[9] registers_m.sr[9]
1 1
.names alu_m.sr[10] registers_m.sr[10]
1 1
.names $false registers_m.sr[11]
1 1
.names $false registers_m.sr[12]
1 1
.names alu_m.sr[13] registers_m.sr[13]
1 1
.names $false registers_m.sr[14]
1 1
.names alu_m.sr[15] registers_m.sr[15]
1 1
.names memory_registers_m.micro_data[46] registers_m.stop_flag_control[0]
1 1
.names memory_registers_m.micro_data[47] registers_m.stop_flag_control[1]
1 1
.names memory_registers_m.micro_data[53] registers_m.trace_flag_control[0]
1 1
.names $false registers_m.trace_flag_control[1]
1 1
.names memory_registers_m.micro_data[38] registers_m.trap_control[0]
1 1
.names memory_registers_m.micro_data[39] registers_m.trap_control[1]
1 1
.names memory_registers_m.micro_data[40] registers_m.trap_control[2]
1 1
.names memory_registers_m.micro_data[41] registers_m.trap_control[3]
1 1
.names memory_registers_m.usp[0] registers_m.usp[0]
1 1
.names memory_registers_m.usp[1] registers_m.usp[1]
1 1
.names memory_registers_m.usp[2] registers_m.usp[2]
1 1
.names memory_registers_m.usp[3] registers_m.usp[3]
1 1
.names memory_registers_m.usp[4] registers_m.usp[4]
1 1
.names memory_registers_m.usp[5] registers_m.usp[5]
1 1
.names memory_registers_m.usp[6] registers_m.usp[6]
1 1
.names memory_registers_m.usp[7] registers_m.usp[7]
1 1
.names memory_registers_m.usp[8] registers_m.usp[8]
1 1
.names memory_registers_m.usp[9] registers_m.usp[9]
1 1
.names memory_registers_m.usp[10] registers_m.usp[10]
1 1
.names memory_registers_m.usp[11] registers_m.usp[11]
1 1
.names memory_registers_m.usp[12] registers_m.usp[12]
1 1
.names memory_registers_m.usp[13] registers_m.usp[13]
1 1
.names memory_registers_m.usp[14] registers_m.usp[14]
1 1
.names memory_registers_m.usp[15] registers_m.usp[15]
1 1
.names memory_registers_m.usp[16] registers_m.usp[16]
1 1
.names memory_registers_m.usp[17] registers_m.usp[17]
1 1
.names memory_registers_m.usp[18] registers_m.usp[18]
1 1
.names memory_registers_m.usp[19] registers_m.usp[19]
1 1
.names memory_registers_m.usp[20] registers_m.usp[20]
1 1
.names memory_registers_m.usp[21] registers_m.usp[21]
1 1
.names memory_registers_m.usp[22] registers_m.usp[22]
1 1
.names memory_registers_m.usp[23] registers_m.usp[23]
1 1
.names memory_registers_m.usp[24] registers_m.usp[24]
1 1
.names memory_registers_m.usp[25] registers_m.usp[25]
1 1
.names memory_registers_m.usp[26] registers_m.usp[26]
1 1
.names memory_registers_m.usp[27] registers_m.usp[27]
1 1
.names memory_registers_m.usp[28] registers_m.usp[28]
1 1
.names memory_registers_m.usp[29] registers_m.usp[29]
1 1
.names memory_registers_m.usp[30] registers_m.usp[30]
1 1
.names memory_registers_m.usp[31] registers_m.usp[31]
1 1
.names bus_control_m.reset_o reset_o
1 1
.names alu_m.result[0] result[0]
1 1
.names alu_m.result[1] result[1]
1 1
.names alu_m.result[2] result[2]
1 1
.names alu_m.result[3] result[3]
1 1
.names alu_m.result[4] result[4]
1 1
.names alu_m.result[5] result[5]
1 1
.names alu_m.result[6] result[6]
1 1
.names alu_m.result[7] result[7]
1 1
.names alu_m.result[8] result[8]
1 1
.names alu_m.result[9] result[9]
1 1
.names alu_m.result[10] result[10]
1 1
.names alu_m.result[11] result[11]
1 1
.names alu_m.result[12] result[12]
1 1
.names alu_m.result[13] result[13]
1 1
.names alu_m.result[14] result[14]
1 1
.names alu_m.result[15] result[15]
1 1
.names alu_m.result[16] result[16]
1 1
.names alu_m.result[17] result[17]
1 1
.names alu_m.result[18] result[18]
1 1
.names alu_m.result[19] result[19]
1 1
.names alu_m.result[20] result[20]
1 1
.names alu_m.result[21] result[21]
1 1
.names alu_m.result[22] result[22]
1 1
.names alu_m.result[23] result[23]
1 1
.names alu_m.result[24] result[24]
1 1
.names alu_m.result[25] result[25]
1 1
.names alu_m.result[26] result[26]
1 1
.names alu_m.result[27] result[27]
1 1
.names alu_m.result[28] result[28]
1 1
.names alu_m.result[29] result[29]
1 1
.names alu_m.result[30] result[30]
1 1
.names alu_m.result[31] result[31]
1 1
.names bus_control_m.rw_state_o rw_state
1 1
.names decoder_m.save_ea[6] save_ea[0]
1 1
.names decoder_m.save_ea[4] save_ea[1]
1 1
.names decoder_m.save_ea[4] save_ea[2]
1 1
.names decoder_m.save_ea[4] save_ea[3]
1 1
.names decoder_m.save_ea[4] save_ea[4]
1 1
.names decoder_m.save_ea[5] save_ea[5]
1 1
.names decoder_m.save_ea[6] save_ea[6]
1 1
.names $false save_ea[7]
1 1
.names $false save_ea[8]
1 1
.names registers_m.size[0] size[0]
1 1
.names registers_m.size[1] size[1]
1 1
.names registers_m.size[2] size[2]
1 1
.names alu_m.sr[0] sr[0]
1 1
.names alu_m.sr[1] sr[1]
1 1
.names alu_m.sr[2] sr[2]
1 1
.names alu_m.sr[3] sr[3]
1 1
.names alu_m.sr[4] sr[4]
1 1
.names $false sr[5]
1 1
.names $false sr[6]
1 1
.names $false sr[7]
1 1
.names alu_m.sr[8] sr[8]
1 1
.names alu_m.sr[9] sr[9]
1 1
.names alu_m.sr[10] sr[10]
1 1
.names $false sr[11]
1 1
.names $false sr[12]
1 1
.names alu_m.sr[13] sr[13]
1 1
.names $false sr[14]
1 1
.names alu_m.sr[15] sr[15]
1 1
.names registers_m.stop_flag stop_flag
1 1
.names registers_m.trace_flag trace_flag
1 1
.names memory_registers_m.usp[0] usp[0]
1 1
.names memory_registers_m.usp[1] usp[1]
1 1
.names memory_registers_m.usp[2] usp[2]
1 1
.names memory_registers_m.usp[3] usp[3]
1 1
.names memory_registers_m.usp[4] usp[4]
1 1
.names memory_registers_m.usp[5] usp[5]
1 1
.names memory_registers_m.usp[6] usp[6]
1 1
.names memory_registers_m.usp[7] usp[7]
1 1
.names memory_registers_m.usp[8] usp[8]
1 1
.names memory_registers_m.usp[9] usp[9]
1 1
.names memory_registers_m.usp[10] usp[10]
1 1
.names memory_registers_m.usp[11] usp[11]
1 1
.names memory_registers_m.usp[12] usp[12]
1 1
.names memory_registers_m.usp[13] usp[13]
1 1
.names memory_registers_m.usp[14] usp[14]
1 1
.names memory_registers_m.usp[15] usp[15]
1 1
.names memory_registers_m.usp[16] usp[16]
1 1
.names memory_registers_m.usp[17] usp[17]
1 1
.names memory_registers_m.usp[18] usp[18]
1 1
.names memory_registers_m.usp[19] usp[19]
1 1
.names memory_registers_m.usp[20] usp[20]
1 1
.names memory_registers_m.usp[21] usp[21]
1 1
.names memory_registers_m.usp[22] usp[22]
1 1
.names memory_registers_m.usp[23] usp[23]
1 1
.names memory_registers_m.usp[24] usp[24]
1 1
.names memory_registers_m.usp[25] usp[25]
1 1
.names memory_registers_m.usp[26] usp[26]
1 1
.names memory_registers_m.usp[27] usp[27]
1 1
.names memory_registers_m.usp[28] usp[28]
1 1
.names memory_registers_m.usp[29] usp[29]
1 1
.names memory_registers_m.usp[30] usp[30]
1 1
.names memory_registers_m.usp[31] usp[31]
1 1
.end
