WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2779841 heartbeat IPC: 3.59733 cumulative IPC: 3.59733 (Simulation time: 0 hr 0 min 44 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2779842 cumulative IPC: 3.59733 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2779842 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 45233120 heartbeat IPC: 0.235554 cumulative IPC: 0.235554 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 86757064 heartbeat IPC: 0.240825 cumulative IPC: 0.23816 (Simulation time: 0 hr 12 min 3 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 126623113 heartbeat IPC: 0.25084 cumulative IPC: 0.242242 (Simulation time: 0 hr 17 min 12 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 164563490 heartbeat IPC: 0.263572 cumulative IPC: 0.247244 (Simulation time: 0 hr 20 min 30 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 201152938 heartbeat IPC: 0.273303 cumulative IPC: 0.252051 (Simulation time: 0 hr 24 min 44 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 198373097 cumulative IPC: 0.252051 (Simulation time: 0 hr 24 min 44 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 198373097 (Simulation time: 0 hr 24 min 44 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.252051 instructions: 50000004 cycles: 198373097
CPU 0 Branch Prediction Accuracy: 88.052% MPKI: 1.91372 Average ROB Occupancy at Mispredict: 336.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.91372
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3673005  HIT:    1641152  MISS:    2031853
LLC LOAD         ACCESS:     507924  HIT:          4  MISS:     507920
LLC RFO          ACCESS:    1582343  HIT:      58646  MISS:    1523697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582502  HIT:    1582502  MISS:          0
LLC TRANSLATION  ACCESS:        236  HIT:          0  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1086.76 cycles
cpu0_DTLB TOTAL       ACCESS:   10567635  HIT:   10450923  MISS:     116712
cpu0_DTLB LOAD         ACCESS:   10567635  HIT:   10450923  MISS:     116712
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 131.364 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  104358547  HIT:    7987936  MISS:   96370611
cpu0_L1D LOAD         ACCESS:   19077223  HIT:    2273462  MISS:   16803761
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   84498880  HIT:    5714459  MISS:   78784421
cpu0_L1D TRANSLATION  ACCESS:     782444  HIT:         15  MISS:     782429
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.7631 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268399  HIT:    4177896  MISS:    2090503
cpu0_L2C LOAD         ACCESS:     507938  HIT:         13  MISS:     507925
cpu0_L2C RFO          ACCESS:    2864338  HIT:    1281996  MISS:    1582342
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864353  HIT:    2864353  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31770  HIT:      31534  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1077.24 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 467.083 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      95471
  ROW_BUFFER_MISS:    1936382
 AVG DBUS CONGESTED CYCLE:    3.99732
 WQ ROW_BUFFER_HIT:      72511
  ROW_BUFFER_MISS:    1457995  FULL:          0

