Fmax report
  User constraint:   8.000MHz, Fmax: 142.633MHz, Clock: PIN_HSE
  User constraint:  10.000MHz, Fmax: 142.633MHz, Clock: PIN_HSI
  User constraint: 100.000MHz, Fmax: 142.633MHz, Clock: pll_inst|auto_generated|pll1|clk[0]



Setup from rv32 to clken_ctrl_X60_Y4_N0, clock pll_inst|auto_generated|pll1|clk[0], constraint 10.000, skew 1.613, data 8.534
  Slack:   2.989
    Arrival Time:    7.526
        0.000    0.000   R                         Launch Clock Edge
      Launch Clock Path:
        0.000    0.000   RR                              top|PIN_HSE =>                      PIN_HSE~input|padio 
        1.309    1.309   RR                      PIN_HSE~input|padio =>                    PIN_HSE~input|combout 
        1.546    0.237   RR                    PIN_HSE~input|combout =>       pll_inst|auto_generated|pll1|clkin 
      Compensation Path:
       -2.390   -3.936   RR       pll_inst|auto_generated|pll1|clkfb =>    pll_inst|auto_generated|pll1|clkfbout 
       -2.390   -0.000   RR    pll_inst|auto_generated|pll1|clkfbout =>       pll_inst|auto_generated|pll1|clkfb 
      Compensation Path End
       -1.410    0.980   RR       pll_inst|auto_generated|pll1|clkin =>     pll_inst|auto_generated|pll1|clkout0 D
       -1.410    0.000   RR     pll_inst|auto_generated|pll1|clkout0 => gclksw_inst|gclk_switch__alta_gclksw|clkin2 D
       -1.008    0.402   RR gclksw_inst|gclk_switch__alta_gclksw|clkin2 => gclksw_inst|gclk_switch__alta_gclksw|clkout 
       -1.008    0.000   RR gclksw_inst|gclk_switch__alta_gclksw|clkout =>                             rv32|sys_clk 
      Data Path:
        2.652    3.660   RF                             rv32|sys_clk =>                  rv32|ext_dma_DMACCLR[0] D
        4.852    2.200   FF                  rv32|ext_dma_DMACCLR[0] => macro_inst|gen_per[0].gen_adc.adc_inst|comb~0|D 
        4.956    0.104   FR macro_inst|gen_per[0].gen_adc.adc_inst|comb~0|D => macro_inst|gen_per[0].gen_adc.adc_inst|comb~0|LutOut 
        5.364    0.408   RR macro_inst|gen_per[0].gen_adc.adc_inst|comb~0|LutOut => macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next~1|D 
        5.465    0.101   RR macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next~1|D => macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next~1|LutOut 
        5.869    0.404   RR macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next~1|LutOut => macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next|C 
        6.153    0.284   RF macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next|C => macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next|LutOut 
        6.766    0.613   FF macro_inst|gen_per[0].gen_adc.adc_inst|adc_seq_next|LutOut => macro_inst|gen_per[0].gen_adc.adc_inst|seq_cnt[2]~11|D 
        6.870    0.104   FR macro_inst|gen_per[0].gen_adc.adc_inst|seq_cnt[2]~11|D => macro_inst|gen_per[0].gen_adc.adc_inst|seq_cnt[2]~11|LutOut 
        7.526    0.656   RR macro_inst|gen_per[0].gen_adc.adc_inst|seq_cnt[2]~11|LutOut =>               clken_ctrl_X60_Y4_N0|ClkEn E
    Required Time:  10.515
       10.000   10.000   R                          Latch Clock Edge
      Latch Clock Path:
       10.000    0.000   RR                              top|PIN_HSE =>                      PIN_HSE~input|padio 
       11.309    1.309   RR                      PIN_HSE~input|padio =>                    PIN_HSE~input|combout 
       11.536    0.227   RR                    PIN_HSE~input|combout =>       pll_inst|auto_generated|pll1|clkin 
      Compensation Path:
        7.600   -3.936   RR       pll_inst|auto_generated|pll1|clkfb =>    pll_inst|auto_generated|pll1|clkfbout 
        7.600   -0.000   RR    pll_inst|auto_generated|pll1|clkfbout =>       pll_inst|auto_generated|pll1|clkfb 
      Compensation Path End
        8.580    0.980   RR       pll_inst|auto_generated|pll1|clkin =>     pll_inst|auto_generated|pll1|clkout0 D
        8.580    0.000   RR     pll_inst|auto_generated|pll1|clkout0 => gclksw_inst|gclk_switch__alta_gclksw|clkin2 D
        8.982    0.402   RR gclksw_inst|gclk_switch__alta_gclksw|clkin2 => gclksw_inst|gclk_switch__alta_gclksw|clkout 
        9.095    0.113   RR gclksw_inst|gclk_switch__alta_gclksw|clkout =>            gclksw_inst|gclk_switch|inclk 
        9.095    0.000   RR            gclksw_inst|gclk_switch|inclk =>           gclksw_inst|gclk_switch|outclk 
       10.605    1.510   RR           gclksw_inst|gclk_switch|outclk =>               clken_ctrl_X60_Y4_N0|ClkIn 
       10.505   -0.100   R                                     Setup
       10.515    0.010                               Clock Variation

