

================================================================
== Vivado HLS Report for 'Loop_ih_loop_proc'
================================================================
* Date:           Tue Dec 18 12:48:16 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nn_hls
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.79|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  175937|  175937|  175937|  175937|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+--------+--------+----------+-----------+-----------+------+----------+
        |- ih_loop   |  175936|  175936|      5498|          -|          -|    32|    no    |
        | + hn_loop  |    5493|    5493|        13|          7|          1|   784|    yes   |
        +------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    193|    149|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      5|    515|    978|
|Memory           |       64|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    149|
|Register         |        -|      -|    216|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       64|      5|    924|   1276|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       53|      6|      2|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |digitRecognizer_fcud_U0  |digitRecognizer_fcud  |        0|      2|  306|  418|
    |digitRecognizer_fdEe_U1  |digitRecognizer_fdEe  |        0|      3|  143|  321|
    |digitRecognizer_feOg_U2  |digitRecognizer_feOg  |        0|      0|   66|  239|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  515|  978|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |inputToHiddenWeights_U  |Loop_ih_loop_procbkb  |       64|  0|   0|  25120|   32|     1|       803840|
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                   |                      |       64|  0|   0|  25120|   32|     1|       803840|
    +------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i_fu_229_p2              |     +    |      0|  35|  15|          10|           1|
    |next_mul_fu_175_p2       |     +    |      0|  50|  20|          15|          10|
    |o_fu_187_p2              |     +    |      0|  23|  11|           6|           1|
    |sum_fu_218_p2            |     +    |      0|  35|  15|          10|           2|
    |tmp_8_fu_207_p2          |     +    |      0|  50|  20|          15|          15|
    |tmp_6_fu_269_p2          |    and   |      0|   0|   2|           1|           1|
    |exitcond2_i_i_fu_197_p2  |   icmp   |      0|   0|   5|          10|           9|
    |exitcond3_i_i_fu_181_p2  |   icmp   |      0|   0|   4|           6|           7|
    |notlhs_fu_253_p2         |   icmp   |      0|   0|   4|           8|           2|
    |notrhs_fu_259_p2         |   icmp   |      0|   0|  13|          23|           1|
    |ap_block_state1          |    or    |      0|   0|   2|           1|           1|
    |tmp_4_fu_265_p2          |    or    |      0|   0|   2|           1|           1|
    |hiddenOut_d0             |  select  |      0|   0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 193| 149|         109|          56|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  65|         13|    1|         13|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |i_0_i_i_phi_fu_138_p4          |   9|          2|   10|         20|
    |i_0_i_i_reg_134                |   9|          2|   10|         20|
    |inputToHiddenWeights_address0  |  15|          3|   15|         45|
    |o_0_i_i_reg_110                |   9|          2|    6|         12|
    |phi_mul_reg_122                |   9|          2|   15|         30|
    |sum_0_i_i_reg_145              |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 149|         31|   91|        209|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  12|   0|   12|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond2_i_i_reg_311  |   1|   0|    1|          0|
    |exitcond2_i_i_reg_311                   |   1|   0|    1|          0|
    |i_0_i_i_reg_134                         |  10|   0|   10|          0|
    |i_reg_325                               |  10|   0|   10|          0|
    |inputData_load_reg_335                  |  32|   0|   32|          0|
    |inputToHiddenWeights_2_reg_330          |  32|   0|   32|          0|
    |next_mul_reg_283                        |  15|   0|   15|          0|
    |notlhs_reg_350                          |   1|   0|    1|          0|
    |notrhs_reg_355                          |   1|   0|    1|          0|
    |o_0_i_i_reg_110                         |   6|   0|    6|          0|
    |o_reg_291                               |   6|   0|    6|          0|
    |phi_mul_reg_122                         |  15|   0|   15|          0|
    |sum_0_i_i_reg_145                       |  32|   0|   32|          0|
    |tmp_5_reg_360                           |   1|   0|    1|          0|
    |tmp_7_i_reg_340                         |  32|   0|   32|          0|
    |tmp_i_reg_301                           |   6|   0|   32|         26|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 216|   0|  242|         26|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | Loop_ih_loop_proc | return value |
|hiddenOut_address0  | out |    5|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_ce0       | out |    1|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_we0       | out |    1|  ap_memory |     hiddenOut     |     array    |
|hiddenOut_d0        | out |   32|  ap_memory |     hiddenOut     |     array    |
|inputData_address0  | out |   10|  ap_memory |     inputData     |     array    |
|inputData_ce0       | out |    1|  ap_memory |     inputData     |     array    |
|inputData_q0        |  in |   32|  ap_memory |     inputData     |     array    |
+--------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 1
  Pipeline-0: II = 7, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3_i_i)
3 --> 
	4  / true
4 --> 
	17  / (exitcond2_i_i)
	5  / (!exitcond2_i_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	18  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: empty (4)  [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([784 x float]* %inputData, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind

ST_1: StgValue_20 (5)  [1/1] 1.59ns
newFuncRoot:1  br label %0


 <State 2>: 3.88ns
ST_2: o_0_i_i (7)  [1/1] 0.00ns
:0  %o_0_i_i = phi i6 [ 0, %newFuncRoot ], [ %o, %1 ]

ST_2: phi_mul (8)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %newFuncRoot ], [ %next_mul, %1 ]

ST_2: phi_mul_cast (9)  [1/1] 0.00ns
:2  %phi_mul_cast = zext i15 %phi_mul to i32

ST_2: next_mul (10)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 785

ST_2: exitcond3_i_i (11)  [1/1] 3.88ns  loc: nn_hls/src/digitRecognizer.cpp:9
:4  %exitcond3_i_i = icmp eq i6 %o_0_i_i, -32

ST_2: o (12)  [1/1] 2.31ns  loc: nn_hls/src/digitRecognizer.cpp:9
:5  %o = add i6 %o_0_i_i, 1

ST_2: StgValue_27 (13)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:6  br i1 %exitcond3_i_i, label %.preheader.exitStub, label %3

ST_2: inputToHiddenWeights (19)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:4  %inputToHiddenWeights = getelementptr [25120 x float]* @inputToHiddenWeights, i32 0, i32 %phi_mul_cast

ST_2: sum_1 (20)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:11
:5  %sum_1 = load float* %inputToHiddenWeights, align 4

ST_2: StgValue_30 (61)  [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 4.84ns
ST_3: empty_11 (15)  [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

ST_3: StgValue_32 (16)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind

ST_3: tmp (17)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3) nounwind

ST_3: tmp_i (18)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:3  %tmp_i = zext i6 %o_0_i_i to i32

ST_3: sum_1 (20)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:11
:5  %sum_1 = load float* %inputToHiddenWeights, align 4

ST_3: StgValue_36 (21)  [1/1] 1.59ns  loc: nn_hls/src/digitRecognizer.cpp:12
:6  br label %2


 <State 4>: 5.61ns
ST_4: i_0_i_i (23)  [1/1] 0.00ns
:0  %i_0_i_i = phi i10 [ 1, %3 ], [ %i, %4 ]

ST_4: sum_0_i_i (24)  [1/1] 0.00ns
:1  %sum_0_i_i = phi float [ %sum_1, %3 ], [ %sum_2, %4 ]

ST_4: exitcond2_i_i (25)  [1/1] 3.02ns  loc: nn_hls/src/digitRecognizer.cpp:12
:2  %exitcond2_i_i = icmp eq i10 %i_0_i_i, -239

ST_4: StgValue_40 (26)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:12
:3  br i1 %exitcond2_i_i, label %1, label %4

ST_4: tmp_5_i_cast (32)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:4  %tmp_5_i_cast = zext i10 %i_0_i_i to i15

ST_4: tmp_8 (33)  [1/1] 2.35ns  loc: nn_hls/src/digitRecognizer.cpp:13
:5  %tmp_8 = add i15 %phi_mul, %tmp_5_i_cast

ST_4: tmp_8_cast (34)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:6  %tmp_8_cast = zext i15 %tmp_8 to i32

ST_4: inputToHiddenWeights_1 (35)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:7  %inputToHiddenWeights_1 = getelementptr [25120 x float]* @inputToHiddenWeights, i32 0, i32 %tmp_8_cast

ST_4: inputToHiddenWeights_2 (36)  [2/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:13
:8  %inputToHiddenWeights_2 = load float* %inputToHiddenWeights_1, align 4

ST_4: sum (37)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:12
:9  %sum = add i10 %i_0_i_i, -1

ST_4: sum_cast (38)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:12
:10  %sum_cast = zext i10 %sum to i32

ST_4: inputData_addr (39)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:11  %inputData_addr = getelementptr [784 x float]* %inputData, i32 0, i32 %sum_cast

ST_4: inputData_load (40)  [2/2] 2.57ns  loc: nn_hls/src/digitRecognizer.cpp:13
:12  %inputData_load = load float* %inputData_addr, align 4

ST_4: i (44)  [1/1] 2.32ns  loc: nn_hls/src/digitRecognizer.cpp:12
:16  %i = add i10 %i_0_i_i, 1


 <State 5>: 3.25ns
ST_5: inputToHiddenWeights_2 (36)  [1/2] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:13
:8  %inputToHiddenWeights_2 = load float* %inputToHiddenWeights_1, align 4

ST_5: inputData_load (40)  [1/2] 2.57ns  loc: nn_hls/src/digitRecognizer.cpp:13
:12  %inputData_load = load float* %inputData_addr, align 4


 <State 6>: 5.70ns
ST_6: tmp_7_i (41)  [4/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 7>: 5.70ns
ST_7: tmp_7_i (41)  [3/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 8>: 5.70ns
ST_8: tmp_7_i (41)  [2/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 9>: 5.70ns
ST_9: tmp_7_i (41)  [1/4] 5.70ns  loc: nn_hls/src/digitRecognizer.cpp:13
:13  %tmp_7_i = fmul float %inputToHiddenWeights_2, %inputData_load


 <State 10>: 6.44ns
ST_10: sum_2 (42)  [7/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 11>: 6.44ns
ST_11: sum_2 (42)  [6/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 12>: 6.44ns
ST_12: sum_2 (42)  [5/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 13>: 6.44ns
ST_13: sum_2 (42)  [4/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 14>: 6.44ns
ST_14: sum_2 (42)  [3/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 15>: 6.44ns
ST_15: sum_2 (42)  [2/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i


 <State 16>: 6.44ns
ST_16: empty_12 (28)  [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784) nounwind

ST_16: StgValue_64 (29)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind

ST_16: tmp_3 (30)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind

ST_16: StgValue_66 (31)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:14
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: sum_2 (42)  [1/7] 6.44ns  loc: nn_hls/src/digitRecognizer.cpp:13
:14  %sum_2 = fadd float %sum_0_i_i, %tmp_7_i

ST_16: empty_13 (43)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:13
:15  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_3) nounwind

ST_16: StgValue_69 (45)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:12
:17  br label %2


 <State 17>: 6.79ns
ST_17: sum_0_i_i_to_int (47)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:0  %sum_0_i_i_to_int = bitcast float %sum_0_i_i to i32

ST_17: tmp_1 (48)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:1  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sum_0_i_i_to_int, i32 23, i32 30)

ST_17: tmp_2 (49)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11
:2  %tmp_2 = trunc i32 %sum_0_i_i_to_int to i23

ST_17: notlhs (50)  [1/1] 2.91ns  loc: nn_hls/src/digitRecognizer.cpp:11
:3  %notlhs = icmp ne i8 %tmp_1, -1

ST_17: notrhs (51)  [1/1] 3.20ns  loc: nn_hls/src/digitRecognizer.cpp:11
:4  %notrhs = icmp eq i23 %tmp_2, 0

ST_17: tmp_5 (53)  [1/1] 6.79ns  loc: nn_hls/src/digitRecognizer.cpp:16
:6  %tmp_5 = fcmp olt float %sum_0_i_i, 0.000000e+00


 <State 18>: 5.32ns
ST_18: tmp_4 (52)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:11 (grouped into LUT with out node tmp_3_i)
:5  %tmp_4 = or i1 %notrhs, %notlhs

ST_18: tmp_6 (54)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:16 (grouped into LUT with out node tmp_3_i)
:7  %tmp_6 = and i1 %tmp_4, %tmp_5

ST_18: tmp_3_i (55)  [1/1] 2.07ns  loc: nn_hls/src/digitRecognizer.cpp:16 (out node of the LUT)
:8  %tmp_3_i = select i1 %tmp_6, float 0.000000e+00, float %sum_0_i_i

ST_18: hiddenOut_addr (56)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:16
:9  %hiddenOut_addr = getelementptr inbounds [32 x float]* %hiddenOut, i32 0, i32 %tmp_i

ST_18: StgValue_80 (57)  [1/1] 3.25ns  loc: nn_hls/src/digitRecognizer.cpp:16
:10  store float %tmp_3_i, float* %hiddenOut_addr, align 4

ST_18: empty_10 (58)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:17
:11  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp) nounwind

ST_18: StgValue_82 (59)  [1/1] 0.00ns  loc: nn_hls/src/digitRecognizer.cpp:9
:12  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hiddenOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ inputData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ inputToHiddenWeights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specmemcore      ) [ 0000000000000000000]
StgValue_20            (br               ) [ 0111111111111111111]
o_0_i_i                (phi              ) [ 0011000000000000000]
phi_mul                (phi              ) [ 0011111111111111100]
phi_mul_cast           (zext             ) [ 0000000000000000000]
next_mul               (add              ) [ 0111111111111111111]
exitcond3_i_i          (icmp             ) [ 0011111111111111111]
o                      (add              ) [ 0111111111111111111]
StgValue_27            (br               ) [ 0000000000000000000]
inputToHiddenWeights   (getelementptr    ) [ 0001000000000000000]
StgValue_30            (ret              ) [ 0000000000000000000]
empty_11               (speclooptripcount) [ 0000000000000000000]
StgValue_32            (specloopname     ) [ 0000000000000000000]
tmp                    (specregionbegin  ) [ 0000111111111111111]
tmp_i                  (zext             ) [ 0000111111111111111]
sum_1                  (load             ) [ 0011111111111111111]
StgValue_36            (br               ) [ 0011111111111111111]
i_0_i_i                (phi              ) [ 0000100000000000000]
sum_0_i_i              (phi              ) [ 0000111111111111111]
exitcond2_i_i          (icmp             ) [ 0011111111111111111]
StgValue_40            (br               ) [ 0000000000000000000]
tmp_5_i_cast           (zext             ) [ 0000000000000000000]
tmp_8                  (add              ) [ 0000000000000000000]
tmp_8_cast             (zext             ) [ 0000000000000000000]
inputToHiddenWeights_1 (getelementptr    ) [ 0000010000000000000]
sum                    (add              ) [ 0000000000000000000]
sum_cast               (zext             ) [ 0000000000000000000]
inputData_addr         (getelementptr    ) [ 0000010000000000000]
i                      (add              ) [ 0011111111111111111]
inputToHiddenWeights_2 (load             ) [ 0000001111000000000]
inputData_load         (load             ) [ 0000001111000000000]
tmp_7_i                (fmul             ) [ 0000111111111111100]
empty_12               (speclooptripcount) [ 0000000000000000000]
StgValue_64            (specloopname     ) [ 0000000000000000000]
tmp_3                  (specregionbegin  ) [ 0000000000000000000]
StgValue_66            (specpipeline     ) [ 0000000000000000000]
sum_2                  (fadd             ) [ 0011111111111111111]
empty_13               (specregionend    ) [ 0000000000000000000]
StgValue_69            (br               ) [ 0011111111111111111]
sum_0_i_i_to_int       (bitcast          ) [ 0000000000000000000]
tmp_1                  (partselect       ) [ 0000000000000000000]
tmp_2                  (trunc            ) [ 0000000000000000000]
notlhs                 (icmp             ) [ 0000000000000000001]
notrhs                 (icmp             ) [ 0000000000000000001]
tmp_5                  (fcmp             ) [ 0000000000000000001]
tmp_4                  (or               ) [ 0000000000000000000]
tmp_6                  (and              ) [ 0000000000000000000]
tmp_3_i                (select           ) [ 0000000000000000000]
hiddenOut_addr         (getelementptr    ) [ 0000000000000000000]
StgValue_80            (store            ) [ 0000000000000000000]
empty_10               (specregionend    ) [ 0000000000000000000]
StgValue_82            (br               ) [ 0111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hiddenOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hiddenOut"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputData"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputToHiddenWeights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputToHiddenWeights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="inputToHiddenWeights_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="15" slack="0"/>
<pin id="70" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputToHiddenWeights/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="15" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1/2 inputToHiddenWeights_2/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="inputToHiddenWeights_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="15" slack="0"/>
<pin id="82" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputToHiddenWeights_1/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="inputData_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputData_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputData_load/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="hiddenOut_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="3"/>
<pin id="102" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hiddenOut_addr/18 "/>
</bind>
</comp>

<comp id="105" class="1004" name="StgValue_80_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/18 "/>
</bind>
</comp>

<comp id="110" class="1005" name="o_0_i_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="o_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="o_0_i_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o_0_i_i/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="phi_mul_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="1"/>
<pin id="124" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="phi_mul_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_0_i_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="1"/>
<pin id="136" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_0_i_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="sum_0_i_i_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="sum_0_i_i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0_i_i/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="6"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_5_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/17 "/>
</bind>
</comp>

<comp id="170" class="1004" name="phi_mul_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="phi_mul_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="next_mul_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="0" index="1" bw="11" slack="0"/>
<pin id="178" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond3_i_i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i_i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="o_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="exitcond2_i_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2_i_i/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_5_i_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_8_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="15" slack="2"/>
<pin id="209" dir="0" index="1" bw="10" slack="0"/>
<pin id="210" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_8_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sum_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sum_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sum_0_i_i_to_int_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="sum_0_i_i_to_int/17 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="253" class="1004" name="notlhs_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/17 "/>
</bind>
</comp>

<comp id="259" class="1004" name="notrhs_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="23" slack="0"/>
<pin id="261" dir="0" index="1" bw="23" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/17 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="1" slack="1"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/18 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_3_i_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="2"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_i/18 "/>
</bind>
</comp>

<comp id="283" class="1005" name="next_mul_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="15" slack="0"/>
<pin id="285" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="291" class="1005" name="o_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="296" class="1005" name="inputToHiddenWeights_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="1"/>
<pin id="298" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="inputToHiddenWeights "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_i_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="3"/>
<pin id="303" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="306" class="1005" name="sum_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="exitcond2_i_i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2_i_i "/>
</bind>
</comp>

<comp id="315" class="1005" name="inputToHiddenWeights_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="15" slack="1"/>
<pin id="317" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="inputToHiddenWeights_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="inputData_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="1"/>
<pin id="322" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputData_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="330" class="1005" name="inputToHiddenWeights_2_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputToHiddenWeights_2 "/>
</bind>
</comp>

<comp id="335" class="1005" name="inputData_load_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputData_load "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_7_i_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="345" class="1005" name="sum_2_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="350" class="1005" name="notlhs_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="355" class="1005" name="notrhs_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_5_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="148" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="159"><net_src comp="145" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="168"><net_src comp="145" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="126" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="179"><net_src comp="126" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="114" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="114" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="110" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="138" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="138" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="122" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="222"><net_src comp="138" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="233"><net_src comp="138" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="145" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="56" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="239" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="60" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="249" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="145" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="286"><net_src comp="175" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="294"><net_src comp="187" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="299"><net_src comp="66" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="304"><net_src comp="193" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="309"><net_src comp="73" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="314"><net_src comp="197" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="78" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="323"><net_src comp="86" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="328"><net_src comp="229" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="333"><net_src comp="73" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="338"><net_src comp="93" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="343"><net_src comp="160" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="348"><net_src comp="155" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="353"><net_src comp="253" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="358"><net_src comp="259" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="363"><net_src comp="164" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="269" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hiddenOut | {18 }
	Port: inputData | {}
	Port: inputToHiddenWeights | {}
 - Input state : 
	Port: Loop_ih_loop_proc : inputData | {4 5 }
	Port: Loop_ih_loop_proc : inputToHiddenWeights | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		phi_mul_cast : 1
		next_mul : 1
		exitcond3_i_i : 1
		o : 1
		StgValue_27 : 2
		inputToHiddenWeights : 2
		sum_1 : 3
	State 3
	State 4
		exitcond2_i_i : 1
		StgValue_40 : 2
		tmp_5_i_cast : 1
		tmp_8 : 2
		tmp_8_cast : 3
		inputToHiddenWeights_1 : 4
		inputToHiddenWeights_2 : 5
		sum : 1
		sum_cast : 2
		inputData_addr : 3
		inputData_load : 4
		i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		empty_13 : 1
	State 17
		tmp_1 : 1
		tmp_2 : 1
		notlhs : 2
		notrhs : 2
	State 18
		StgValue_80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_155      |    2    |   306   |   418   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_160      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_164     |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    next_mul_fu_175   |    0    |    50   |    20   |
|          |       o_fu_187       |    0    |    23   |    11   |
|    add   |     tmp_8_fu_207     |    0    |    50   |    20   |
|          |      sum_fu_218      |    0    |    35   |    15   |
|          |       i_fu_229       |    0    |    35   |    15   |
|----------|----------------------|---------|---------|---------|
|  select  |    tmp_3_i_fu_274    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          | exitcond3_i_i_fu_181 |    0    |    0    |    3    |
|   icmp   | exitcond2_i_i_fu_197 |    0    |    0    |    5    |
|          |     notlhs_fu_253    |    0    |    0    |    4    |
|          |     notrhs_fu_259    |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    or    |     tmp_4_fu_265     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |     tmp_6_fu_269     |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |  phi_mul_cast_fu_170 |    0    |    0    |    0    |
|          |     tmp_i_fu_193     |    0    |    0    |    0    |
|   zext   |  tmp_5_i_cast_fu_203 |    0    |    0    |    0    |
|          |   tmp_8_cast_fu_213  |    0    |    0    |    0    |
|          |    sum_cast_fu_224   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_1_fu_239     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     tmp_2_fu_249     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   708   |   1120  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     exitcond2_i_i_reg_311    |    1   |
|        i_0_i_i_reg_134       |   10   |
|           i_reg_325          |   10   |
|    inputData_addr_reg_320    |   10   |
|    inputData_load_reg_335    |   32   |
|inputToHiddenWeights_1_reg_315|   15   |
|inputToHiddenWeights_2_reg_330|   32   |
| inputToHiddenWeights_reg_296 |   15   |
|       next_mul_reg_283       |   15   |
|        notlhs_reg_350        |    1   |
|        notrhs_reg_355        |    1   |
|        o_0_i_i_reg_110       |    6   |
|           o_reg_291          |    6   |
|        phi_mul_reg_122       |   15   |
|       sum_0_i_i_reg_145      |   32   |
|         sum_1_reg_306        |   32   |
|         sum_2_reg_345        |   32   |
|         tmp_5_reg_360        |    1   |
|        tmp_7_i_reg_340       |   32   |
|         tmp_i_reg_301        |   32   |
+------------------------------+--------+
|             Total            |   330  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   4  |  15  |   60   ||    21   |
| grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
|  o_0_i_i_reg_110 |  p0  |   2  |   6  |   12   ||    9    |
|  phi_mul_reg_122 |  p0  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   122  ||  6.722  ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   708  |  1120  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   48   |
|  Register |    -   |    -   |   330  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |  1038  |  1168  |
+-----------+--------+--------+--------+--------+
