-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crc24a is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    a_TVALID : IN STD_LOGIC;
    a_TREADY : OUT STD_LOGIC;
    c_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    c_TVALID : OUT STD_LOGIC;
    c_TREADY : IN STD_LOGIC;
    last_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    last_TVALID : OUT STD_LOGIC;
    last_TREADY : IN STD_LOGIC );
end;


architecture behav of crc24a is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "crc24a_crc24a,hls_ip_2022_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.737800,HLS_SYN_LAT=103,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=214,HLS_SYN_LUT=1812,HLS_VERSION=2022_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal a_TDATA_blk_n : STD_LOGIC;
    signal c_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal last_TDATA_blk_n : STD_LOGIC;
    signal kk_V_reg_1631 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_1829 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal and_ln57_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_reg_1837 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1918_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1918_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1915_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1915_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1912_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1912_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1909_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1909_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1906_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1906_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1903_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1903_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1900_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1900_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1897_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1897_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out1_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out2_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out3_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out4 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out4_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out5 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out5_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out6 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out6_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out7 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out7_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out8 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out8_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out9 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out9_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out10 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out10_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out11 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out11_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out12 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out12_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out13 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out13_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out14_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out15 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out15_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out16 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out16_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out17 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out17_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out18 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out18_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out19 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out19_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out20 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out20_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out21 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out21_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out22 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out22_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out23 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out23_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_3144916671847_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_3144916671847_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_13_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_13_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_12_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_12_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2814731838_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2814731838_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_11_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_11_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_10_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_10_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_9_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_9_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_8_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_8_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_7_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_7_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2210831820_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2210831820_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_219881817_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_219881817_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_6_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_5_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_188891808_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_188891808_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_177941805_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_177941805_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_4_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_4_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_157921799_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_157921799_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_146971796_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_146971796_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_3_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_3_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_115981787_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_115981787_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_105971784_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_105971784_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_95961781_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_95961781_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_85031778_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_85031778_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_66041772_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_66041772_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15631769_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15631769_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15491766_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15491766_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15351763_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15351763_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15211760_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15211760_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15071757_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15071757_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_01754_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_01754_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_startIdx_out : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_startIdx_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_icmp_ln57_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_icmp_ln57_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_23_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_23_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_22_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_22_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_21_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_21_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_20_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_20_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_19_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_19_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_18_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_18_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_17_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_17_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_16_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_16_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_15_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_15_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_14_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_14_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_13_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_13_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_12_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_12_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_11_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_11_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_10_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_10_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_9_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_9_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_8_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_8_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_7_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_7_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_6_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_6_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_5_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_5_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_4_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_4_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_3_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_3_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_2_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_1_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_mj_V_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_mj_V_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_lk_V_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_lk_V_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_done : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_idle : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_ready : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_bk_V_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_bk_V_1_out_ap_vld : STD_LOGIC;
    signal grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call101 : BOOLEAN;
    signal ap_block_state1_io : BOOLEAN;
    signal grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call111 : BOOLEAN;
    signal grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal mux_case_3144916671847_loc_fu_292 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_13_loc_fu_288 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_12_loc_fu_284 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_2814731838_loc_fu_280 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_11_loc_fu_276 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_10_loc_fu_272 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_9_loc_fu_268 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_8_loc_fu_264 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_7_loc_fu_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_2210831820_loc_fu_256 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_219881817_loc_fu_252 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_6_loc_fu_248 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_5_loc_fu_244 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_188891808_loc_fu_240 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_177941805_loc_fu_236 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_4_loc_fu_232 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_157921799_loc_fu_228 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_146971796_loc_fu_224 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_3_loc_fu_220 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_2_loc_fu_216 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_115981787_loc_fu_212 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_105971784_loc_fu_208 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_95961781_loc_fu_204 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_85031778_loc_fu_200 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_1_loc_fu_196 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv3_i_66041772_loc_fu_192 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv3_i_15631769_loc_fu_188 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv3_i_15491766_loc_fu_184 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv3_i_15351763_loc_fu_180 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv3_i_15211760_loc_fu_176 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv3_i_15071757_loc_fu_172 : STD_LOGIC_VECTOR (0 downto 0);
    signal mux_case_01754_loc_fu_168 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal startIdx_loc_fu_164 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln57_loc_fu_160 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start_reg : STD_LOGIC := '0';
    signal grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state11 : BOOLEAN;
    signal ap_block_state11_io : BOOLEAN;
    signal regslice_both_c_U_apdone_blk : STD_LOGIC;
    signal ap_block_state14 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal regslice_both_a_U_apdone_blk : STD_LOGIC;
    signal a_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal a_TVALID_int_regslice : STD_LOGIC;
    signal a_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_a_U_ack_in : STD_LOGIC;
    signal c_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal c_TVALID_int_regslice : STD_LOGIC;
    signal c_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_c_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crc24a_crc24a_Pipeline_VITIS_LOOP_18_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        kk_V : IN STD_LOGIC_VECTOR (7 downto 0);
        bit_select_i_i_i1918_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1918_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1915_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1915_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1912_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1912_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1909_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1909_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1906_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1906_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1903_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1903_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1900_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1900_out_ap_vld : OUT STD_LOGIC;
        bit_select_i_i_i1897_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1897_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_38_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC;
        p_out20 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out20_ap_vld : OUT STD_LOGIC;
        p_out21 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out21_ap_vld : OUT STD_LOGIC;
        p_out22 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out22_ap_vld : OUT STD_LOGIC;
        p_out23 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_out23_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_45_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload93 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload92 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload91 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload90 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload89 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload88 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload87 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload86 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload85 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload84 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload83 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload82 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload81 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload80 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload79 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload78 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload77 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload76 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload75 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload74 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload73 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload72 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_reload71 : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1918_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1897_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1900_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1903_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1906_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1909_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1912_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bit_select_i_i_i1915_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_3144916671847_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_3144916671847_out_ap_vld : OUT STD_LOGIC;
        lhs_V_13_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_13_out_ap_vld : OUT STD_LOGIC;
        lhs_V_12_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_12_out_ap_vld : OUT STD_LOGIC;
        mux_case_2814731838_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_2814731838_out_ap_vld : OUT STD_LOGIC;
        lhs_V_11_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_11_out_ap_vld : OUT STD_LOGIC;
        lhs_V_10_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_10_out_ap_vld : OUT STD_LOGIC;
        lhs_V_9_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_9_out_ap_vld : OUT STD_LOGIC;
        lhs_V_8_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_8_out_ap_vld : OUT STD_LOGIC;
        lhs_V_7_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_7_out_ap_vld : OUT STD_LOGIC;
        mux_case_2210831820_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_2210831820_out_ap_vld : OUT STD_LOGIC;
        mux_case_219881817_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_219881817_out_ap_vld : OUT STD_LOGIC;
        lhs_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_6_out_ap_vld : OUT STD_LOGIC;
        lhs_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_5_out_ap_vld : OUT STD_LOGIC;
        mux_case_188891808_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_188891808_out_ap_vld : OUT STD_LOGIC;
        mux_case_177941805_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_177941805_out_ap_vld : OUT STD_LOGIC;
        lhs_V_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_4_out_ap_vld : OUT STD_LOGIC;
        mux_case_157921799_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_157921799_out_ap_vld : OUT STD_LOGIC;
        mux_case_146971796_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_146971796_out_ap_vld : OUT STD_LOGIC;
        lhs_V_3_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_3_out_ap_vld : OUT STD_LOGIC;
        lhs_V_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_2_out_ap_vld : OUT STD_LOGIC;
        mux_case_115981787_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_115981787_out_ap_vld : OUT STD_LOGIC;
        mux_case_105971784_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_105971784_out_ap_vld : OUT STD_LOGIC;
        mux_case_95961781_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_95961781_out_ap_vld : OUT STD_LOGIC;
        mux_case_85031778_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_85031778_out_ap_vld : OUT STD_LOGIC;
        lhs_V_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_1_out_ap_vld : OUT STD_LOGIC;
        conv3_i_66041772_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_66041772_out_ap_vld : OUT STD_LOGIC;
        conv3_i_15631769_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15631769_out_ap_vld : OUT STD_LOGIC;
        conv3_i_15491766_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15491766_out_ap_vld : OUT STD_LOGIC;
        conv3_i_15351763_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15351763_out_ap_vld : OUT STD_LOGIC;
        conv3_i_15211760_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15211760_out_ap_vld : OUT STD_LOGIC;
        conv3_i_15071757_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15071757_out_ap_vld : OUT STD_LOGIC;
        mux_case_01754_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        mux_case_01754_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_57_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mux_case_01754_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15071757_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15211760_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15351763_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15491766_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15631769_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_66041772_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_85031778_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_95961781_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_105971784_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_115981787_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_146971796_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_157921799_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_177941805_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_188891808_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_219881817_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_2210831820_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_9_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_10_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_11_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_2814731838_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_12_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_13_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_3144916671847_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        startIdx_out : OUT STD_LOGIC_VECTOR (4 downto 0);
        startIdx_out_ap_vld : OUT STD_LOGIC;
        icmp_ln57_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        icmp_ln57_out_ap_vld : OUT STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_67_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        trunc_ln3 : IN STD_LOGIC_VECTOR (4 downto 0);
        icmp_ln57_lcssa : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_01754_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15071757_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15211760_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15351763_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15491766_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_15631769_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        conv3_i_66041772_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_85031778_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_95961781_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_105971784_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_115981787_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_146971796_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_157921799_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_177941805_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_188891808_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_219881817_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_2210831820_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_9_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_10_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_11_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_2814731838_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_12_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lhs_V_13_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mux_case_3144916671847_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_23_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_23_out_ap_vld : OUT STD_LOGIC;
        f_V_22_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_22_out_ap_vld : OUT STD_LOGIC;
        f_V_21_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_21_out_ap_vld : OUT STD_LOGIC;
        f_V_20_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_20_out_ap_vld : OUT STD_LOGIC;
        f_V_19_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_19_out_ap_vld : OUT STD_LOGIC;
        f_V_18_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_18_out_ap_vld : OUT STD_LOGIC;
        f_V_17_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_17_out_ap_vld : OUT STD_LOGIC;
        f_V_16_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_16_out_ap_vld : OUT STD_LOGIC;
        f_V_15_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_15_out_ap_vld : OUT STD_LOGIC;
        f_V_14_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_14_out_ap_vld : OUT STD_LOGIC;
        f_V_13_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_13_out_ap_vld : OUT STD_LOGIC;
        f_V_12_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_12_out_ap_vld : OUT STD_LOGIC;
        f_V_11_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_11_out_ap_vld : OUT STD_LOGIC;
        f_V_10_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_10_out_ap_vld : OUT STD_LOGIC;
        f_V_9_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_9_out_ap_vld : OUT STD_LOGIC;
        f_V_8_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_8_out_ap_vld : OUT STD_LOGIC;
        f_V_7_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_7_out_ap_vld : OUT STD_LOGIC;
        f_V_6_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_6_out_ap_vld : OUT STD_LOGIC;
        f_V_5_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_5_out_ap_vld : OUT STD_LOGIC;
        f_V_4_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_4_out_ap_vld : OUT STD_LOGIC;
        f_V_3_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_3_out_ap_vld : OUT STD_LOGIC;
        f_V_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_2_out_ap_vld : OUT STD_LOGIC;
        f_V_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_1_out_ap_vld : OUT STD_LOGIC;
        f_V_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        f_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_78_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        f_V_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_1_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_2_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_3_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_4_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_5_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_6_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_7_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        mj_V_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        mj_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_82_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        f_V_8_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_9_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_10_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_11_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_12_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_13_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_14_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_15_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        lk_V_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        lk_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_crc24a_Pipeline_VITIS_LOOP_86_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        f_V_16_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_17_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_18_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_19_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_20_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_21_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_22_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        f_V_23_reload : IN STD_LOGIC_VECTOR (0 downto 0);
        bk_V_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        bk_V_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component crc24a_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447 : component crc24a_crc24a_Pipeline_VITIS_LOOP_18_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_ready,
        kk_V => kk_V_reg_1631,
        bit_select_i_i_i1918_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1918_out,
        bit_select_i_i_i1918_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1918_out_ap_vld,
        bit_select_i_i_i1915_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1915_out,
        bit_select_i_i_i1915_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1915_out_ap_vld,
        bit_select_i_i_i1912_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1912_out,
        bit_select_i_i_i1912_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1912_out_ap_vld,
        bit_select_i_i_i1909_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1909_out,
        bit_select_i_i_i1909_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1909_out_ap_vld,
        bit_select_i_i_i1906_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1906_out,
        bit_select_i_i_i1906_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1906_out_ap_vld,
        bit_select_i_i_i1903_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1903_out,
        bit_select_i_i_i1903_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1903_out_ap_vld,
        bit_select_i_i_i1900_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1900_out,
        bit_select_i_i_i1900_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1900_out_ap_vld,
        bit_select_i_i_i1897_out => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1897_out,
        bit_select_i_i_i1897_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1897_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461 : component crc24a_crc24a_Pipeline_VITIS_LOOP_38_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_ready,
        p_out => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out,
        p_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out_ap_vld,
        p_out1 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out1,
        p_out1_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out1_ap_vld,
        p_out2 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out2,
        p_out2_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out2_ap_vld,
        p_out3 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out3,
        p_out3_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out3_ap_vld,
        p_out4 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out4,
        p_out4_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out4_ap_vld,
        p_out5 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out5,
        p_out5_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out5_ap_vld,
        p_out6 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out6,
        p_out6_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out6_ap_vld,
        p_out7 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out7,
        p_out7_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out7_ap_vld,
        p_out8 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out8,
        p_out8_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out8_ap_vld,
        p_out9 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out9,
        p_out9_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out9_ap_vld,
        p_out10 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out10,
        p_out10_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out10_ap_vld,
        p_out11 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out11,
        p_out11_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out11_ap_vld,
        p_out12 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out12,
        p_out12_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out12_ap_vld,
        p_out13 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out13,
        p_out13_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out13_ap_vld,
        p_out14 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out14,
        p_out14_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out14_ap_vld,
        p_out15 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out15,
        p_out15_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out15_ap_vld,
        p_out16 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out16,
        p_out16_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out16_ap_vld,
        p_out17 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out17,
        p_out17_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out17_ap_vld,
        p_out18 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out18,
        p_out18_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out18_ap_vld,
        p_out19 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out19,
        p_out19_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out19_ap_vld,
        p_out20 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out20,
        p_out20_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out20_ap_vld,
        p_out21 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out21,
        p_out21_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out21_ap_vld,
        p_out22 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out22,
        p_out22_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out22_ap_vld,
        p_out23 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out23,
        p_out23_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out23_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489 : component crc24a_crc24a_Pipeline_VITIS_LOOP_45_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_ready,
        p_reload => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out,
        p_reload93 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out23,
        p_reload92 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out22,
        p_reload91 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out21,
        p_reload90 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out20,
        p_reload89 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out19,
        p_reload88 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out18,
        p_reload87 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out17,
        p_reload86 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out16,
        p_reload85 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out15,
        p_reload84 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out14,
        p_reload83 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out13,
        p_reload82 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out12,
        p_reload81 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out11,
        p_reload80 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out10,
        p_reload79 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out9,
        p_reload78 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out8,
        p_reload77 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out7,
        p_reload76 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out6,
        p_reload75 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out5,
        p_reload74 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out4,
        p_reload73 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out3,
        p_reload72 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out2,
        p_reload71 => grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_p_out1,
        bit_select_i_i_i1918_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1918_out,
        bit_select_i_i_i1897_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1897_out,
        bit_select_i_i_i1900_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1900_out,
        bit_select_i_i_i1903_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1903_out,
        bit_select_i_i_i1906_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1906_out,
        bit_select_i_i_i1909_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1909_out,
        bit_select_i_i_i1912_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1912_out,
        bit_select_i_i_i1915_reload => grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_bit_select_i_i_i1915_out,
        mux_case_3144916671847_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_3144916671847_out,
        mux_case_3144916671847_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_3144916671847_out_ap_vld,
        lhs_V_13_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_13_out,
        lhs_V_13_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_13_out_ap_vld,
        lhs_V_12_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_12_out,
        lhs_V_12_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_12_out_ap_vld,
        mux_case_2814731838_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2814731838_out,
        mux_case_2814731838_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2814731838_out_ap_vld,
        lhs_V_11_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_11_out,
        lhs_V_11_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_11_out_ap_vld,
        lhs_V_10_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_10_out,
        lhs_V_10_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_10_out_ap_vld,
        lhs_V_9_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_9_out,
        lhs_V_9_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_9_out_ap_vld,
        lhs_V_8_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_8_out,
        lhs_V_8_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_8_out_ap_vld,
        lhs_V_7_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_7_out,
        lhs_V_7_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_7_out_ap_vld,
        mux_case_2210831820_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2210831820_out,
        mux_case_2210831820_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2210831820_out_ap_vld,
        mux_case_219881817_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_219881817_out,
        mux_case_219881817_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_219881817_out_ap_vld,
        lhs_V_6_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_6_out,
        lhs_V_6_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_6_out_ap_vld,
        lhs_V_5_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_5_out,
        lhs_V_5_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_5_out_ap_vld,
        mux_case_188891808_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_188891808_out,
        mux_case_188891808_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_188891808_out_ap_vld,
        mux_case_177941805_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_177941805_out,
        mux_case_177941805_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_177941805_out_ap_vld,
        lhs_V_4_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_4_out,
        lhs_V_4_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_4_out_ap_vld,
        mux_case_157921799_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_157921799_out,
        mux_case_157921799_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_157921799_out_ap_vld,
        mux_case_146971796_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_146971796_out,
        mux_case_146971796_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_146971796_out_ap_vld,
        lhs_V_3_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_3_out,
        lhs_V_3_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_3_out_ap_vld,
        lhs_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_2_out,
        lhs_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_2_out_ap_vld,
        mux_case_115981787_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_115981787_out,
        mux_case_115981787_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_115981787_out_ap_vld,
        mux_case_105971784_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_105971784_out,
        mux_case_105971784_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_105971784_out_ap_vld,
        mux_case_95961781_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_95961781_out,
        mux_case_95961781_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_95961781_out_ap_vld,
        mux_case_85031778_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_85031778_out,
        mux_case_85031778_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_85031778_out_ap_vld,
        lhs_V_1_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_1_out,
        lhs_V_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_1_out_ap_vld,
        conv3_i_66041772_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_66041772_out,
        conv3_i_66041772_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_66041772_out_ap_vld,
        conv3_i_15631769_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15631769_out,
        conv3_i_15631769_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15631769_out_ap_vld,
        conv3_i_15491766_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15491766_out,
        conv3_i_15491766_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15491766_out_ap_vld,
        conv3_i_15351763_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15351763_out,
        conv3_i_15351763_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15351763_out_ap_vld,
        conv3_i_15211760_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15211760_out,
        conv3_i_15211760_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15211760_out_ap_vld,
        conv3_i_15071757_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15071757_out,
        conv3_i_15071757_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15071757_out_ap_vld,
        mux_case_01754_out => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_01754_out,
        mux_case_01754_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_01754_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557 : component crc24a_crc24a_Pipeline_VITIS_LOOP_57_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_ready,
        mux_case_01754_reload => mux_case_01754_loc_fu_168,
        conv3_i_15071757_reload => conv3_i_15071757_loc_fu_172,
        conv3_i_15211760_reload => conv3_i_15211760_loc_fu_176,
        conv3_i_15351763_reload => conv3_i_15351763_loc_fu_180,
        conv3_i_15491766_reload => conv3_i_15491766_loc_fu_184,
        conv3_i_15631769_reload => conv3_i_15631769_loc_fu_188,
        conv3_i_66041772_reload => conv3_i_66041772_loc_fu_192,
        lhs_V_1_reload => lhs_V_1_loc_fu_196,
        mux_case_85031778_reload => mux_case_85031778_loc_fu_200,
        mux_case_95961781_reload => mux_case_95961781_loc_fu_204,
        mux_case_105971784_reload => mux_case_105971784_loc_fu_208,
        mux_case_115981787_reload => mux_case_115981787_loc_fu_212,
        lhs_V_2_reload => lhs_V_2_loc_fu_216,
        lhs_V_3_reload => lhs_V_3_loc_fu_220,
        mux_case_146971796_reload => mux_case_146971796_loc_fu_224,
        mux_case_157921799_reload => mux_case_157921799_loc_fu_228,
        lhs_V_4_reload => lhs_V_4_loc_fu_232,
        mux_case_177941805_reload => mux_case_177941805_loc_fu_236,
        mux_case_188891808_reload => mux_case_188891808_loc_fu_240,
        lhs_V_5_reload => lhs_V_5_loc_fu_244,
        lhs_V_6_reload => lhs_V_6_loc_fu_248,
        mux_case_219881817_reload => mux_case_219881817_loc_fu_252,
        mux_case_2210831820_reload => mux_case_2210831820_loc_fu_256,
        lhs_V_7_reload => lhs_V_7_loc_fu_260,
        lhs_V_8_reload => lhs_V_8_loc_fu_264,
        lhs_V_9_reload => lhs_V_9_loc_fu_268,
        lhs_V_10_reload => lhs_V_10_loc_fu_272,
        lhs_V_11_reload => lhs_V_11_loc_fu_276,
        mux_case_2814731838_reload => mux_case_2814731838_loc_fu_280,
        lhs_V_12_reload => lhs_V_12_loc_fu_284,
        lhs_V_13_reload => lhs_V_13_loc_fu_288,
        mux_case_3144916671847_reload => mux_case_3144916671847_loc_fu_292,
        startIdx_out => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_startIdx_out,
        startIdx_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_startIdx_out_ap_vld,
        icmp_ln57_out => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_icmp_ln57_out,
        icmp_ln57_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_icmp_ln57_out_ap_vld,
        ap_return => grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_return);

    grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595 : component crc24a_crc24a_Pipeline_VITIS_LOOP_67_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_ready,
        trunc_ln3 => startIdx_loc_fu_164,
        icmp_ln57_lcssa => and_ln57_reg_1837,
        mux_case_01754_reload => mux_case_01754_loc_fu_168,
        conv3_i_15071757_reload => conv3_i_15071757_loc_fu_172,
        conv3_i_15211760_reload => conv3_i_15211760_loc_fu_176,
        conv3_i_15351763_reload => conv3_i_15351763_loc_fu_180,
        conv3_i_15491766_reload => conv3_i_15491766_loc_fu_184,
        conv3_i_15631769_reload => conv3_i_15631769_loc_fu_188,
        conv3_i_66041772_reload => conv3_i_66041772_loc_fu_192,
        lhs_V_1_reload => lhs_V_1_loc_fu_196,
        mux_case_85031778_reload => mux_case_85031778_loc_fu_200,
        mux_case_95961781_reload => mux_case_95961781_loc_fu_204,
        mux_case_105971784_reload => mux_case_105971784_loc_fu_208,
        mux_case_115981787_reload => mux_case_115981787_loc_fu_212,
        lhs_V_2_reload => lhs_V_2_loc_fu_216,
        lhs_V_3_reload => lhs_V_3_loc_fu_220,
        mux_case_146971796_reload => mux_case_146971796_loc_fu_224,
        mux_case_157921799_reload => mux_case_157921799_loc_fu_228,
        lhs_V_4_reload => lhs_V_4_loc_fu_232,
        mux_case_177941805_reload => mux_case_177941805_loc_fu_236,
        mux_case_188891808_reload => mux_case_188891808_loc_fu_240,
        lhs_V_5_reload => lhs_V_5_loc_fu_244,
        lhs_V_6_reload => lhs_V_6_loc_fu_248,
        mux_case_219881817_reload => mux_case_219881817_loc_fu_252,
        mux_case_2210831820_reload => mux_case_2210831820_loc_fu_256,
        lhs_V_7_reload => lhs_V_7_loc_fu_260,
        lhs_V_8_reload => lhs_V_8_loc_fu_264,
        lhs_V_9_reload => lhs_V_9_loc_fu_268,
        lhs_V_10_reload => lhs_V_10_loc_fu_272,
        lhs_V_11_reload => lhs_V_11_loc_fu_276,
        mux_case_2814731838_reload => mux_case_2814731838_loc_fu_280,
        lhs_V_12_reload => lhs_V_12_loc_fu_284,
        lhs_V_13_reload => lhs_V_13_loc_fu_288,
        mux_case_3144916671847_reload => mux_case_3144916671847_loc_fu_292,
        f_V_23_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_23_out,
        f_V_23_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_23_out_ap_vld,
        f_V_22_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_22_out,
        f_V_22_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_22_out_ap_vld,
        f_V_21_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_21_out,
        f_V_21_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_21_out_ap_vld,
        f_V_20_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_20_out,
        f_V_20_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_20_out_ap_vld,
        f_V_19_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_19_out,
        f_V_19_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_19_out_ap_vld,
        f_V_18_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_18_out,
        f_V_18_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_18_out_ap_vld,
        f_V_17_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_17_out,
        f_V_17_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_17_out_ap_vld,
        f_V_16_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_16_out,
        f_V_16_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_16_out_ap_vld,
        f_V_15_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_15_out,
        f_V_15_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_15_out_ap_vld,
        f_V_14_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_14_out,
        f_V_14_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_14_out_ap_vld,
        f_V_13_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_13_out,
        f_V_13_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_13_out_ap_vld,
        f_V_12_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_12_out,
        f_V_12_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_12_out_ap_vld,
        f_V_11_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_11_out,
        f_V_11_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_11_out_ap_vld,
        f_V_10_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_10_out,
        f_V_10_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_10_out_ap_vld,
        f_V_9_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_9_out,
        f_V_9_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_9_out_ap_vld,
        f_V_8_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_8_out,
        f_V_8_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_8_out_ap_vld,
        f_V_7_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_7_out,
        f_V_7_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_7_out_ap_vld,
        f_V_6_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_6_out,
        f_V_6_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_6_out_ap_vld,
        f_V_5_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_5_out,
        f_V_5_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_5_out_ap_vld,
        f_V_4_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_4_out,
        f_V_4_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_4_out_ap_vld,
        f_V_3_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_3_out,
        f_V_3_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_3_out_ap_vld,
        f_V_2_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_2_out,
        f_V_2_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_2_out_ap_vld,
        f_V_1_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_1_out,
        f_V_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_1_out_ap_vld,
        f_V_out => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_out,
        f_V_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657 : component crc24a_crc24a_Pipeline_VITIS_LOOP_78_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_ready,
        f_V_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_out,
        f_V_1_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_1_out,
        f_V_2_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_2_out,
        f_V_3_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_3_out,
        f_V_4_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_4_out,
        f_V_5_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_5_out,
        f_V_6_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_6_out,
        f_V_7_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_7_out,
        mj_V_1_out => grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_mj_V_1_out,
        mj_V_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_mj_V_1_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670 : component crc24a_crc24a_Pipeline_VITIS_LOOP_82_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_ready,
        f_V_8_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_8_out,
        f_V_9_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_9_out,
        f_V_10_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_10_out,
        f_V_11_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_11_out,
        f_V_12_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_12_out,
        f_V_13_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_13_out,
        f_V_14_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_14_out,
        f_V_15_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_15_out,
        lk_V_1_out => grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_lk_V_1_out,
        lk_V_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_lk_V_1_out_ap_vld);

    grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683 : component crc24a_crc24a_Pipeline_VITIS_LOOP_86_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start,
        ap_done => grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_done,
        ap_idle => grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_idle,
        ap_ready => grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_ready,
        f_V_16_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_16_out,
        f_V_17_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_17_out,
        f_V_18_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_18_out,
        f_V_19_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_19_out,
        f_V_20_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_20_out,
        f_V_21_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_21_out,
        f_V_22_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_22_out,
        f_V_23_reload => grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_f_V_23_out,
        bk_V_1_out => grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_bk_V_1_out,
        bk_V_1_out_ap_vld => grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_bk_V_1_out_ap_vld);

    regslice_both_a_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => a_TDATA,
        vld_in => a_TVALID,
        ack_in => regslice_both_a_U_ack_in,
        data_out => a_TDATA_int_regslice,
        vld_out => a_TVALID_int_regslice,
        ack_out => a_TREADY_int_regslice,
        apdone_blk => regslice_both_a_U_apdone_blk);

    regslice_both_c_U : component crc24a_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => c_TDATA_int_regslice,
        vld_in => c_TVALID_int_regslice,
        ack_in => c_TREADY_int_regslice,
        data_out => c_TDATA,
        vld_out => regslice_both_c_U_vld_out,
        ack_out => c_TREADY,
        apdone_blk => regslice_both_c_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_ready = ap_const_logic_1)) then 
                    grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                and_ln57_reg_1837 <= and_ln57_fu_959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15071757_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv3_i_15071757_loc_fu_172 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15071757_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15211760_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv3_i_15211760_loc_fu_176 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15211760_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15351763_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv3_i_15351763_loc_fu_180 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15351763_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15491766_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv3_i_15491766_loc_fu_184 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15491766_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15631769_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv3_i_15631769_loc_fu_188 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_15631769_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_66041772_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                conv3_i_66041772_loc_fu_192 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_conv3_i_66041772_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_icmp_ln57_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln57_loc_fu_160 <= grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_icmp_ln57_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                kk_V_reg_1631 <= a_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_10_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_10_loc_fu_272 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_10_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_11_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_11_loc_fu_276 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_11_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_12_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_12_loc_fu_284 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_12_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_13_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_13_loc_fu_288 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_13_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_1_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_1_loc_fu_196 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_2_loc_fu_216 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_3_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_3_loc_fu_220 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_3_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_4_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_4_loc_fu_232 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_4_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_5_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_5_loc_fu_244 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_5_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_6_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_6_loc_fu_248 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_6_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_7_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_7_loc_fu_260 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_7_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_8_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_8_loc_fu_264 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_8_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_9_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                lhs_V_9_loc_fu_268 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_lhs_V_9_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_01754_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_01754_loc_fu_168 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_01754_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_105971784_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_105971784_loc_fu_208 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_105971784_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_115981787_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_115981787_loc_fu_212 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_115981787_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_146971796_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_146971796_loc_fu_224 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_146971796_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_157921799_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_157921799_loc_fu_228 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_157921799_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_177941805_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_177941805_loc_fu_236 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_177941805_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_188891808_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_188891808_loc_fu_240 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_188891808_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_219881817_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_219881817_loc_fu_252 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_219881817_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2210831820_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_2210831820_loc_fu_256 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2210831820_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2814731838_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_2814731838_loc_fu_280 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_2814731838_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_3144916671847_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_3144916671847_loc_fu_292 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_3144916671847_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_85031778_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_85031778_loc_fu_200 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_85031778_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_95961781_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                mux_case_95961781_loc_fu_204 <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_mux_case_95961781_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_startIdx_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                startIdx_loc_fu_164 <= grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_startIdx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                targetBlock_reg_1829 <= grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, last_TREADY, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state6, grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_done, ap_block_state1_io, ap_CS_fsm_state4, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_block_state11_io, regslice_both_c_U_apdone_blk, ap_block_state2_on_subcall_done, ap_block_state10_on_subcall_done, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state11_io) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (c_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (c_TREADY_int_regslice = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if ((not(((c_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;

    a_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, a_TVALID_int_regslice)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            a_TDATA_blk_n <= a_TVALID_int_regslice;
        else 
            a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    a_TREADY <= regslice_both_a_U_ack_in;

    a_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, last_TREADY, ap_block_state1_io, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        if ((not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            a_TREADY_int_regslice <= ap_const_logic_1;
        else 
            a_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    and_ln57_fu_959_p2 <= (targetBlock_reg_1829 and icmp_ln57_loc_fu_160);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state11_blk_assign_proc : process(last_TREADY, ap_block_state11_io, c_TREADY_int_regslice)
    begin
        if (((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state11_io) or (c_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state12_blk_assign_proc : process(c_TREADY_int_regslice)
    begin
        if ((c_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(c_TREADY_int_regslice)
    begin
        if ((c_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(regslice_both_c_U_apdone_blk, c_TREADY_int_regslice)
    begin
        if (((c_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, last_TREADY, ap_block_state1_io, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        if (((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2_on_subcall_done, c_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state2_on_subcall_done) or (c_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_done)
    begin
        if ((grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, last_TREADY, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
                ap_block_state1 <= ((last_TREADY = ap_const_logic_0) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state10_on_subcall_done_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_done = ap_const_logic_0) or (grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_done = ap_const_logic_0) or (grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_done = ap_const_logic_0));
    end process;


    ap_block_state11_assign_proc : process(last_TREADY, c_TREADY_int_regslice)
    begin
                ap_block_state11 <= ((last_TREADY = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state11_io_assign_proc : process(last_TREADY, c_TREADY_int_regslice)
    begin
                ap_block_state11_io <= ((last_TREADY = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state14_assign_proc : process(regslice_both_c_U_apdone_blk, c_TREADY_int_regslice)
    begin
                ap_block_state14 <= ((c_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_c_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call101_assign_proc : process(ap_start, last_TREADY, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
                ap_block_state1_ignore_call101 <= ((last_TREADY = ap_const_logic_0) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call111_assign_proc : process(ap_start, last_TREADY, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
                ap_block_state1_ignore_call111 <= ((last_TREADY = ap_const_logic_0) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state1_io_assign_proc : process(last_TREADY, c_TREADY_int_regslice)
    begin
                ap_block_state1_io <= ((last_TREADY = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state2_on_subcall_done_assign_proc : process(grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_done, grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_done = ap_const_logic_0) or (grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state14, regslice_both_c_U_apdone_blk, c_TREADY_int_regslice)
    begin
        if ((not(((c_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14, regslice_both_c_U_apdone_blk, c_TREADY_int_regslice)
    begin
        if ((not(((c_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_c_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    c_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, c_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            c_TDATA_blk_n <= c_TREADY_int_regslice;
        else 
            c_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    c_TDATA_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, last_TREADY, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_mj_V_1_out, grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_lk_V_1_out, grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_bk_V_1_out, a_TDATA_int_regslice, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (c_TREADY_int_regslice = ap_const_logic_1))) then 
            c_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_bk_V_1_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (c_TREADY_int_regslice = ap_const_logic_1))) then 
            c_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_lk_V_1_out;
        elsif ((not(((last_TREADY = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            c_TDATA_int_regslice <= grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_mj_V_1_out;
        elsif ((not(((last_TREADY = ap_const_logic_0) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            c_TDATA_int_regslice <= a_TDATA_int_regslice;
        else 
            c_TDATA_int_regslice <= "XXXXXXXX";
        end if; 
    end process;

    c_TVALID <= regslice_both_c_U_vld_out;

    c_TVALID_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_state1, last_TREADY, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_block_state1_io, ap_block_state11_io, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state13) and (c_TREADY_int_regslice = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (c_TREADY_int_regslice = ap_const_logic_1)) or (not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state11_io) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            c_TVALID_int_regslice <= ap_const_logic_1;
        else 
            c_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_18_1_fu_447_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_38_2_fu_461_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_45_3_fu_489_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_57_5_fu_557_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_67_6_fu_595_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_78_7_fu_657_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_82_8_fu_670_ap_start_reg;
    grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start <= grp_crc24a_Pipeline_VITIS_LOOP_86_9_fu_683_ap_start_reg;

    last_TDATA_assign_proc : process(ap_start, ap_CS_fsm_state1, last_TREADY, ap_CS_fsm_state11, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        if ((not(((last_TREADY = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            last_TDATA <= ap_const_lv8_0;
        elsif ((not(((last_TREADY = ap_const_logic_0) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            last_TDATA <= ap_const_lv8_1;
        else 
            last_TDATA <= "XXXXXXXX";
        end if; 
    end process;


    last_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_state1, last_TREADY, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            last_TDATA_blk_n <= last_TREADY;
        else 
            last_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    last_TVALID_assign_proc : process(ap_start, ap_CS_fsm_state1, last_TREADY, ap_CS_fsm_state11, ap_block_state1_io, ap_block_state11_io, a_TVALID_int_regslice, c_TREADY_int_regslice)
    begin
        if (((not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state11_io) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or (not(((last_TREADY = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_const_logic_0 = a_TVALID_int_regslice) or (ap_start = ap_const_logic_0) or (c_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            last_TVALID <= ap_const_logic_1;
        else 
            last_TVALID <= ap_const_logic_0;
        end if; 
    end process;

end behav;
