
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Aug 21 20:12:05 2025
| Design       : hdmi_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                                                                                                                      
*********************************************************************************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                                            Clock   Non-clock                                                                                                                        
 Clock                                                                                                                       Period       Waveform            Type          Loads       Loads  Sources                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                                                                                            1000.0000    {0.0000 500.0000}   Declared        110          37  {sys_clk}                                                                                                             
 PLL|u_pll/u_gpll/CLKOUT0                                                                                                    1000.0000    {0.0000 500.0000}   Declared        104          24  {u_pll/u_gpll/gpll_inst/CLKOUT0}                                                                                      
 PLL_2|pll_inst/u_gpll/CLKOUT1                                                                                               1000.0000    {0.0000 500.0000}   Declared         59           1  {pll_inst/u_gpll/gpll_inst/CLKOUT1}                                                                                   
 PLL_2|pll_inst/u_gpll/CLKOUT2                                                                                               1000.0000    {0.0000 500.0000}   Declared          0           0  {pll_inst/u_gpll/gpll_inst/CLKOUT2}                                                                                   
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         35           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY    1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/ppll_inst/CLKOUTPHY}         
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT  1000.0000    {0.0000 500.0000}   Declared         84           0  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT} 
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0                                    1000.0000    {0.0000 500.0000}   Declared        102          19  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0}                                         
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0                                   1000.0000    {0.0000 500.0000}   Declared       2993         209  {ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0}                                          
 PLL_2|pll_inst/u_gpll/CLKOUT0                                                                                               1000.0000    {0.0000 500.0000}   Declared        315         117  {pll_inst/u_gpll/gpll_inst/CLKOUT0}                                                                                   
=====================================================================================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hdmi_top|sys_clk                          
 Inferred_clock_group_1        asynchronous               PLL|u_pll/u_gpll/CLKOUT0                  
 Inferred_clock_group_2        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT1             
 Inferred_clock_group_3        asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT2             
 Inferred_clock_group_4        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_5        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_6        asynchronous               ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
 Inferred_clock_group_7        asynchronous               ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
 Inferred_clock_group_8        asynchronous               ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_9        asynchronous               ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
 Inferred_clock_group_10       asynchronous               PLL_2|pll_inst/u_gpll/CLKOUT0             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk            1.0000 MHz    275.0275 MHz      1000.0000         3.6360        996.364
 PLL|u_pll/u_gpll/CLKOUT0
                             1.0000 MHz    271.6653 MHz      1000.0000         3.6810        996.319
 PLL_2|pll_inst/u_gpll/CLKOUT1
                             1.0000 MHz    421.5852 MHz      1000.0000         2.3720        997.628
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    358.2945 MHz      1000.0000         2.7910        997.209
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                             1.0000 MHz    154.8227 MHz      1000.0000         6.4590        993.541
 PLL_2|pll_inst/u_gpll/CLKOUT0
                             1.0000 MHz    137.0051 MHz      1000.0000         7.2990        992.701
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           996.364       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   996.319       0.000              0            530
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   997.628       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.209       0.000              0            426
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   993.541       0.000              0          12394
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   992.701       0.000              0           1152
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.238       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.158       0.000              0            530
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.354       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.257       0.000              0            426
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.135       0.000              0          12394
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.273       0.000              0           1152
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           998.119       0.000              0            109
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.880       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   997.928       0.000              0            100
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   996.478       0.000              0           2832
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   995.805       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.351       0.000              0            109
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.128       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.337       0.000              0            100
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.338       0.000              0           2832
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.716       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0            110
 PLL|u_pll/u_gpll/CLKOUT0                          499.040       0.000              0            104
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            101
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.040       0.000              0           2992
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.040       0.000              0            315
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           997.851       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   997.802       0.000              0            530
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                   998.488       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.316       0.000              0            426
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   996.067       0.000              0          12394
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   995.463       0.000              0           1152
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.161       0.000              0            650
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.117       0.000              0            530
 PLL_2|pll_inst/u_gpll/CLKOUT1
                        PLL_2|pll_inst/u_gpll/CLKOUT1
                                                     0.251       0.000              0            153
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.169       0.000              0            426
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.101       0.000              0          12394
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.251       0.000              0           1152
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk           998.878       0.000              0            109
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                   998.713       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   998.718       0.000              0            100
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   997.681       0.000              0           2832
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                   997.411       0.000              0             27
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk       hdmi_top|sys_clk             0.247       0.000              0            109
 PLL|u_pll/u_gpll/CLKOUT0
                        PLL|u_pll/u_gpll/CLKOUT0
                                                     0.127       0.000              0              3
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                     0.227       0.000              0            100
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                        ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                     0.230       0.000              0           2832
 PLL_2|pll_inst/u_gpll/CLKOUT0
                        PLL_2|pll_inst/u_gpll/CLKOUT0
                                                     0.586       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hdmi_top|sys_clk                                  499.800       0.000              0            110
 PLL|u_pll/u_gpll/CLKOUT0                          499.430       0.000              0            104
 PLL_2|pll_inst/u_gpll/CLKOUT1                     499.800       0.000              0             59
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             35
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   497.850       0.000              0             35
 ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY
                                                   499.535       0.000              0             84
 ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT
                                                   498.400       0.000              0             84
 ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
                                                   499.800       0.000              0            101
 ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
                                                   499.430       0.000              0           2992
 PLL_2|pll_inst/u_gpll/CLKOUT0                     499.430       0.000              0            315
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.288
  Launch Clock Delay      :  3.839
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.465       3.839         ntR2503          
 CLMS_327_37/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK

 CLMS_327_37/Q3                    tco                   0.203       4.042 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.522       4.564         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_333_49/Y1                    td                    0.229       4.793 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.395       5.188         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572
 CLMA_339_42/Y0                    td                    0.074       5.262 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.270       5.532         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_339_49/Y3                    td                    0.108       5.640 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.439       6.079         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_327_43/CR1                   td                    0.211       6.290 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=19)       0.811       7.101         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311
 CLMA_333_48/COUT                  td                    0.141       7.242 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/COUT
                                   net (fanout=1)        0.000       7.242         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10537
 CLMA_333_54/CIN                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   7.242         Logic Levels: 5  
                                                                                   Logic: 0.966ns(28.387%), Route: 2.437ns(71.613%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.393    1003.288         ntR2503          
 CLMA_333_54/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.479    1003.767                          
 clock uncertainty                                      -0.050    1003.717                          

 Setup time                                             -0.111    1003.606                          

 Data required time                                               1003.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.606                          
 Data arrival time                                                   7.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.364                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/I0
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.839
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.465       3.839         ntR2503          
 CLMS_327_37/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK

 CLMS_327_37/Q3                    tco                   0.203       4.042 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.522       4.564         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_333_49/Y1                    td                    0.229       4.793 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.395       5.188         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572
 CLMA_339_42/Y0                    td                    0.074       5.262 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.270       5.532         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_339_49/Y3                    td                    0.108       5.640 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.439       6.079         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_327_43/CR1                   td                    0.211       6.290 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=19)       0.376       6.666         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311
 CLMA_327_42/Y2                    td                    0.108       6.774 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.247       7.021         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12958
 CLMS_327_43/B0                                                            r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/I0

 Data arrival time                                                   7.021         Logic Levels: 5  
                                                                                   Logic: 0.933ns(29.321%), Route: 2.249ns(70.679%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.394    1003.289         ntR2503          
 CLMS_327_43/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.520    1003.809                          
 clock uncertainty                                      -0.050    1003.759                          

 Setup time                                             -0.267    1003.492                          

 Data required time                                               1003.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.492                          
 Data arrival time                                                   7.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.471                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.839
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.465       3.839         ntR2503          
 CLMS_327_37/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK

 CLMS_327_37/Q3                    tco                   0.203       4.042 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.522       4.564         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_333_49/Y1                    td                    0.229       4.793 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.395       5.188         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572
 CLMA_339_42/Y0                    td                    0.074       5.262 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.270       5.532         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_339_49/Y3                    td                    0.108       5.640 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.439       6.079         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_327_43/CR1                   td                    0.211       6.290 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=19)       0.811       7.101         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311
 CLMA_333_48/D4                                                            r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/I4

 Data arrival time                                                   7.101         Logic Levels: 4  
                                                                                   Logic: 0.825ns(25.291%), Route: 2.437ns(74.709%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.394    1003.289         ntR2503          
 CLMA_333_48/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/CLK
 clock pessimism                                         0.479    1003.768                          
 clock uncertainty                                      -0.050    1003.718                          

 Setup time                                             -0.133    1003.585                          

 Data required time                                               1003.585                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.585                          
 Data arrival time                                                   7.101                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.484                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.841
  Launch Clock Delay      :  3.292
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.397       3.292         ntR2503          
 CLMS_351_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_351_49/Q3                    tco                   0.158       3.450 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.089       3.539         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [4]
 CLMA_351_48/C5                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.539         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.467       3.841         ntR2503          
 CLMA_351_48/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.520       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.020       3.301                          

 Data required time                                                  3.301                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.301                          
 Data arrival time                                                   3.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  3.288
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.393       3.288         ntR2503          
 CLMA_345_66/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/CLK

 CLMA_345_66/Q1                    tco                   0.158       3.446 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.087       3.533         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff
 CLMA_345_66/A4                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   3.533         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.463       3.837         ntR2503          
 CLMA_345_66/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.548       3.289                          
 clock uncertainty                                       0.000       3.289                          

 Hold time                                              -0.030       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0]/opit_0_inv/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_inv_AQ_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.837
  Launch Clock Delay      :  3.288
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.393       3.288         ntR2503          
 CLMS_351_73/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0]/opit_0_inv/CLK

 CLMS_351_73/CR0                   tco                   0.173       3.461 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0]/opit_0_inv/Q
                                   net (fanout=35)       0.091       3.552         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [0]
 CLMA_351_72/C4                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_inv_AQ_perm/I4

 Data arrival time                                                   3.552         Logic Levels: 0  
                                                                                   Logic: 0.173ns(65.530%), Route: 0.091ns(34.470%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.463       3.837         ntR2503          
 CLMA_351_72/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.520       3.317                          
 clock uncertainty                                       0.000       3.317                          

 Hold time                                              -0.040       3.277                          

 Data required time                                                  3.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.277                          
 Data arrival time                                                   3.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.469       2.638         ntR2500          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm/CLK

 CLMA_33_696/CR1                   tco                   0.251       2.889 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=8)        0.444       3.333         ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [2]
 CLMA_21_685/Y2                    td                    0.108       3.441 r       ms7210_ctrl_iic_top_inst/iic_dri/N120_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.873       4.314         ms7210_ctrl_iic_top_inst/iic_dri/_N13490
 CLMA_27_702/Y3                    td                    0.108       4.422 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.245       4.667         ms7210_ctrl_iic_top_inst/iic_dri/_N19087
 CLMS_27_703/Y1                    td                    0.074       4.741 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm/L6
                                   net (fanout=1)        0.269       5.010         ms7210_ctrl_iic_top_inst/iic_dri/_N54040
 CLMA_27_696/Y0                    td                    0.074       5.084 r       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.244       5.328         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMS_27_697/Y0                    td                    0.074       5.402 r       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.421       5.823         ms7210_ctrl_iic_top_inst/iic_dri/_N53692
 IOLHR_16_690/TX_DATA[0]                                                   r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   5.823         Logic Levels: 5  
                                                                                   Logic: 0.689ns(21.633%), Route: 2.496ns(78.367%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.672    1002.523         ntR2500          
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.318    1002.841                          
 clock uncertainty                                      -0.150    1002.691                          

 Setup time                                             -0.549    1002.142                          

 Data required time                                               1002.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.142                          
 Data arrival time                                                   5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.319                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.243
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.463       2.632         ntR2500          
 CLMS_51_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMS_51_715/Q2                    tco                   0.203       2.835 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.520       3.355         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19]
 CLMA_51_696/Y1                    td                    0.224       3.579 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       3.698         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53973
 CLMA_51_696/CR0                   td                    0.290       3.988 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.270       4.258         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53982
 CLMA_51_690/Y2                    td                    0.074       4.332 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.423       4.755         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_45_696/CR0                   td                    0.224       4.979 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.521       5.500         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMS_51_691/RSCO                  td                    0.098       5.598 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.598         ntR1135          
 CLMS_51_697/RSCO                  td                    0.075       5.673 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.673         ntR1134          
 CLMS_51_703/RSCO                  td                    0.075       5.748 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.748         ntR1133          
 CLMS_51_709/RSCO                  td                    0.075       5.823 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.823         ntR1132          
 CLMS_51_715/RSCO                  td                    0.075       5.898 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       5.898         ntR1131          
 CLMS_51_721/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.898         Logic Levels: 9  
                                                                                   Logic: 1.413ns(43.264%), Route: 1.853ns(56.736%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.392    1002.243         ntR2500          
 CLMS_51_721/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.359    1002.602                          
 clock uncertainty                                      -0.150    1002.452                          

 Setup time                                             -0.224    1002.228                          

 Data required time                                               1002.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.228                          
 Data arrival time                                                   5.898                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.330                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.244
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.463       2.632         ntR2500          
 CLMS_51_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMS_51_715/Q2                    tco                   0.203       2.835 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.520       3.355         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19]
 CLMA_51_696/Y1                    td                    0.224       3.579 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.119       3.698         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53973
 CLMA_51_696/CR0                   td                    0.290       3.988 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.270       4.258         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53982
 CLMA_51_690/Y2                    td                    0.074       4.332 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.423       4.755         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_45_696/CR0                   td                    0.224       4.979 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.521       5.500         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMS_51_691/RSCO                  td                    0.098       5.598 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.598         ntR1135          
 CLMS_51_697/RSCO                  td                    0.075       5.673 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.673         ntR1134          
 CLMS_51_703/RSCO                  td                    0.075       5.748 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.748         ntR1133          
 CLMS_51_709/RSCO                  td                    0.075       5.823 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.823         ntR1132          
 CLMS_51_715/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.823         Logic Levels: 8  
                                                                                   Logic: 1.338ns(41.930%), Route: 1.853ns(58.070%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.393    1002.244         ntR2500          
 CLMS_51_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.388    1002.632                          
 clock uncertainty                                      -0.150    1002.482                          

 Setup time                                             -0.224    1002.258                          

 Data required time                                               1002.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.258                          
 Data arrival time                                                   5.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.435                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.400       2.251         ntR2500          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK

 CLMA_27_696/Q0                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/Q
                                   net (fanout=1)        0.072       2.481         ms7210_ctrl_iic_top_inst/rstn_temp1
 CLMS_27_697/M3                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D

 Data arrival time                                                   2.481         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.470       2.639         ntR2500          
 CLMS_27_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
 clock pessimism                                        -0.359       2.280                          
 clock uncertainty                                       0.000       2.280                          

 Hold time                                               0.043       2.323                          

 Data required time                                                  2.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.323                          
 Data arrival time                                                   2.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.399       2.250         ntR2500          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_702/Q0                    tco                   0.158       2.408 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.327       2.735         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.735         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.577%), Route: 0.327ns(67.423%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.744       2.913         ntR2500          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.318       2.595                          
 clock uncertainty                                       0.000       2.595                          

 Hold time                                              -0.037       2.558                          

 Data required time                                                  2.558                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.558                          
 Data arrival time                                                   2.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.636
  Launch Clock Delay      :  2.248
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.397       2.248         ntR2500          
 CLMA_45_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl/CLK

 CLMA_45_696/CR2                   tco                   0.173       2.421 f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.072       2.493         ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [2]
 CLMA_45_696/M3                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/D

 Data arrival time                                                   2.493         Logic Levels: 0  
                                                                                   Logic: 0.173ns(70.612%), Route: 0.072ns(29.388%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.467       2.636         ntR2500          
 CLMA_45_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.387       2.249                          
 clock uncertainty                                       0.000       2.249                          

 Hold time                                               0.043       2.292                          

 Data required time                                                  2.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.292                          
 Data arrival time                                                   2.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.218
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.435       2.604         ntR2497          
 CLMS_207_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMS_207_721/CR0                  tco                   0.249       2.853 r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.627       3.480         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMA_243_726/Y0                   td                    0.108       3.588 r       sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.390       3.978         sd_ctrl_inst/sd_read_inst/_N54409
 CLMA_243_720/Y1                   td                    0.096       4.074 r       sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm/L6
                                   net (fanout=1)        0.421       4.495         sd_ctrl_inst/sd_read_inst/N409
 CLMA_231_715/B4                                                           r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.495         Logic Levels: 2  
                                                                                   Logic: 0.453ns(23.956%), Route: 1.438ns(76.044%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143    1001.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.367    1002.218         ntR2496          
 CLMA_231_715/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.189    1002.407                          
 clock uncertainty                                      -0.150    1002.257                          

 Setup time                                             -0.134    1002.123                          

 Data required time                                               1002.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.123                          
 Data arrival time                                                   4.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.628                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I2
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.215
  Launch Clock Delay      :  2.604
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.435       2.604         ntR2497          
 CLMS_207_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK

 CLMS_207_721/CR1                  tco                   0.251       2.855 r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.574       3.429         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1]
 CLMS_207_721/Y1                   td                    0.179       3.608 r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.280       3.888         sd_ctrl_inst/sd_init_inst/_N54311
 CLMA_219_721/Y2                   td                    0.074       3.962 r       sd_ctrl_inst/sd_init_inst/N289_12/gateop_perm/L6
                                   net (fanout=2)        0.246       4.208         sd_ctrl_inst/sd_init_inst/N289
 CLMA_219_720/A2                                                           r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I2

 Data arrival time                                                   4.208         Logic Levels: 2  
                                                                                   Logic: 0.504ns(31.421%), Route: 1.100ns(68.579%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143    1001.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.364    1002.215         ntR2496          
 CLMA_219_720/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.189    1002.404                          
 clock uncertainty                                      -0.150    1002.254                          

 Setup time                                             -0.222    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.824                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.219
  Launch Clock Delay      :  2.603
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.434       2.603         ntR2496          
 CLMA_219_720/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK

 CLMA_219_720/Q0                   tco                   0.203       2.806 r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.136       2.942         sd_ctrl_inst/sd_init_inst/ack_en
 CLMA_219_720/CR0                  td                    0.220       3.162 r       CLKROUTE_52/CR   
                                   net (fanout=7)        0.122       3.284         ntR2367          
 CLMA_219_721/Y3                   td                    0.207       3.491 r       sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm/L6
                                   net (fanout=16)       0.510       4.001         sd_ctrl_inst/sd_init_inst/N435
 CLMS_207_703/CE                                                           r       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CE

 Data arrival time                                                   4.001         Logic Levels: 2  
                                                                                   Logic: 0.630ns(45.064%), Route: 0.768ns(54.936%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948    1000.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143    1001.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.606         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.368    1002.219         ntR2497          
 CLMS_207_703/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CLK
 clock pessimism                                         0.189    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Setup time                                             -0.226    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   4.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.031                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.597
  Launch Clock Delay      :  2.209
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143       1.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.358       2.209         ntR2496          
 CLMA_291_780/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm/CLK

 CLMA_291_780/CR0                  tco                   0.173       2.382 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.144       2.526         sd_ctrl_inst/sd_read_inst/rd_data_reg [10]
 CLMA_291_780/B3                                                           f       sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   2.526         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.574%), Route: 0.144ns(45.426%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.428       2.597         ntR2496          
 CLMA_291_780/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.210                          
 clock uncertainty                                       0.000       2.210                          

 Hold time                                              -0.038       2.172                          

 Data required time                                                  2.172                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.172                          
 Data arrival time                                                   2.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.354                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/D
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.217
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143       1.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.366       2.217         ntR2496          
 CLMA_219_708/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl/CLK

 CLMA_219_708/CR0                  tco                   0.173       2.390 f       sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl/CR0
                                   net (fanout=1)        0.336       2.726         sd_ctrl_inst/sd_init_inst/ack_data [27]
 CLMS_207_703/M0                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/D

 Data arrival time                                                   2.726         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.988%), Route: 0.336ns(66.012%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.438       2.607         ntR2497          
 CLMS_207_703/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CLK
 clock pessimism                                        -0.189       2.418                          
 clock uncertainty                                       0.000       2.418                          

 Hold time                                              -0.049       2.369                          

 Data required time                                                  2.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.369                          
 Data arrival time                                                   2.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/byte_head[13]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/byte_head[14]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.606
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.387

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.948       0.948         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.143       1.091 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.606         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.367       2.218         ntR2496          
 CLMA_249_732/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[13]/opit_0_L6QL5Q_perm/CLK

 CLMA_249_732/CR1                  tco                   0.174       2.392 f       sd_ctrl_inst/sd_read_inst/byte_head[13]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.145       2.537         sd_ctrl_inst/sd_read_inst/byte_head [13]
 CLMA_249_732/C3                                                           f       sd_ctrl_inst/sd_read_inst/byte_head[14]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   2.537         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.545%), Route: 0.145ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        1.112       1.112         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.168       1.280 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.882         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.437       2.606         ntR2496          
 CLMA_249_732/CLK                                                          r       sd_ctrl_inst/sd_read_inst/byte_head[14]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.387       2.219                          
 clock uncertainty                                       0.000       2.219                          

 Hold time                                              -0.041       2.178                          

 Data required time                                                  2.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.178                          
 Data arrival time                                                   2.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.936
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.459       2.269         ntR2498          
 CLMS_327_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_327_523/CR3                  tco                   0.248       2.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.391       2.908         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10]
 CLMA_333_523/Y0                   td                    0.229       3.137 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=2)        0.368       3.505         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152
 CLMA_333_535/Y1                   td                    0.108       3.613 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.399       4.012         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_333_517/Y0                   td                    0.108       4.120 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.537       4.657         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_327_535/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   4.657         Logic Levels: 3  
                                                                                   Logic: 0.693ns(29.020%), Route: 1.695ns(70.980%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.391    1001.936         ntR2498          
 CLMS_327_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.306    1002.242                          
 clock uncertainty                                      -0.150    1002.092                          

 Setup time                                             -0.226    1001.866                          

 Data required time                                               1001.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.866                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.209                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.936
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.459       2.269         ntR2498          
 CLMS_327_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_327_523/CR3                  tco                   0.248       2.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.391       2.908         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10]
 CLMA_333_523/Y0                   td                    0.229       3.137 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=2)        0.368       3.505         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152
 CLMA_333_535/Y1                   td                    0.108       3.613 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.399       4.012         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_333_517/Y0                   td                    0.108       4.120 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.537       4.657         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_327_535/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   4.657         Logic Levels: 3  
                                                                                   Logic: 0.693ns(29.020%), Route: 1.695ns(70.980%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.391    1001.936         ntR2498          
 CLMS_327_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.306    1002.242                          
 clock uncertainty                                      -0.150    1002.092                          

 Setup time                                             -0.226    1001.866                          

 Data required time                                               1001.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.866                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.209                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.936
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.459       2.269         ntR2498          
 CLMS_327_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_327_523/CR3                  tco                   0.248       2.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.391       2.908         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10]
 CLMA_333_523/Y0                   td                    0.229       3.137 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=2)        0.368       3.505         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152
 CLMA_333_535/Y1                   td                    0.108       3.613 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.399       4.012         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_333_517/Y0                   td                    0.108       4.120 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.537       4.657         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_327_535/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   4.657         Logic Levels: 3  
                                                                                   Logic: 0.693ns(29.020%), Route: 1.695ns(70.980%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.391    1001.936         ntR2498          
 CLMS_327_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.306    1002.242                          
 clock uncertainty                                      -0.150    1002.092                          

 Setup time                                             -0.226    1001.866                          

 Data required time                                               1001.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.866                          
 Data arrival time                                                   4.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.209                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.273
  Launch Clock Delay      :  1.938
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.393       1.938         ntR2498          
 CLMA_357_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm/CLK

 CLMA_357_517/Q0                   tco                   0.158       2.096 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.090       2.186         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [6]
 CLMA_357_516/B3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   2.186         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.710%), Route: 0.090ns(36.290%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.463       2.273         ntR2498          
 CLMA_357_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.306       1.967                          
 clock uncertainty                                       0.000       1.967                          

 Hold time                                              -0.038       1.929                          

 Data required time                                                  1.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.929                          
 Data arrival time                                                   2.186                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.271
  Launch Clock Delay      :  1.936
  Clock Pessimism Removal :  -0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.391       1.936         ntR2498          
 CLMS_345_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_345_517/Q3                   tco                   0.158       2.094 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.089       2.183         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [1]
 CLMA_345_516/A3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.183         Logic Levels: 0  
                                                                                   Logic: 0.158ns(63.968%), Route: 0.089ns(36.032%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.461       2.271         ntR2498          
 CLMA_345_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.306       1.965                          
 clock uncertainty                                       0.000       1.965                          

 Hold time                                              -0.047       1.918                          

 Data required time                                                  1.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.918                          
 Data arrival time                                                   2.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.267
  Launch Clock Delay      :  1.930
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.385       1.930         ntR2498          
 CLMS_351_475/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/CLK

 CLMS_351_475/Q1                   tco                   0.158       2.088 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.166       2.254         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt [6]
 CLMA_357_481/B5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/I5

 Data arrival time                                                   2.254         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.457       2.267         ntR2498          
 CLMA_357_481/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_state_reg[8]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                        -0.265       2.002                          
 clock uncertainty                                       0.000       2.002                          

 Hold time                                              -0.015       1.987                          

 Data required time                                                  1.987                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.987                          
 Data arrival time                                                   2.254                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.207
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.453       2.632         ntR2507          
 CLMA_315_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_708/Q0                   tco                   0.203       2.835 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=214)      1.356       4.191         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_303_612/Y1                   td                    0.096       4.287 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.270       4.557         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_303_606/Y2                   td                    0.074       4.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.239       4.870         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458
 CLMA_303_606/Y1                   td                    0.108       4.978 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.487       5.465         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_303_612/Y2                   td                    0.096       5.561 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=18)       0.620       6.181         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_291_630/CR2                  td                    0.220       6.401 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.269       6.670         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53629_2
 CLMA_291_624/CR0                  td                    0.278       6.948 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.703       7.651         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_291_607/Y2                   td                    0.074       7.725 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.270       7.995         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_291_613/Y2                   td                    0.096       8.091 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.520       8.611         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16319
 CLMS_291_607/D3                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   8.611         Logic Levels: 8  
                                                                                   Logic: 1.245ns(20.823%), Route: 4.734ns(79.177%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.397     997.793         ntR2506          
 CLMS_291_607/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.447                          
 clock uncertainty                                      -0.150    1002.297                          

 Setup time                                             -0.145    1002.152                          

 Data required time                                               1002.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.152                          
 Data arrival time                                                   8.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.541                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.207
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.453       2.632         ntR2507          
 CLMA_315_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_708/Q0                   tco                   0.203       2.835 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=214)      1.356       4.191         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_303_612/Y1                   td                    0.096       4.287 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.270       4.557         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_303_606/Y2                   td                    0.074       4.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.239       4.870         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458
 CLMA_303_606/Y1                   td                    0.108       4.978 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.487       5.465         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_303_612/Y2                   td                    0.096       5.561 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=18)       0.620       6.181         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_291_630/CR2                  td                    0.220       6.401 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.269       6.670         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53629_2
 CLMA_291_624/CR0                  td                    0.278       6.948 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.703       7.651         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_291_607/Y2                   td                    0.074       7.725 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.391       8.116         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_285_607/Y1                   td                    0.224       8.340 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.269       8.609         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16320
 CLMA_291_606/B5                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   8.609         Logic Levels: 8  
                                                                                   Logic: 1.373ns(22.971%), Route: 4.604ns(77.029%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.397     997.793         ntR2506          
 CLMA_291_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.654    1002.447                          
 clock uncertainty                                      -0.150    1002.297                          

 Setup time                                             -0.113    1002.184                          

 Data required time                                               1002.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.184                          
 Data arrival time                                                   8.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.575                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.207
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  4.783

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.453       2.632         ntR2507          
 CLMA_315_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_708/Q0                   tco                   0.203       2.835 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=214)      1.356       4.191         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_303_612/Y1                   td                    0.096       4.287 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.270       4.557         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_303_606/Y2                   td                    0.074       4.631 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.239       4.870         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458
 CLMA_303_606/Y1                   td                    0.108       4.978 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.487       5.465         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_303_612/Y2                   td                    0.096       5.561 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=18)       0.253       5.814         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_303_624/CR2                  td                    0.296       6.110 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.238       6.348         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53567_2
 CLMA_303_624/CR0                  td                    0.290       6.638 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.251       6.889         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_303_613/Y2                   td                    0.229       7.118 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.877       7.995         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_309_612/Y2                   td                    0.108       8.103 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.393       8.496         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16307
 CLMA_303_613/D3                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   8.496         Logic Levels: 8  
                                                                                   Logic: 1.500ns(25.580%), Route: 4.364ns(74.420%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.397     997.793         ntR2507          
 CLMA_303_613/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.783    1002.576                          
 clock uncertainty                                      -0.150    1002.426                          

 Setup time                                             -0.145    1002.281                          

 Data required time                                               1002.281                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.281                          
 Data arrival time                                                   8.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.785                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q/WADDR[3]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.629
  Launch Clock Delay      :  -2.223
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.381      -2.223         ntR2507          
 CLMS_291_697/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMS_291_697/Q0                   tco                   0.158      -2.065 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.233      -1.832         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/ips_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [3]
 CLMS_285_697/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q/WADDR[3]

 Data arrival time                                                  -1.832         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.409%), Route: 0.233ns(59.591%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.450       2.629         ntR2507          
 CLMS_285_697/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_wdatapath/data_out[1]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.824      -2.195                          
 clock uncertainty                                       0.000      -2.195                          

 Hold time                                               0.228      -1.967                          

 Data required time                                                 -1.967                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.967                          
 Data arrival time                                                  -1.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.135                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[0]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  -2.213
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.391      -2.213         ntR2506          
 CLMA_291_570/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_570/Q1                   tco                   0.158      -2.055 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=9)        0.236      -1.819         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_285_571/D0                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[0]

 Data arrival time                                                  -1.819         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.102%), Route: 0.236ns(59.898%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.460       2.639         ntR2506          
 CLMS_285_571/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.824      -2.185                          
 clock uncertainty                                       0.000      -2.185                          

 Hold time                                               0.228      -1.957                          

 Data required time                                                 -1.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.957                          
 Data arrival time                                                  -1.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[4]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  -2.213
  Clock Pessimism Removal :  -4.824

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.391      -2.213         ntR2506          
 CLMS_285_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMS_285_577/Q0                   tco                   0.158      -2.055 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.236      -1.819         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_285_571/D4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[4]

 Data arrival time                                                  -1.819         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.102%), Route: 0.236ns(59.898%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.460       2.639         ntR2506          
 CLMS_285_571/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.824      -2.185                          
 clock uncertainty                                       0.000      -2.185                          

 Hold time                                               0.228      -1.957                          

 Data required time                                                 -1.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.957                          
 Data arrival time                                                  -1.819                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.775  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.221
  Launch Clock Delay      :  3.247
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.596       2.765         ntR2457          
 CLMA_219_666/CR0                  td                    0.220       2.985 r       CLKROUTE_141/CR  
                                   net (fanout=4)        0.262       3.247         ntR2460          
 CLMA_225_666/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK

 CLMA_225_666/Q3                   tco                   0.203       3.450 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.280       3.730         data_rd_ctrl_inst/cnt_wait [12]
 CLMA_219_673/Y0                   td                    0.179       3.909 r       data_rd_ctrl_inst/N113_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.879       4.788         data_rd_ctrl_inst/_N54384
 CLMA_219_751/CR2                  td                    0.222       5.010 r       CLKROUTE_1/CR    
                                   net (fanout=1)        0.999       6.009         ntR2317          
 CLMA_219_673/Y1                   td                    0.074       6.083 r       data_rd_ctrl_inst/N113_26/LUT6_inst_perm/L6
                                   net (fanout=25)       1.391       7.474         data_rd_ctrl_inst/N169 [0]
 CLMA_225_666/CR0                  td                    0.220       7.694 r       CLKROUTE_110/CR  
                                   net (fanout=3)        1.110       8.804         ntR2425          
 CLMA_225_654/COUT                 td                    0.288       9.092 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.092         data_rd_ctrl_inst/_N11154
 CLMA_225_660/COUT                 td                    0.085       9.177 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.177         data_rd_ctrl_inst/_N11158
 CLMA_225_666/COUT                 td                    0.085       9.262 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.262         data_rd_ctrl_inst/_N11162
 CLMA_225_672/COUT                 td                    0.085       9.347 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.347         data_rd_ctrl_inst/_N11166
 CLMA_225_678/COUT                 td                    0.085       9.432 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.432         data_rd_ctrl_inst/_N11170
 CLMA_225_684/COUT                 td                    0.078       9.510 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.510         data_rd_ctrl_inst/_N11174
 CLMA_225_690/CIN                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CIN

 Data arrival time                                                   9.510         Logic Levels: 10 
                                                                                   Logic: 1.604ns(25.611%), Route: 4.659ns(74.389%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.370    1002.221         ntR2459          
 CLMA_225_690/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.251    1002.472                          
 clock uncertainty                                      -0.150    1002.322                          

 Setup time                                             -0.111    1002.211                          

 Data required time                                               1002.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.211                          
 Data arrival time                                                   9.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.701                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[21]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.773  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.223
  Launch Clock Delay      :  3.247
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.596       2.765         ntR2457          
 CLMA_219_666/CR0                  td                    0.220       2.985 r       CLKROUTE_141/CR  
                                   net (fanout=4)        0.262       3.247         ntR2460          
 CLMA_225_666/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK

 CLMA_225_666/Q3                   tco                   0.203       3.450 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.280       3.730         data_rd_ctrl_inst/cnt_wait [12]
 CLMA_219_673/Y0                   td                    0.179       3.909 r       data_rd_ctrl_inst/N113_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.879       4.788         data_rd_ctrl_inst/_N54384
 CLMA_219_751/CR2                  td                    0.222       5.010 r       CLKROUTE_1/CR    
                                   net (fanout=1)        0.999       6.009         ntR2317          
 CLMA_219_673/Y1                   td                    0.074       6.083 r       data_rd_ctrl_inst/N113_26/LUT6_inst_perm/L6
                                   net (fanout=25)       1.391       7.474         data_rd_ctrl_inst/N169 [0]
 CLMA_225_666/CR0                  td                    0.220       7.694 r       CLKROUTE_110/CR  
                                   net (fanout=3)        1.110       8.804         ntR2425          
 CLMA_225_654/COUT                 td                    0.288       9.092 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.092         data_rd_ctrl_inst/_N11154
 CLMA_225_660/COUT                 td                    0.085       9.177 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.177         data_rd_ctrl_inst/_N11158
 CLMA_225_666/COUT                 td                    0.085       9.262 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.262         data_rd_ctrl_inst/_N11162
 CLMA_225_672/COUT                 td                    0.085       9.347 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.347         data_rd_ctrl_inst/_N11166
 CLMA_225_678/COUT                 td                    0.078       9.425 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.425         data_rd_ctrl_inst/_N11170
 CLMA_225_684/CIN                                                          r       data_rd_ctrl_inst/cnt_wait[21]/opit_0_AQ_perm/CIN

 Data arrival time                                                   9.425         Logic Levels: 9  
                                                                                   Logic: 1.519ns(24.587%), Route: 4.659ns(75.413%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.372    1002.223         ntR2459          
 CLMA_225_684/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.251    1002.474                          
 clock uncertainty                                      -0.150    1002.324                          

 Setup time                                             -0.111    1002.213                          

 Data required time                                               1002.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.213                          
 Data arrival time                                                   9.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.788                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[13]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.771  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.225
  Launch Clock Delay      :  3.247
  Clock Pessimism Removal :  0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.596       2.765         ntR2457          
 CLMA_219_666/CR0                  td                    0.220       2.985 r       CLKROUTE_141/CR  
                                   net (fanout=4)        0.262       3.247         ntR2460          
 CLMA_225_666/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK

 CLMA_225_666/Q3                   tco                   0.203       3.450 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.280       3.730         data_rd_ctrl_inst/cnt_wait [12]
 CLMA_219_673/Y0                   td                    0.179       3.909 r       data_rd_ctrl_inst/N113_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.879       4.788         data_rd_ctrl_inst/_N54384
 CLMA_219_751/CR2                  td                    0.222       5.010 r       CLKROUTE_1/CR    
                                   net (fanout=1)        0.999       6.009         ntR2317          
 CLMA_219_673/Y1                   td                    0.074       6.083 r       data_rd_ctrl_inst/N113_26/LUT6_inst_perm/L6
                                   net (fanout=25)       1.391       7.474         data_rd_ctrl_inst/N169 [0]
 CLMA_225_666/CR0                  td                    0.220       7.694 r       CLKROUTE_110/CR  
                                   net (fanout=3)        1.110       8.804         ntR2425          
 CLMA_225_654/COUT                 td                    0.288       9.092 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.092         data_rd_ctrl_inst/_N11154
 CLMA_225_660/COUT                 td                    0.085       9.177 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.177         data_rd_ctrl_inst/_N11158
 CLMA_225_666/COUT                 td                    0.078       9.255 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.255         data_rd_ctrl_inst/_N11162
 CLMA_225_672/CIN                                                          r       data_rd_ctrl_inst/cnt_wait[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   9.255         Logic Levels: 7  
                                                                                   Logic: 1.349ns(22.453%), Route: 4.659ns(77.547%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.374    1002.225         ntR2459          
 CLMA_225_672/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.251    1002.476                          
 clock uncertainty                                      -0.150    1002.326                          

 Setup time                                             -0.111    1002.215                          

 Data required time                                               1002.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.215                          
 Data arrival time                                                   9.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.960                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[6]/opit_0_AQ_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.467  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       1.606         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.498       2.349         ntR2464          
 CLMA_261_378/CR1                  td                    0.194       2.543 r       CLKROUTE_145/CR  
                                   net (fanout=5)        0.276       2.819         ntR2476          
 CLMA_273_378/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK

 CLMA_273_378/Q1                   tco                   0.158       2.977 f       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.167       3.144         debugtest_top_inst/generate_module[1].mydebugger_inst/state [1]
 CLMA_273_390/Y1                   td                    0.143       3.287 f       debugtest_top_inst/generate_module[1].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=11)       0.236       3.523         debugtest_top_inst/generate_module[1].mydebugger_inst/N150
 CLMA_273_402/B4                                                           f       debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[6]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.523         Logic Levels: 1  
                                                                                   Logic: 0.301ns(42.756%), Route: 0.403ns(57.244%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.590       2.759         ntR2464          
 CLMA_261_469/CR2                  td                    0.222       2.981 r       CLKROUTE_150/CR  
                                   net (fanout=4)        0.635       3.616         ntR2475          
 CLMA_273_402/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.330       3.286                          
 clock uncertainty                                       0.000       3.286                          

 Hold time                                              -0.036       3.250                          

 Data required time                                                  3.250                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.250                          
 Data arrival time                                                   3.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.617
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       1.606         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.498       2.349         ntR2464          
 CLMA_261_378/CR1                  td                    0.194       2.543 r       CLKROUTE_145/CR  
                                   net (fanout=5)        0.276       2.819         ntR2476          
 CLMA_273_378/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK

 CLMA_273_378/Q1                   tco                   0.158       2.977 f       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.167       3.144         debugtest_top_inst/generate_module[1].mydebugger_inst/state [1]
 CLMA_273_390/Y1                   td                    0.143       3.287 f       debugtest_top_inst/generate_module[1].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=11)       0.233       3.520         debugtest_top_inst/generate_module[1].mydebugger_inst/N150
 CLMA_273_396/D3                                                           f       debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm/I3

 Data arrival time                                                   3.520         Logic Levels: 1  
                                                                                   Logic: 0.301ns(42.939%), Route: 0.400ns(57.061%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.589       2.758         ntR2464          
 CLMA_261_463/CR2                  td                    0.222       2.980 r       CLKROUTE_149/CR  
                                   net (fanout=4)        0.637       3.617         ntR2474          
 CLMA_273_396/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.330       3.287                          
 clock uncertainty                                       0.000       3.287                          

 Hold time                                              -0.043       3.244                          

 Data required time                                                  3.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.244                          
 Data arrival time                                                   3.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.276                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[5]/opit_0_AQ_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.467  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.616
  Launch Clock Delay      :  2.819
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       1.606         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.498       2.349         ntR2464          
 CLMA_261_378/CR1                  td                    0.194       2.543 r       CLKROUTE_145/CR  
                                   net (fanout=5)        0.276       2.819         ntR2476          
 CLMA_273_378/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK

 CLMA_273_378/Q1                   tco                   0.158       2.977 f       debugtest_top_inst/generate_module[1].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.167       3.144         debugtest_top_inst/generate_module[1].mydebugger_inst/state [1]
 CLMA_273_390/Y1                   td                    0.143       3.287 f       debugtest_top_inst/generate_module[1].mydebugger_inst/N150/LUT6D_inst_perm/L6
                                   net (fanout=11)       0.236       3.523         debugtest_top_inst/generate_module[1].mydebugger_inst/N150
 CLMA_273_402/A3                                                           f       debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[5]/opit_0_AQ_perm/I3

 Data arrival time                                                   3.523         Logic Levels: 1  
                                                                                   Logic: 0.301ns(42.756%), Route: 0.403ns(57.244%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.590       2.759         ntR2464          
 CLMA_261_469/CR2                  td                    0.222       2.981 r       CLKROUTE_150/CR  
                                   net (fanout=4)        0.635       3.616         ntR2475          
 CLMA_273_402/CLK                                                          r       debugtest_top_inst/generate_module[1].mydebugger_inst/rxcnt[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.330       3.286                          
 clock uncertainty                                       0.000       3.286                          

 Hold time                                              -0.047       3.239                          

 Data required time                                                  3.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.239                          
 Data arrival time                                                   3.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.463       3.837         ntR2503          
 CLMS_327_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_327_49/Q0                    tco                   0.203       4.040 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.449       4.489         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_60/Y1                    td                    0.229       4.718 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.598       5.316         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMS_327_37/RSCO                  td                    0.098       5.414 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.414         ntR872           
 CLMS_327_43/RSCI                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.414         Logic Levels: 2  
                                                                                   Logic: 0.530ns(33.608%), Route: 1.047ns(66.392%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.394    1003.289         ntR2503          
 CLMS_327_43/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.520    1003.809                          
 clock uncertainty                                      -0.050    1003.759                          

 Recovery time                                          -0.226    1003.533                          

 Data required time                                               1003.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.533                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.119                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/opit_0_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.463       3.837         ntR2503          
 CLMS_327_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_327_49/Q0                    tco                   0.203       4.040 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.449       4.489         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_60/Y1                    td                    0.229       4.718 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.598       5.316         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMS_327_37/RSCO                  td                    0.098       5.414 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.414         ntR872           
 CLMS_327_43/RSCI                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.414         Logic Levels: 2  
                                                                                   Logic: 0.530ns(33.608%), Route: 1.047ns(66.392%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.394    1003.289         ntR2503          
 CLMS_327_43/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.520    1003.809                          
 clock uncertainty                                      -0.050    1003.759                          

 Recovery time                                          -0.226    1003.533                          

 Data required time                                               1003.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.533                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.119                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.289
  Launch Clock Delay      :  3.837
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.463       3.837         ntR2503          
 CLMS_327_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_327_49/Q0                    tco                   0.203       4.040 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.449       4.489         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_60/Y1                    td                    0.229       4.718 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.598       5.316         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMS_327_37/RSCO                  td                    0.098       5.414 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.414         ntR872           
 CLMS_327_43/RSCI                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.414         Logic Levels: 2  
                                                                                   Logic: 0.530ns(33.608%), Route: 1.047ns(66.392%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.394    1003.289         ntR2503          
 CLMS_327_43/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.520    1003.809                          
 clock uncertainty                                      -0.050    1003.759                          

 Recovery time                                          -0.226    1003.533                          

 Data required time                                               1003.533                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.533                          
 Data arrival time                                                   5.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.119                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.835
  Launch Clock Delay      :  3.286
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.391       3.286         ntR2503          
 CLMS_327_61/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMS_327_61/CR0                   tco                   0.173       3.459 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=17)       0.143       3.602         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_327_60/RS                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   3.602         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.747%), Route: 0.143ns(45.253%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.461       3.835         ntR2503          
 CLMA_327_60/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.520       3.315                          
 clock uncertainty                                       0.000       3.315                          

 Removal time                                           -0.064       3.251                          

 Data required time                                                  3.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.251                          
 Data arrival time                                                   3.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.835
  Launch Clock Delay      :  3.286
  Clock Pessimism Removal :  -0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.391       3.286         ntR2503          
 CLMS_327_61/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMS_327_61/CR0                   tco                   0.173       3.459 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=17)       0.143       3.602         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_327_60/RS                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   3.602         Logic Levels: 0  
                                                                                   Logic: 0.173ns(54.747%), Route: 0.143ns(45.253%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.461       3.835         ntR2503          
 CLMA_327_60/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.520       3.315                          
 clock uncertainty                                       0.000       3.315                          

 Removal time                                           -0.064       3.251                          

 Data required time                                                  3.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.251                          
 Data arrival time                                                   3.602                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.835
  Launch Clock Delay      :  3.288
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.393       3.288         ntR2503          
 CLMA_333_54/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMA_333_54/Q3                    tco                   0.158       3.446 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=52)       0.258       3.704         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_345_78/RS                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.704         Logic Levels: 0  
                                                                                   Logic: 0.158ns(37.981%), Route: 0.258ns(62.019%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.461       3.835         ntR2503          
 CLMA_345_78/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.479       3.356                          
 clock uncertainty                                       0.000       3.356                          

 Removal time                                           -0.064       3.292                          

 Data required time                                                  3.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.292                          
 Data arrival time                                                   3.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.251
  Launch Clock Delay      :  2.640
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.471       2.640         ntR2500          
 CLMA_21_696/CLK                                                           r       rstn_1ms[8]/opit_0_inv_AQ_perm/CLK

 CLMA_21_696/Q0                    tco                   0.203       2.843 r       rstn_1ms[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.425       3.268         rstn_1ms[5]      
 CLMA_21_691/CR0                   td                    0.290       3.558 r       ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.270       3.828         _N53922          
 CLMA_21_697/Y1                    td                    0.096       3.924 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.389       4.313         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_696/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.313         Logic Levels: 2  
                                                                                   Logic: 0.589ns(35.206%), Route: 1.084ns(64.794%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.400    1002.251         ntR2500          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.318    1002.569                          
 clock uncertainty                                      -0.150    1002.419                          

 Recovery time                                          -0.226    1002.193                          

 Data required time                                               1002.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.193                          
 Data arrival time                                                   4.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.880                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.522
  Launch Clock Delay      :  2.639
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.470       2.639         ntR2500          
 CLMS_27_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMS_27_697/Q1                    tco                   0.203       2.842 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.672       3.514         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   3.514         Logic Levels: 0  
                                                                                   Logic: 0.203ns(23.200%), Route: 0.672ns(76.800%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.671    1002.522         ntR2500          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.318    1002.840                          
 clock uncertainty                                      -0.150    1002.690                          

 Recovery time                                          -0.292    1002.398                          

 Data required time                                               1002.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.398                          
 Data arrival time                                                   3.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.884                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.485
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.469       2.638         ntR2500          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_702/Q0                    tco                   0.203       2.841 r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.552       3.393         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   3.393         Logic Levels: 0  
                                                                                   Logic: 0.203ns(26.887%), Route: 0.552ns(73.113%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143    1001.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515    1001.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.634    1002.485         ntR2500          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.318    1002.803                          
 clock uncertainty                                      -0.150    1002.653                          

 Recovery time                                          -0.253    1002.400                          

 Data required time                                               1002.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.400                          
 Data arrival time                                                   3.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.007                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.913
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.399       2.250         ntR2500          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_702/Q0                    tco                   0.158       2.408 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.327       2.735         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.735         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.577%), Route: 0.327ns(67.423%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.744       2.913         ntR2500          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.318       2.595                          
 clock uncertainty                                       0.000       2.595                          

 Removal time                                            0.012       2.607                          

 Data required time                                                  2.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.607                          
 Data arrival time                                                   2.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.384  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.953
  Launch Clock Delay      :  2.251
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.400       2.251         ntR2500          
 CLMS_27_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMS_27_697/Q1                    tco                   0.158       2.409 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.408       2.817         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.817         Logic Levels: 0  
                                                                                   Logic: 0.158ns(27.915%), Route: 0.408ns(72.085%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.784       2.953         ntR2500          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.318       2.635                          
 clock uncertainty                                       0.000       2.635                          

 Removal time                                           -0.082       2.553                          

 Data required time                                                  2.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.553                          
 Data arrival time                                                   2.817                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.639
  Launch Clock Delay      :  2.254
  Clock Pessimism Removal :  -0.318

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.143       1.091 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515       1.606         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.403       2.254         ntR2500          
 CLMA_21_684/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_684/Q0                    tco                   0.158       2.412 f       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.236       2.648         rstn_1ms[0]      
 CLMA_21_697/Y1                    td                    0.146       2.794 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.229       3.023         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_696/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.023         Logic Levels: 1  
                                                                                   Logic: 0.304ns(39.532%), Route: 0.465ns(60.468%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.168       1.280 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602       1.882         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.470       2.639         ntR2500          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.318       2.321                          
 clock uncertainty                                       0.000       2.321                          

 Removal time                                           -0.064       2.257                          

 Data required time                                                  2.257                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.257                          
 Data arrival time                                                   3.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.766                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.136

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.464       2.274         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.203       2.477 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       1.297       3.774         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_351_661/RS                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   3.774         Logic Levels: 0  
                                                                                   Logic: 0.203ns(13.533%), Route: 1.297ns(86.467%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1)        0.397    1001.942         ntR2499          
 CLMS_351_661/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.136    1002.078                          
 clock uncertainty                                      -0.150    1001.928                          

 Recovery time                                          -0.226    1001.702                          

 Data required time                                               1001.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.702                          
 Data arrival time                                                   3.774                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.928                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.932
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.464       2.274         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.185       2.459 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.732       3.191         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_351_469/RSCO                 td                    0.094       3.285 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.285         ntR862           
 CLMS_351_475/RSCO                 td                    0.075       3.360 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.360         ntR861           
 CLMS_351_481/RSCO                 td                    0.075       3.435 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.435         ntR860           
 CLMS_351_487/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS

 Data arrival time                                                   3.435         Logic Levels: 3  
                                                                                   Logic: 0.429ns(36.951%), Route: 0.732ns(63.049%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.387    1001.932         ntR2498          
 CLMS_351_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/CLK
 clock pessimism                                         0.265    1002.197                          
 clock uncertainty                                      -0.150    1002.047                          

 Recovery time                                          -0.226    1001.821                          

 Data required time                                               1001.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.821                          
 Data arrival time                                                   3.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.386                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.932
  Launch Clock Delay      :  2.274
  Clock Pessimism Removal :  0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.464       2.274         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.185       2.459 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.732       3.191         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_351_469/RSCO                 td                    0.094       3.285 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.285         ntR862           
 CLMS_351_475/RSCO                 td                    0.075       3.360 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.360         ntR861           
 CLMS_351_481/RSCO                 td                    0.075       3.435 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       3.435         ntR860           
 CLMS_351_487/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.435         Logic Levels: 3  
                                                                                   Logic: 0.429ns(36.951%), Route: 0.732ns(63.049%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642    1000.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143    1000.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515    1001.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245    1001.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.387    1001.932         ntR2498          
 CLMS_351_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.265    1002.197                          
 clock uncertainty                                      -0.150    1002.047                          

 Recovery time                                          -0.226    1001.821                          

 Data required time                                               1001.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.821                          
 Data arrival time                                                   3.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.386                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.394       1.939         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.158       2.097 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.186       2.283         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_345_541/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.283         Logic Levels: 0  
                                                                                   Logic: 0.158ns(45.930%), Route: 0.186ns(54.070%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.465       2.275         ntR2498          
 CLMS_345_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.265       2.010                          
 clock uncertainty                                       0.000       2.010                          

 Removal time                                           -0.064       1.946                          

 Data required time                                                  1.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.946                          
 Data arrival time                                                   2.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.275
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.394       1.939         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.158       2.097 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.186       2.283         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_345_541/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   2.283         Logic Levels: 0  
                                                                                   Logic: 0.158ns(45.930%), Route: 0.186ns(54.070%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.465       2.275         ntR2498          
 CLMS_345_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.265       2.010                          
 clock uncertainty                                       0.000       2.010                          

 Removal time                                           -0.064       1.946                          

 Data required time                                                  1.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.946                          
 Data arrival time                                                   2.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.276
  Launch Clock Delay      :  1.939
  Clock Pessimism Removal :  -0.265

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       0.642         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.143       0.785 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       1.300         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.245       1.545 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.394       1.939         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.158       2.097 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.329       2.426         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_351_540/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.426         Logic Levels: 0  
                                                                                   Logic: 0.158ns(32.444%), Route: 0.329ns(67.556%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       0.753         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.168       0.921 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       1.523         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.287       1.810 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.466       2.276         ntR2498          
 CLMA_351_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.265       2.011                          
 clock uncertainty                                       0.000       2.011                          

 Removal time                                           -0.064       1.947                          

 Data required time                                                  1.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.947                          
 Data arrival time                                                   2.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.463       2.642         ntR2506          
 CLMA_351_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_522/CR0                  tco                   0.249       2.891 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=668)      2.335       5.226         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_787/RSCO                 td                    0.089       5.315 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       5.315         ntR779           
 CLMA_315_793/RSCO                 td                    0.068       5.383 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=4)        0.000       5.383         ntR778           
 CLMA_315_799/RSCO                 td                    0.068       5.451 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       5.451         ntR777           
 CLMA_315_805/RSCO                 td                    0.068       5.519 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.519         ntR776           
 CLMA_315_811/RSCO                 td                    0.068       5.587 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.587         ntR775           
 CLMA_315_817/RSCO                 td                    0.068       5.655 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=5)        0.000       5.655         ntR774           
 CLMA_315_823/RSCI                                                         f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.655         Logic Levels: 6  
                                                                                   Logic: 0.678ns(22.502%), Route: 2.335ns(77.498%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.358     997.754         ntR2507          
 CLMA_315_823/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.125    1002.133                          

 Data required time                                               1002.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.133                          
 Data arrival time                                                   5.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.478                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.463       2.642         ntR2506          
 CLMA_351_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_522/CR0                  tco                   0.249       2.891 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=668)      2.335       5.226         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_787/RSCO                 td                    0.089       5.315 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       5.315         ntR779           
 CLMA_315_793/RSCO                 td                    0.068       5.383 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=4)        0.000       5.383         ntR778           
 CLMA_315_799/RSCO                 td                    0.068       5.451 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       5.451         ntR777           
 CLMA_315_805/RSCO                 td                    0.068       5.519 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.519         ntR776           
 CLMA_315_811/RSCO                 td                    0.068       5.587 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.587         ntR775           
 CLMA_315_817/RSCO                 td                    0.068       5.655 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=5)        0.000       5.655         ntR774           
 CLMA_315_823/RSCI                                                         f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.655         Logic Levels: 6  
                                                                                   Logic: 0.678ns(22.502%), Route: 2.335ns(77.498%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.358     997.754         ntR2507          
 CLMA_315_823/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.125    1002.133                          

 Data required time                                               1002.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.133                          
 Data arrival time                                                   5.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.478                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.246
  Launch Clock Delay      :  2.642
  Clock Pessimism Removal :  4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.463       2.642         ntR2506          
 CLMA_351_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_522/CR0                  tco                   0.249       2.891 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=668)      2.335       5.226         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_787/RSCO                 td                    0.089       5.315 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       5.315         ntR779           
 CLMA_315_793/RSCO                 td                    0.068       5.383 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=4)        0.000       5.383         ntR778           
 CLMA_315_799/RSCO                 td                    0.068       5.451 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       5.451         ntR777           
 CLMA_315_805/RSCO                 td                    0.068       5.519 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.519         ntR776           
 CLMA_315_811/RSCO                 td                    0.068       5.587 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       5.587         ntR775           
 CLMA_315_817/RSCO                 td                    0.068       5.655 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=5)        0.000       5.655         ntR774           
 CLMA_315_823/RSCI                                                         f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   5.655         Logic Levels: 6  
                                                                                   Logic: 0.678ns(22.502%), Route: 2.335ns(77.498%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149     995.851 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642     996.493         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143     996.636 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515     997.151         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245     997.396 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.358     997.754         ntR2507          
 CLMA_315_823/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         4.654    1002.408                          
 clock uncertainty                                      -0.150    1002.258                          

 Recovery time                                          -0.125    1002.133                          

 Data required time                                               1002.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.133                          
 Data arrival time                                                   5.655                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.478                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  -2.212
  Clock Pessimism Removal :  -4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.392      -2.212         ntR2507          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR0                  tco                   0.173      -2.039 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=313)      0.304      -1.735         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_285_606/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv/RS

 Data arrival time                                                  -1.735         Logic Levels: 0  
                                                                                   Logic: 0.173ns(36.268%), Route: 0.304ns(63.732%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.466       2.645         ntR2506          
 CLMA_285_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv/CLK
 clock pessimism                                        -4.654      -2.009                          
 clock uncertainty                                       0.000      -2.009                          

 Removal time                                           -0.064      -2.073                          

 Data required time                                                 -2.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.073                          
 Data arrival time                                                  -1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  -2.212
  Clock Pessimism Removal :  -4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.392      -2.212         ntR2507          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR0                  tco                   0.173      -2.039 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=313)      0.304      -1.735         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMS_285_607/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv/RS

 Data arrival time                                                  -1.735         Logic Levels: 0  
                                                                                   Logic: 0.173ns(36.268%), Route: 0.304ns(63.732%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.466       2.645         ntR2506          
 CLMS_285_607/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv/CLK
 clock pessimism                                        -4.654      -2.009                          
 clock uncertainty                                       0.000      -2.009                          

 Removal time                                           -0.064      -2.073                          

 Data required time                                                 -2.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.073                          
 Data arrival time                                                  -1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.645
  Launch Clock Delay      :  -2.212
  Clock Pessimism Removal :  -4.654

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.392      -2.212         ntR2507          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR0                  tco                   0.173      -2.039 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=313)      0.304      -1.735         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMS_285_607/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv/RS

 Data arrival time                                                  -1.735         Logic Levels: 0  
                                                                                   Logic: 0.173ns(36.268%), Route: 0.304ns(63.732%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.369       0.369 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       1.122         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.168       1.290 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.602       1.892         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.287       2.179 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.466       2.645         ntR2506          
 CLMS_285_607/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv/CLK
 clock pessimism                                        -4.654      -2.009                          
 clock uncertainty                                       0.000      -2.009                          

 Removal time                                           -0.064      -2.073                          

 Data required time                                                 -2.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.073                          
 Data arrival time                                                  -1.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.220
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.437       2.606         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.605       3.414         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.108       3.522 r       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.955       4.477         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.222       4.699 r       CLKROUTE_117/CR  
                                   net (fanout=8)        0.981       5.680         ntR2432          
 CLMA_225_654/RSCO                 td                    0.098       5.778 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.778         ntR167           
 CLMA_225_660/RSCO                 td                    0.075       5.853 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.853         ntR166           
 CLMA_225_666/RSCO                 td                    0.075       5.928 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.928         ntR165           
 CLMA_225_672/RSCO                 td                    0.075       6.003 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.003         ntR164           
 CLMA_225_678/RSCO                 td                    0.075       6.078 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.078         ntR163           
 CLMA_225_684/RSCO                 td                    0.075       6.153 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.153         ntR162           
 CLMA_225_690/RSCO                 td                    0.075       6.228 r       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.228         ntR161           
 CLMA_225_696/RSCI                                                         r       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.228         Logic Levels: 9  
                                                                                   Logic: 1.081ns(29.845%), Route: 2.541ns(70.155%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.369    1002.220         ntR2459          
 CLMA_225_696/CLK                                                          r       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.189    1002.409                          
 clock uncertainty                                      -0.150    1002.259                          

 Recovery time                                          -0.226    1002.033                          

 Data required time                                               1002.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.033                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.805                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.220
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.437       2.606         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.605       3.414         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.108       3.522 r       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.955       4.477         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.222       4.699 r       CLKROUTE_117/CR  
                                   net (fanout=8)        0.981       5.680         ntR2432          
 CLMA_225_654/RSCO                 td                    0.098       5.778 r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.778         ntR167           
 CLMA_225_660/RSCO                 td                    0.075       5.853 r       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.853         ntR166           
 CLMA_225_666/RSCO                 td                    0.075       5.928 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.928         ntR165           
 CLMA_225_672/RSCO                 td                    0.075       6.003 r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.003         ntR164           
 CLMA_225_678/RSCO                 td                    0.075       6.078 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.078         ntR163           
 CLMA_225_684/RSCO                 td                    0.075       6.153 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.153         ntR162           
 CLMA_225_690/RSCO                 td                    0.075       6.228 r       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.228         ntR161           
 CLMA_225_696/RSCI                                                         r       data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.228         Logic Levels: 9  
                                                                                   Logic: 1.081ns(29.845%), Route: 2.541ns(70.155%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.369    1002.220         ntR2459          
 CLMA_225_696/CLK                                                          r       data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.189    1002.409                          
 clock uncertainty                                      -0.150    1002.259                          

 Recovery time                                          -0.226    1002.033                          

 Data required time                                               1002.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.033                          
 Data arrival time                                                   6.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.805                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.216
  Launch Clock Delay      :  2.606
  Clock Pessimism Removal :  0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.437       2.606         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.203       2.809 r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.605       3.414         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.108       3.522 r       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.955       4.477         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.222       4.699 r       CLKROUTE_117/CR  
                                   net (fanout=8)        0.936       5.635         ntR2432          
 CLMA_231_684/RSCO                 td                    0.098       5.733 r       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.733         ntR174           
 CLMA_231_690/RSCO                 td                    0.075       5.808 r       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.808         ntR173           
 CLMA_231_696/RSCO                 td                    0.075       5.883 r       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.883         ntR172           
 CLMA_231_702/RSCO                 td                    0.075       5.958 r       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.958         ntR171           
 CLMA_231_708/RSCO                 td                    0.075       6.033 r       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.033         ntR170           
 CLMA_231_714/RSCO                 td                    0.075       6.108 r       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       6.108         ntR169           
 CLMA_231_720/RSCO                 td                    0.075       6.183 r       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       6.183         ntR168           
 CLMA_231_726/RSCI                                                         r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS

 Data arrival time                                                   6.183         Logic Levels: 9  
                                                                                   Logic: 1.081ns(30.221%), Route: 2.496ns(69.779%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948    1000.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143    1001.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515    1001.606         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.245    1001.851 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.365    1002.216         ntR2459          
 CLMA_231_726/CLK                                                          r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.189    1002.405                          
 clock uncertainty                                      -0.150    1002.255                          

 Recovery time                                          -0.226    1002.029                          

 Data required time                                               1002.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.029                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.846                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.382  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.789
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       1.606         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.367       2.218         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.363       2.739         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.078       2.817 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.627       3.444         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.179       3.623 f       CLKROUTE_117/CR  
                                   net (fanout=8)        0.629       4.252         ntR2432          
 CLMA_225_654/RS                                                           f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.252         Logic Levels: 2  
                                                                                   Logic: 0.415ns(20.403%), Route: 1.619ns(79.597%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.580       2.749         ntR2457          
 CLMA_219_769/CR0                  td                    0.220       2.969 r       CLKROUTE_140/CR  
                                   net (fanout=4)        0.820       3.789         ntR2458          
 CLMA_225_654/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.189       3.600                          
 clock uncertainty                                       0.000       3.600                          

 Removal time                                           -0.064       3.536                          

 Data required time                                                  3.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.536                          
 Data arrival time                                                   4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.716                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.609
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       1.606         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.367       2.218         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.363       2.739         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.078       2.817 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.371       3.188         data_rd_ctrl_inst/N92
 CLMA_219_685/RS                                                           f       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.188         Logic Levels: 1  
                                                                                   Logic: 0.236ns(24.330%), Route: 0.734ns(75.670%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.440       2.609         ntR2457          
 CLMA_219_685/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.189       2.420                          
 clock uncertainty                                       0.000       2.420                          

 Removal time                                           -0.064       2.356                          

 Data required time                                                  2.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.356                          
 Data arrival time                                                   3.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.832                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.200  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.189

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.948       0.948         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.143       1.091 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       1.606         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.245       1.851 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.367       2.218         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.158       2.376 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.363       2.739         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.078       2.817 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.414       3.231         data_rd_ctrl_inst/N92
 CLMA_219_696/RS                                                           f       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   3.231         Logic Levels: 1  
                                                                                   Logic: 0.236ns(23.297%), Route: 0.777ns(76.703%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.438       2.607         ntR2457          
 CLMA_219_696/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.189       2.418                          
 clock uncertainty                                       0.000       2.418                          

 Removal time                                           -0.064       2.354                          

 Data required time                                                  2.354                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.354                          
 Data arrival time                                                   3.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.877                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.468       3.842         ntR2503          
 CLMA_357_48/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK

 CLMA_357_48/Q2                    tco                   0.203       4.045 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.664       4.709         debugtest_top_inst/o_txlane_done_2
 CLMA_339_108/Y0                   td                    0.179       4.888 r       debugtest_top_inst/N333/gateop_perm/L6
                                   net (fanout=1)        5.341      10.229         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.611      10.840 r       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.840         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.385      13.225 r       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155      13.380         led[3]           
 E18                                                                       r       led[3] (port)    

 Data arrival time                                                  13.380         Logic Levels: 3  
                                                                                   Logic: 3.378ns(35.416%), Route: 6.160ns(64.584%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : r_out[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.460       2.629         ntR2464          
 DRM_298_552/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_552/QB0[4]                tco                   1.565       4.194 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[4]
                                   net (fanout=1)        0.890       5.084         rd_data[12]      
 CLMA_303_499/Y0                   td                    0.108       5.192 r       debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        2.284       7.476         rgb[12]          
 IOLHR_16_504/DO_P                 td                    0.611       8.087 r       r_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.087         r_out_obuf[4]/ntO
 IOBD_0_504/PAD                    td                    2.381      10.468 r       r_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.107      10.575         r_out[4]         
 L24                                                                       r       r_out[4] (port)  

 Data arrival time                                                  10.575         Logic Levels: 3  
                                                                                   Logic: 4.665ns(58.709%), Route: 3.281ns(41.291%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : b_out[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        1.112       1.112         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.168       1.280 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       1.882         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.287       2.169 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.465       2.634         ntR2464          
 DRM_298_582/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_582/QB0[0]                tco                   1.565       4.199 r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[0]
                                   net (fanout=1)        1.055       5.254         rd_data[0]       
 CLMA_291_492/Y2                   td                    0.074       5.328 r       debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        2.113       7.441         rgb[0]           
 IOLHR_16_462/DO_P                 td                    0.611       8.052 r       b_out_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.052         b_out_obuf[3]/ntO
 IOBS_0_462/PAD                    td                    2.385      10.437 r       b_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.103      10.540         b_out[3]         
 M22                                                                       r       b_out[3] (port)  

 Data arrival time                                                  10.540         Logic Levels: 3  
                                                                                   Logic: 4.635ns(58.626%), Route: 3.271ns(41.374%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -4.149      -4.149 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      -3.507         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.143      -3.364 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.515      -2.849         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.245      -2.604 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.404      -2.200         ntR2506          
 CLMA_345_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_345_594/CR3                  tco                   0.172      -2.028 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.237      -1.791         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_rst
 CLMA_339_600/Y0                   td                    0.118      -1.673 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.663      -1.010         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.373      -0.637 f       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      -0.637         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.950       0.313 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165       0.478         mem_rst_n        
 H1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                   0.478         Logic Levels: 3  
                                                                                   Logic: 1.613ns(60.232%), Route: 1.065ns(39.768%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.646       0.746 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.746         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.746         Logic Levels: 1  
                                                                                   Logic: 0.646ns(86.595%), Route: 0.100ns(13.405%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[24] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F2                                                      0.000       0.000 f       mem_dq[24] (port)
                                   net (fanout=1)        0.160       0.160         nt_mem_dq[24]    
 IOBD_372_648/DIN                  td                    0.813       0.973 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.973         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOLHR_364_648/DI_TO_CLK           td                    0.704       1.677 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.217       1.894         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [0]
 CLMA_357_648/A1                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I1

 Data arrival time                                                   1.894         Logic Levels: 2  
                                                                                   Logic: 1.517ns(80.095%), Route: 0.377ns(19.905%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_327_60/CLK         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_327_60/CLK         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_327_42/CLK         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.040     500.000         0.960           Low Pulse Width   DRM_40_672/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_225_708/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_225_708/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_225_708/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_357_475/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_357_475/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_351_481/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_298_582/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_582/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_552/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           Low Pulse Width   DRM_298_582/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.040     500.000         0.960           High Pulse Width  DRM_298_582/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_552/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  2.623
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.323       2.623         ntR2503          
 CLMS_327_37/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK

 CLMS_327_37/Q3                    tco                   0.125       2.748 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.309       3.057         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_333_49/Y1                    td                    0.125       3.182 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.236       3.418         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572
 CLMA_339_42/Y0                    td                    0.039       3.457 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.160       3.617         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_339_49/Y3                    td                    0.070       3.687 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.249       3.936         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_327_43/CR1                   td                    0.131       4.067 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=19)       0.461       4.528         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311
 CLMA_333_48/COUT                  td                    0.097       4.625 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/COUT
                                   net (fanout=1)        0.000       4.625         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N10537
 CLMA_333_54/CIN                                                           f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   4.625         Logic Levels: 5  
                                                                                   Logic: 0.587ns(29.321%), Route: 1.415ns(70.679%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.273    1002.231         ntR2503          
 CLMA_333_54/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.342    1002.573                          
 clock uncertainty                                      -0.050    1002.523                          

 Setup time                                             -0.047    1002.476                          

 Data required time                                               1002.476                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.476                          
 Data arrival time                                                   4.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.851                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/I4
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.232
  Launch Clock Delay      :  2.623
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.323       2.623         ntR2503          
 CLMS_327_37/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK

 CLMS_327_37/Q3                    tco                   0.125       2.748 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.309       3.057         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_333_49/Y1                    td                    0.125       3.182 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.236       3.418         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572
 CLMA_339_42/Y0                    td                    0.039       3.457 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.160       3.617         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_339_49/Y3                    td                    0.070       3.687 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.249       3.936         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_327_43/CR1                   td                    0.131       4.067 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=19)       0.461       4.528         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311
 CLMA_333_48/D4                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/I4

 Data arrival time                                                   4.528         Logic Levels: 4  
                                                                                   Logic: 0.490ns(25.722%), Route: 1.415ns(74.278%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.274    1002.232         ntR2503          
 CLMA_333_48/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/CLK
 clock pessimism                                         0.342    1002.574                          
 clock uncertainty                                      -0.050    1002.524                          

 Setup time                                             -0.076    1002.448                          

 Data required time                                               1002.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.448                          
 Data arrival time                                                   4.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.920                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/I0
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.232
  Launch Clock Delay      :  2.623
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.323       2.623         ntR2503          
 CLMS_327_37/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/CLK

 CLMS_327_37/Q3                    tco                   0.125       2.748 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.309       3.057         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr [3]
 CLMA_333_49/Y1                    td                    0.125       3.182 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_14/LUT6_inst_perm/L6
                                   net (fanout=2)        0.236       3.418         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N49572
 CLMA_339_42/Y0                    td                    0.039       3.457 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109_21/LUT6_inst_perm/L6
                                   net (fanout=7)        0.160       3.617         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N109
 CLMS_339_49/Y3                    td                    0.070       3.687 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/pll_fsm_reg[2]/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.249       3.936         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N9
 CLMS_327_43/CR1                   td                    0.131       4.067 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=19)       0.215       4.282         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N19311
 CLMA_327_42/Y2                    td                    0.070       4.352 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N81_18_3/LUT6_inst_perm/L6
                                   net (fanout=4)        0.147       4.499         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/_N12958
 CLMS_327_43/B0                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/I0

 Data arrival time                                                   4.499         Logic Levels: 5  
                                                                                   Logic: 0.560ns(29.851%), Route: 1.316ns(70.149%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.274    1002.232         ntR2503          
 CLMS_327_43/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.375    1002.607                          
 clock uncertainty                                      -0.050    1002.557                          

 Setup time                                             -0.134    1002.423                          

 Data required time                                               1002.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.423                          
 Data arrival time                                                   4.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.924                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm/I5
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.625
  Launch Clock Delay      :  2.235
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.277       2.235         ntR2503          
 CLMS_351_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/CLK

 CLMS_351_49/Q3                    tco                   0.103       2.338 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=7)        0.059       2.397         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr [4]
 CLMA_351_48/C5                                                            r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   2.397         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.325       2.625         ntR2503          
 CLMA_351_48/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/cntr[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.375       2.250                          
 clock uncertainty                                       0.000       2.250                          

 Hold time                                              -0.014       2.236                          

 Data required time                                                  2.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.236                          
 Data arrival time                                                   2.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.621
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.273       2.231         ntR2503          
 CLMA_345_66/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/CLK

 CLMA_345_66/Q1                    tco                   0.103       2.334 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff/opit_0_inv/Q
                                   net (fanout=1)        0.057       2.391         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].cdr_align_deb/signal_b_ff
 CLMA_345_66/A4                                                            r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   2.391         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.321       2.621         ntR2503          
 CLMA_345_66/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_neg/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.390       2.231                          
 clock uncertainty                                       0.000       2.231                          

 Hold time                                              -0.015       2.216                          

 Data required time                                                  2.216                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.216                          
 Data arrival time                                                   2.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[4]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[1]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.276       2.234         ntR2503          
 CLMA_357_60/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[4]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_357_60/Q1                    tco                   0.103       2.337 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[4]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=8)        0.059       2.396         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1 [0]
 CLMA_357_60/A4                                                            r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[1]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.396         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.324       2.624         ntR2503          
 CLMA_357_60/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr1[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.390       2.234                          
 clock uncertainty                                       0.000       2.234                          

 Hold time                                              -0.015       2.219                          

 Data required time                                                  2.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.219                          
 Data arrival time                                                   2.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.526
  Launch Clock Delay      :  1.812
  Clock Pessimism Removal :  0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.321       1.812         ntR2500          
 CLMS_51_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMS_51_715/Q2                    tco                   0.125       1.937 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.309       2.246         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19]
 CLMA_51_696/Y1                    td                    0.122       2.368 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       2.443         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53973
 CLMA_51_696/CR0                   td                    0.165       2.608 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.160       2.768         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53982
 CLMA_51_690/Y2                    td                    0.039       2.807 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.240       3.047         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_45_696/CR0                   td                    0.126       3.173 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.299       3.472         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMS_51_691/RSCO                  td                    0.056       3.528 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.528         ntR1135          
 CLMS_51_697/RSCO                  td                    0.049       3.577 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.577         ntR1134          
 CLMS_51_703/RSCO                  td                    0.049       3.626 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.626         ntR1133          
 CLMS_51_709/RSCO                  td                    0.049       3.675 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.675         ntR1132          
 CLMS_51_715/RSCO                  td                    0.049       3.724 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=1)        0.000       3.724         ntR1131          
 CLMS_51_721/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.724         Logic Levels: 9  
                                                                                   Logic: 0.829ns(43.358%), Route: 1.083ns(56.642%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.271    1001.526         ntR2500          
 CLMS_51_721/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[21]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.269    1001.795                          
 clock uncertainty                                      -0.150    1001.645                          

 Setup time                                             -0.119    1001.526                          

 Data required time                                               1001.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.526                          
 Data arrival time                                                   3.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.802                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.818
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.327       1.818         ntR2500          
 CLMA_33_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm/CLK

 CLMA_33_696/CR1                   tco                   0.142       1.960 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_bit[2]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=8)        0.252       2.212         ms7210_ctrl_iic_top_inst/iic_dri/trans_bit [2]
 CLMA_21_685/Y2                    td                    0.070       2.282 f       ms7210_ctrl_iic_top_inst/iic_dri/N120_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.490       2.772         ms7210_ctrl_iic_top_inst/iic_dri/_N13490
 CLMA_27_702/Y3                    td                    0.070       2.842 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_and[0][2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.148       2.990         ms7210_ctrl_iic_top_inst/iic_dri/_N19087
 CLMS_27_703/Y1                    td                    0.039       3.029 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_5/gateop_perm/L6
                                   net (fanout=1)        0.160       3.189         ms7210_ctrl_iic_top_inst/iic_dri/_N54040
 CLMA_27_696/Y0                    td                    0.039       3.228 f       ms7210_ctrl_iic_top_inst/iic_dri/N493_or[0]_6/LUT6_inst_perm/L6
                                   net (fanout=1)        0.147       3.375         ms7210_ctrl_iic_top_inst/iic_dri/N493
 CLMS_27_697/Y0                    td                    0.039       3.414 f       ms7210_ctrl_iic_top_inst/iic_dri/sda_out/opit_0_L6Q_perm/L6
                                   net (fanout=1)        0.247       3.661         ms7210_ctrl_iic_top_inst/iic_dri/_N53692
 IOLHR_16_690/TX_DATA[0]                                                   f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/TX_DATA[0]

 Data arrival time                                                   3.661         Logic Levels: 5  
                                                                                   Logic: 0.399ns(21.649%), Route: 1.444ns(78.351%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.455    1001.710         ntR2500          
 IOLHR_16_690/OCLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/OCLK
 clock pessimism                                         0.236    1001.946                          
 clock uncertainty                                      -0.150    1001.796                          

 Setup time                                             -0.290    1001.506                          

 Data required time                                               1001.506                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.506                          
 Data arrival time                                                   3.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.845                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.528
  Launch Clock Delay      :  1.812
  Clock Pessimism Removal :  0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.321       1.812         ntR2500          
 CLMS_51_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK

 CLMS_51_715/Q2                    tco                   0.125       1.937 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[19]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.309       2.246         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt [19]
 CLMA_51_696/Y1                    td                    0.122       2.368 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_12/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       2.443         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53973
 CLMA_51_696/CR0                   td                    0.165       2.608 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[0]/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.160       2.768         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/_N53982
 CLMA_51_690/Y2                    td                    0.039       2.807 f       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N403_22/LUT6_inst_perm/L6
                                   net (fanout=4)        0.240       3.047         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N612 [0]
 CLMA_45_696/CR0                   td                    0.126       3.173 r       ms7210_ctrl_iic_top_inst/iic_dri/N499_inv/gateop_LUT6DL5_perm/L5
                                   net (fanout=5)        0.299       3.472         ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N539
 CLMS_51_691/RSCO                  td                    0.056       3.528 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.528         ntR1135          
 CLMS_51_697/RSCO                  td                    0.049       3.577 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.577         ntR1134          
 CLMS_51_703/RSCO                  td                    0.049       3.626 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.626         ntR1133          
 CLMS_51_709/RSCO                  td                    0.049       3.675 r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.675         ntR1132          
 CLMS_51_715/RSCI                                                          r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.675         Logic Levels: 8  
                                                                                   Logic: 0.780ns(41.868%), Route: 1.083ns(58.132%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.273    1001.528         ntR2500          
 CLMS_51_715/CLK                                                           r       ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/delay_cnt[20]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.284    1001.812                          
 clock uncertainty                                      -0.150    1001.662                          

 Setup time                                             -0.119    1001.543                          

 Data required time                                               1001.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.543                          
 Data arrival time                                                   3.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.868                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.269

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.280       1.535         ntR2500          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK

 CLMA_27_696/Q0                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/Q
                                   net (fanout=1)        0.055       1.693         ms7210_ctrl_iic_top_inst/rstn_temp1
 CLMS_27_697/M3                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/D

 Data arrival time                                                   1.693         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.328       1.819         ntR2500          
 CLMS_27_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp2/opit_0_srl/CLK
 clock pessimism                                        -0.269       1.550                          
 clock uncertainty                                       0.000       1.550                          

 Hold time                                               0.026       1.576                          

 Data required time                                                  1.576                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.576                          
 Data arrival time                                                   1.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.534
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.279       1.534         ntR2500          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_702/Q0                    tco                   0.109       1.643 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.235       1.878         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.878         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.686%), Route: 0.235ns(68.314%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.502       1.993         ntR2500          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.236       1.757                          
 clock uncertainty                                       0.000       1.757                          

 Hold time                                              -0.019       1.738                          

 Data required time                                                  1.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.738                          
 Data arrival time                                                   1.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/D
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.816
  Launch Clock Delay      :  1.532
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.277       1.532         ntR2500          
 CLMA_45_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl/CLK

 CLMA_45_696/CR2                   tco                   0.123       1.655 f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[1]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.053       1.708         ms7210_ctrl_iic_top_inst/iic_dri/receiv_data [2]
 CLMA_45_696/M3                                                            f       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/D

 Data arrival time                                                   1.708         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.325       1.816         ntR2500          
 CLMA_45_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/receiv_data[3]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.284       1.532                          
 clock uncertainty                                       0.000       1.532                          

 Hold time                                               0.027       1.559                          

 Data required time                                                  1.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.559                          
 Data arrival time                                                   1.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.501
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.292       1.783         ntR2497          
 CLMS_207_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/CLK

 CLMS_207_721/CR0                  tco                   0.141       1.924 f       sd_ctrl_inst/sd_init_inst/miso_dly/opit_0/Q
                                   net (fanout=4)        0.383       2.307         sd_ctrl_inst/sd_init_inst/miso_dly
 CLMA_243_726/Y0                   td                    0.070       2.377 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[0]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.230       2.607         sd_ctrl_inst/sd_read_inst/_N54409
 CLMA_243_720/Y1                   td                    0.066       2.673 f       sd_ctrl_inst/sd_read_inst/N409/LUT6_inst_perm/L6
                                   net (fanout=1)        0.255       2.928         sd_ctrl_inst/sd_read_inst/N409
 CLMA_231_715/B4                                                           f       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.928         Logic Levels: 2  
                                                                                   Logic: 0.277ns(24.192%), Route: 0.868ns(75.808%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097    1000.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.246    1001.501         ntR2496          
 CLMA_231_715/CLK                                                          r       sd_ctrl_inst/sd_read_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.141    1001.642                          
 clock uncertainty                                      -0.150    1001.492                          

 Setup time                                             -0.076    1001.416                          

 Data required time                                               1001.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.416                          
 Data arrival time                                                   2.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.488                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I2
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.498
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.292       1.783         ntR2497          
 CLMS_207_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/CLK

 CLMS_207_721/CR1                  tco                   0.142       1.925 f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L5Q
                                   net (fanout=8)        0.326       2.251         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [1]
 CLMS_207_721/Y1                   td                    0.100       2.351 f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[1]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.182       2.533         sd_ctrl_inst/sd_init_inst/_N54311
 CLMA_219_721/Y2                   td                    0.040       2.573 r       sd_ctrl_inst/sd_init_inst/N289_12/gateop_perm/L6
                                   net (fanout=2)        0.142       2.715         sd_ctrl_inst/sd_init_inst/N289
 CLMA_219_720/A2                                                           r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/I2

 Data arrival time                                                   2.715         Logic Levels: 2  
                                                                                   Logic: 0.282ns(30.258%), Route: 0.650ns(69.742%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097    1000.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.243    1001.498         ntR2496          
 CLMA_219_720/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.141    1001.639                          
 clock uncertainty                                      -0.150    1001.489                          

 Setup time                                             -0.120    1001.369                          

 Data required time                                               1001.369                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.369                          
 Data arrival time                                                   2.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.654                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CE
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.502
  Launch Clock Delay      :  1.782
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.291       1.782         ntR2496          
 CLMA_219_720/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/CLK

 CLMA_219_720/Q0                   tco                   0.125       1.907 f       sd_ctrl_inst/sd_init_inst/ack_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=3)        0.083       1.990         sd_ctrl_inst/sd_init_inst/ack_en
 CLMA_219_720/CR0                  td                    0.139       2.129 f       CLKROUTE_52/CR   
                                   net (fanout=7)        0.076       2.205         ntR2367          
 CLMA_219_721/Y3                   td                    0.122       2.327 f       sd_ctrl_inst/sd_init_inst/N435_5/LUT6_inst_perm/L6
                                   net (fanout=16)       0.341       2.668         sd_ctrl_inst/sd_init_inst/N435
 CLMS_207_703/CE                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CE

 Data arrival time                                                   2.668         Logic Levels: 2  
                                                                                   Logic: 0.386ns(43.567%), Route: 0.500ns(56.433%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635    1000.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097    1000.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1001.060         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.247    1001.502         ntR2497          
 CLMS_207_703/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CLK
 clock pessimism                                         0.141    1001.643                          
 clock uncertainty                                      -0.150    1001.493                          

 Setup time                                             -0.072    1001.421                          

 Data required time                                               1001.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.421                          
 Data arrival time                                                   2.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.753                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/D
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.786
  Launch Clock Delay      :  1.500
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097       0.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.245       1.500         ntR2496          
 CLMA_219_708/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl/CLK

 CLMA_219_708/CR0                  tco                   0.123       1.623 f       sd_ctrl_inst/sd_init_inst/ack_data[26]/opit_0_srl/CR0
                                   net (fanout=1)        0.245       1.868         sd_ctrl_inst/sd_init_inst/ack_data [27]
 CLMS_207_703/M0                                                           f       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/D

 Data arrival time                                                   1.868         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.424%), Route: 0.245ns(66.576%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.295       1.786         ntR2497          
 CLMS_207_703/CLK                                                          r       sd_ctrl_inst/sd_init_inst/ack_data[28]/opit_0_srl/CLK
 clock pessimism                                        -0.141       1.645                          
 clock uncertainty                                       0.000       1.645                          

 Hold time                                              -0.028       1.617                          

 Data required time                                                  1.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.617                          
 Data arrival time                                                   1.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097       0.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.236       1.491         ntR2496          
 CLMA_291_780/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm/CLK

 CLMA_291_780/CR0                  tco                   0.123       1.614 f       sd_ctrl_inst/sd_read_inst/rd_data_reg[10]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.102       1.716         sd_ctrl_inst/sd_read_inst/rd_data_reg [10]
 CLMA_291_780/B3                                                           f       sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm/I3

 Data arrival time                                                   1.716         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_5      
 HCKB_213_535/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=50)       0.284       1.775         ntR2496          
 CLMA_291_780/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data_reg[12]/opit_0_L6QL5Q_perm/CLK
 clock pessimism                                        -0.284       1.491                          
 clock uncertainty                                       0.000       1.491                          

 Hold time                                              -0.026       1.465                          

 Data required time                                                  1.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.465                          
 Data arrival time                                                   1.716                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/CLK
Endpoint    : sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/I3
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  1.499
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.635       0.635         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.097       0.732 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.060         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.244       1.499         ntR2497          
 CLMS_207_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/CLK

 CLMS_207_721/CR2                  tco                   0.123       1.622 f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/L5Q
                                   net (fanout=7)        0.103       1.725         sd_ctrl_inst/sd_init_inst/cnt_ack_bit [0]
 CLMS_207_721/C3                                                           f       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/I3

 Data arrival time                                                   1.725         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.425%), Route: 0.103ns(45.575%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT1                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=2)        0.758       0.758         nt_sd_clk        
 USCM_215_588/CLKOUT               td                    0.115       0.873 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.258         ntclkbufg_5      
 HCKB_213_515/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=9)        0.292       1.783         ntR2497          
 CLMS_207_721/CLK                                                          r       sd_ctrl_inst/sd_init_inst/cnt_ack_bit[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.284       1.499                          
 clock uncertainty                                       0.000       1.499                          

 Hold time                                              -0.028       1.471                          

 Data required time                                                  1.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.471                          
 Data arrival time                                                   1.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.310
  Launch Clock Delay      :  1.551
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.317       1.551         ntR2498          
 CLMS_327_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_327_523/CR3                  tco                   0.140       1.691 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.227       1.918         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10]
 CLMA_333_523/Y0                   td                    0.125       2.043 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=2)        0.231       2.274         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152
 CLMA_333_535/Y1                   td                    0.070       2.344 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.242       2.586         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_333_517/Y0                   td                    0.062       2.648 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.307       2.955         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_327_535/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   2.955         Logic Levels: 3  
                                                                                   Logic: 0.397ns(28.276%), Route: 1.007ns(71.724%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.270    1001.310         ntR2498          
 CLMS_327_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.227    1001.537                          
 clock uncertainty                                      -0.150    1001.387                          

 Setup time                                             -0.116    1001.271                          

 Data required time                                               1001.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.271                          
 Data arrival time                                                   2.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.316                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.310
  Launch Clock Delay      :  1.551
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.317       1.551         ntR2498          
 CLMS_327_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_327_523/CR3                  tco                   0.140       1.691 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.227       1.918         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10]
 CLMA_333_523/Y0                   td                    0.125       2.043 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=2)        0.231       2.274         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152
 CLMA_333_535/Y1                   td                    0.070       2.344 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.242       2.586         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_333_517/Y0                   td                    0.062       2.648 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.307       2.955         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_327_535/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   2.955         Logic Levels: 3  
                                                                                   Logic: 0.397ns(28.276%), Route: 1.007ns(71.724%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.270    1001.310         ntR2498          
 CLMS_327_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[14]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.227    1001.537                          
 clock uncertainty                                      -0.150    1001.387                          

 Setup time                                             -0.116    1001.271                          

 Data required time                                               1001.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.271                          
 Data arrival time                                                   2.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.316                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.310
  Launch Clock Delay      :  1.551
  Clock Pessimism Removal :  0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.317       1.551         ntR2498          
 CLMS_327_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_327_523/CR3                  tco                   0.140       1.691 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=2)        0.227       1.918         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [10]
 CLMA_333_523/Y0                   td                    0.125       2.043 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_27/LUT6_inst_perm/L6
                                   net (fanout=2)        0.231       2.274         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N54152
 CLMA_333_535/Y1                   td                    0.070       2.344 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43_1/gateop_perm/L6
                                   net (fanout=11)       0.242       2.586         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N49
 CLMA_333_517/Y0                   td                    0.062       2.648 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/signal_deb_pre/opit_0_inv_L5Q_perm/L6
                                   net (fanout=7)        0.307       2.955         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMS_327_535/CE                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   2.955         Logic Levels: 3  
                                                                                   Logic: 0.397ns(28.276%), Route: 1.007ns(71.724%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.270    1001.310         ntR2498          
 CLMS_327_535/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[16]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.227    1001.537                          
 clock uncertainty                                      -0.150    1001.387                          

 Setup time                                             -0.116    1001.271                          

 Data required time                                               1001.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.271                          
 Data arrival time                                                   2.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.316                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.555
  Launch Clock Delay      :  1.313
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.273       1.313         ntR2498          
 CLMA_357_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm/CLK

 CLMA_357_517/Q0                   tco                   0.103       1.416 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=9)        0.060       1.476         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt [6]
 CLMA_357_516/B3                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm/I3

 Data arrival time                                                   1.476         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.190%), Route: 0.060ns(36.810%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.321       1.555         ntR2498          
 CLMA_357_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.227       1.328                          
 clock uncertainty                                       0.000       1.328                          

 Hold time                                              -0.021       1.307                          

 Data required time                                                  1.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.307                          
 Data arrival time                                                   1.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.553
  Launch Clock Delay      :  1.310
  Clock Pessimism Removal :  -0.227

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.270       1.310         ntR2498          
 CLMS_345_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_345_517/Q3                   tco                   0.103       1.413 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.059       1.472         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [1]
 CLMA_345_516/A3                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   1.472         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.580%), Route: 0.059ns(36.420%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.319       1.553         ntR2498          
 CLMA_345_516/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.227       1.326                          
 clock uncertainty                                       0.000       1.326                          

 Hold time                                              -0.028       1.298                          

 Data required time                                                  1.298                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.298                          
 Data arrival time                                                   1.472                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9]/opit_0_inv/D
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.553
  Launch Clock Delay      :  1.310
  Clock Pessimism Removal :  -0.242

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.270       1.310         ntR2498          
 CLMS_345_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_345_517/Q1                   tco                   0.103       1.413 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[8]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.056       1.469         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg [8]
 CLMS_345_517/M2                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9]/opit_0_inv/D

 Data arrival time                                                   1.469         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.319       1.553         ntR2498          
 CLMS_345_517/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/state_reg[9]/opit_0_inv/CLK
 clock pessimism                                        -0.242       1.311                          
 clock uncertainty                                       0.000       1.311                          

 Hold time                                              -0.025       1.286                          

 Data required time                                                  1.286                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.286                          
 Data arrival time                                                   1.469                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.174
  Launch Clock Delay      :  2.476
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.310       2.476         ntR2507          
 CLMA_315_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_708/Q0                   tco                   0.125       2.601 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=214)      0.835       3.436         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_303_612/Y1                   td                    0.066       3.502 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.662         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_303_606/Y2                   td                    0.039       3.701 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.143       3.844         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458
 CLMA_303_606/Y1                   td                    0.070       3.914 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       4.208         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_303_612/Y2                   td                    0.066       4.274 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=18)       0.356       4.630         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_291_630/CR2                  td                    0.133       4.763 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.160       4.923         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53629_2
 CLMA_291_624/CR0                  td                    0.167       5.090 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.387       5.477         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_291_607/Y2                   td                    0.039       5.516 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.160       5.676         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_291_613/Y2                   td                    0.066       5.742 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[14]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.309       6.051         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16319
 CLMS_291_607/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   6.051         Logic Levels: 8  
                                                                                   Logic: 0.771ns(21.566%), Route: 2.804ns(78.434%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.277     997.826         ntR2506          
 CLMS_291_607/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.348                          
 clock uncertainty                                      -0.150    1002.198                          

 Setup time                                             -0.080    1002.118                          

 Data required time                                               1002.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.118                          
 Data arrival time                                                   6.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.067                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.174
  Launch Clock Delay      :  2.476
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.310       2.476         ntR2507          
 CLMA_315_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_708/Q0                   tco                   0.125       2.601 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=214)      0.835       3.436         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_303_612/Y1                   td                    0.066       3.502 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.662         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_303_606/Y2                   td                    0.039       3.701 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.143       3.844         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458
 CLMA_303_606/Y1                   td                    0.070       3.914 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       4.208         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_303_612/Y2                   td                    0.066       4.274 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=18)       0.356       4.630         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_291_630/CR2                  td                    0.133       4.763 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.160       4.923         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53629_2
 CLMA_291_624/CR0                  td                    0.167       5.090 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.387       5.477         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMS_291_607/Y2                   td                    0.039       5.516 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.227       5.743         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMS_285_607/Y1                   td                    0.122       5.865 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[15]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       6.025         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16320
 CLMA_291_606/B5                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   6.025         Logic Levels: 8  
                                                                                   Logic: 0.827ns(23.302%), Route: 2.722ns(76.698%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.277     997.826         ntR2506          
 CLMA_291_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.522    1002.348                          
 clock uncertainty                                      -0.150    1002.198                          

 Setup time                                             -0.049    1002.149                          

 Data required time                                               1002.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.149                          
 Data arrival time                                                   6.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.124                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.174
  Launch Clock Delay      :  2.476
  Clock Pessimism Removal :  4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.310       2.476         ntR2507          
 CLMA_315_708/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/CLK

 CLMA_315_708/Q0                   tco                   0.125       2.601 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=214)      0.835       3.436         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_done
 CLMA_303_612/Y1                   td                    0.066       3.502 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=1)        0.160       3.662         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/w_phy_cke [0]
 CLMA_303_606/Y2                   td                    0.039       3.701 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_4/LUT6_inst_perm/L6
                                   net (fanout=1)        0.143       3.844         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/_N55458
 CLMA_303_606/Y1                   td                    0.070       3.914 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N173_5/LUT6_inst_perm/L6
                                   net (fanout=1)        0.294       4.208         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/read_cmd [0]
 CLMA_303_612/Y2                   td                    0.066       4.274 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux_r1[0]/opit_0_inv_L6QL5Q1_perm/L6
                                   net (fanout=18)       0.162       4.436         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_cmd_mux [0]
 CLMA_303_624/CR2                  td                    0.168       4.604 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_5[2]_2/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.143       4.747         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/_N53567_2
 CLMA_303_624/CR0                  td                    0.171       4.918 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped_14[2]_muxf7_perm/L7
                                   net (fanout=5)        0.161       5.079         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/read_en_slipped [2]
 CLMA_303_613/Y2                   td                    0.125       5.204 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_r2[2]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=2)        0.521       5.725         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_pulse_src [2]
 CLMA_309_612/Y2                   td                    0.070       5.795 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.227       6.022         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/_N16307
 CLMA_303_613/D3                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   6.022         Logic Levels: 8  
                                                                                   Logic: 0.900ns(25.381%), Route: 2.646ns(74.619%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.277     997.826         ntR2507          
 CLMA_303_613/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         4.617    1002.443                          
 clock uncertainty                                      -0.150    1002.293                          

 Setup time                                             -0.080    1002.213                          

 Data required time                                               1002.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.213                          
 Data arrival time                                                   6.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.191                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[23]/opit_0_inv_32X2DL6QL5Q/DIH
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.483
  Launch Clock Delay      :  -2.187
  Clock Pessimism Removal :  -4.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.264      -2.187         ntR2506          
 CLMA_249_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/CLK

 CLMA_249_577/Q0                   tco                   0.103      -2.084 r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[18]/opit_0_inv/Q
                                   net (fanout=2)        0.210      -1.874         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/dcd_wr_addr [18]
 CLMS_267_583/AD                                                           r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[23]/opit_0_inv_32X2DL6QL5Q/DIH

 Data arrival time                                                  -1.874         Logic Levels: 0  
                                                                                   Logic: 0.103ns(32.907%), Route: 0.210ns(67.093%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.317       2.483         ntR2506          
 CLMS_267_583/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[23]/opit_0_inv_32X2DL6QL5Q/CLK
 clock pessimism                                        -4.617      -2.134                          
 clock uncertainty                                       0.000      -2.134                          

 Hold time                                               0.159      -1.975                          

 Data required time                                                 -1.975                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -1.975                          
 Data arrival time                                                  -1.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[0]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.484
  Launch Clock Delay      :  -2.181
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.270      -2.181         ntR2506          
 CLMA_291_570/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_291_570/Q1                   tco                   0.109      -2.072 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.wptr[1]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=9)        0.168      -1.904         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [0]
 CLMS_285_571/D0                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[0]

 Data arrival time                                                  -1.904         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.350%), Route: 0.168ns(60.650%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.318       2.484         ntR2506          
 CLMS_285_571/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.650      -2.166                          
 clock uncertainty                                       0.000      -2.166                          

 Hold time                                               0.161      -2.005                          

 Data required time                                                 -2.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.005                          
 Data arrival time                                                  -1.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[4]
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.484
  Launch Clock Delay      :  -2.181
  Clock Pessimism Removal :  -4.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.270      -2.181         ntR2506          
 CLMS_285_577/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/CLK

 CLMS_285_577/Q0                   tco                   0.109      -2.072 f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr/SYN_CTRL.waddr_msb/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.168      -1.904         ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
 CLMS_285_571/D4                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/WADDR[4]

 Data arrival time                                                  -1.904         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.350%), Route: 0.168ns(60.650%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.318       2.484         ntR2506          
 CLMS_285_571/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0/mem/ram32x1d/CLK
 clock pessimism                                        -4.650      -2.166                          
 clock uncertainty                                       0.000      -2.166                          

 Hold time                                               0.161      -2.005                          

 Data required time                                                 -2.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.005                          
 Data arrival time                                                  -1.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.471  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.504
  Launch Clock Delay      :  2.159
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.392       1.883         ntR2457          
 CLMA_219_666/CR0                  td                    0.131       2.014 r       CLKROUTE_141/CR  
                                   net (fanout=4)        0.145       2.159         ntR2460          
 CLMA_225_666/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK

 CLMA_225_666/Q3                   tco                   0.125       2.284 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164       2.448         data_rd_ctrl_inst/cnt_wait [12]
 CLMA_219_673/Y0                   td                    0.100       2.548 f       data_rd_ctrl_inst/N113_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.558       3.106         data_rd_ctrl_inst/_N54384
 CLMA_219_751/CR2                  td                    0.139       3.245 f       CLKROUTE_1/CR    
                                   net (fanout=1)        0.634       3.879         ntR2317          
 CLMA_219_673/Y1                   td                    0.039       3.918 f       data_rd_ctrl_inst/N113_26/LUT6_inst_perm/L6
                                   net (fanout=25)       0.816       4.734         data_rd_ctrl_inst/N169 [0]
 CLMA_225_666/CR0                  td                    0.139       4.873 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.677       5.550         ntR2425          
 CLMA_225_654/COUT                 td                    0.198       5.748 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.748         data_rd_ctrl_inst/_N11154
 CLMA_225_660/COUT                 td                    0.056       5.804 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.804         data_rd_ctrl_inst/_N11158
 CLMA_225_666/COUT                 td                    0.056       5.860 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.860         data_rd_ctrl_inst/_N11162
 CLMA_225_672/COUT                 td                    0.056       5.916 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.916         data_rd_ctrl_inst/_N11166
 CLMA_225_678/COUT                 td                    0.056       5.972 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.972         data_rd_ctrl_inst/_N11170
 CLMA_225_684/COUT                 td                    0.046       6.018 r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.018         data_rd_ctrl_inst/_N11174
 CLMA_225_690/CIN                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CIN

 Data arrival time                                                   6.018         Logic Levels: 10 
                                                                                   Logic: 1.010ns(26.173%), Route: 2.849ns(73.827%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.249    1001.504         ntR2459          
 CLMA_225_690/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[25]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.184    1001.688                          
 clock uncertainty                                      -0.150    1001.538                          

 Setup time                                             -0.057    1001.481                          

 Data required time                                               1001.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.481                          
 Data arrival time                                                   6.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.463                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[21]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.470  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.505
  Launch Clock Delay      :  2.159
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.392       1.883         ntR2457          
 CLMA_219_666/CR0                  td                    0.131       2.014 r       CLKROUTE_141/CR  
                                   net (fanout=4)        0.145       2.159         ntR2460          
 CLMA_225_666/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK

 CLMA_225_666/Q3                   tco                   0.125       2.284 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164       2.448         data_rd_ctrl_inst/cnt_wait [12]
 CLMA_219_673/Y0                   td                    0.100       2.548 f       data_rd_ctrl_inst/N113_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.558       3.106         data_rd_ctrl_inst/_N54384
 CLMA_219_751/CR2                  td                    0.139       3.245 f       CLKROUTE_1/CR    
                                   net (fanout=1)        0.634       3.879         ntR2317          
 CLMA_219_673/Y1                   td                    0.039       3.918 f       data_rd_ctrl_inst/N113_26/LUT6_inst_perm/L6
                                   net (fanout=25)       0.816       4.734         data_rd_ctrl_inst/N169 [0]
 CLMA_225_666/CR0                  td                    0.139       4.873 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.677       5.550         ntR2425          
 CLMA_225_654/COUT                 td                    0.198       5.748 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.748         data_rd_ctrl_inst/_N11154
 CLMA_225_660/COUT                 td                    0.056       5.804 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.804         data_rd_ctrl_inst/_N11158
 CLMA_225_666/COUT                 td                    0.056       5.860 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.860         data_rd_ctrl_inst/_N11162
 CLMA_225_672/COUT                 td                    0.056       5.916 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.916         data_rd_ctrl_inst/_N11166
 CLMA_225_678/COUT                 td                    0.046       5.962 r       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.962         data_rd_ctrl_inst/_N11170
 CLMA_225_684/CIN                                                          r       data_rd_ctrl_inst/cnt_wait[21]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.962         Logic Levels: 9  
                                                                                   Logic: 0.954ns(25.085%), Route: 2.849ns(74.915%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.250    1001.505         ntR2459          
 CLMA_225_684/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.184    1001.689                          
 clock uncertainty                                      -0.150    1001.539                          

 Setup time                                             -0.057    1001.482                          

 Data required time                                               1001.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.482                          
 Data arrival time                                                   5.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.520                          
====================================================================================================

====================================================================================================

Startpoint  : data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK
Endpoint    : data_rd_ctrl_inst/cnt_wait[13]/opit_0_AQ_perm/CIN
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.507
  Launch Clock Delay      :  2.159
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.392       1.883         ntR2457          
 CLMA_219_666/CR0                  td                    0.131       2.014 r       CLKROUTE_141/CR  
                                   net (fanout=4)        0.145       2.159         ntR2460          
 CLMA_225_666/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/CLK

 CLMA_225_666/Q3                   tco                   0.125       2.284 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.164       2.448         data_rd_ctrl_inst/cnt_wait [12]
 CLMA_219_673/Y0                   td                    0.100       2.548 f       data_rd_ctrl_inst/N113_16/LUT6_inst_perm/L6
                                   net (fanout=1)        0.558       3.106         data_rd_ctrl_inst/_N54384
 CLMA_219_751/CR2                  td                    0.139       3.245 f       CLKROUTE_1/CR    
                                   net (fanout=1)        0.634       3.879         ntR2317          
 CLMA_219_673/Y1                   td                    0.039       3.918 f       data_rd_ctrl_inst/N113_26/LUT6_inst_perm/L6
                                   net (fanout=25)       0.816       4.734         data_rd_ctrl_inst/N169 [0]
 CLMA_225_666/CR0                  td                    0.139       4.873 f       CLKROUTE_110/CR  
                                   net (fanout=3)        0.677       5.550         ntR2425          
 CLMA_225_654/COUT                 td                    0.198       5.748 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.748         data_rd_ctrl_inst/_N11154
 CLMA_225_660/COUT                 td                    0.056       5.804 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.804         data_rd_ctrl_inst/_N11158
 CLMA_225_666/COUT                 td                    0.046       5.850 r       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.850         data_rd_ctrl_inst/_N11162
 CLMA_225_672/CIN                                                          r       data_rd_ctrl_inst/cnt_wait[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.850         Logic Levels: 7  
                                                                                   Logic: 0.842ns(22.812%), Route: 2.849ns(77.188%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.252    1001.507         ntR2459          
 CLMA_225_672/CLK                                                          r       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.184    1001.691                          
 clock uncertainty                                      -0.150    1001.541                          

 Setup time                                             -0.057    1001.484                          

 Data required time                                               1001.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.484                          
 Data arrival time                                                   5.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.634                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_read_inst/rd_data[15]/opit_0_L6QL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/DA0[7]
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.100  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.775
  Launch Clock Delay      :  1.491
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.060         ntclkbufg_1      
 HCKB_213_527/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_11/CLKOUT
                                   net (fanout=10)       0.236       1.491         ntR2465          
 CLMS_291_781/CLK                                                          r       sd_ctrl_inst/sd_read_inst/rd_data[15]/opit_0_L6QL5Q_perm/CLK

 CLMS_291_781/CR3                  tco                   0.122       1.613 f       sd_ctrl_inst/sd_read_inst/rd_data[15]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.243       1.856         sd_rd_data[15]   
 DRM_298_768/DA0[7]                                                        f       ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/DA0[7]

 Data arrival time                                                   1.856         Logic Levels: 0  
                                                                                   Logic: 0.122ns(33.425%), Route: 0.243ns(66.575%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.284       1.775         ntR2459          
 DRM_298_768/CLKA[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U_ipm2l_fifo_wr_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 clock pessimism                                        -0.184       1.591                          
 clock uncertainty                                       0.000       1.591                          

 Hold time                                               0.014       1.605                          

 Data required time                                                  1.605                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.605                          
 Data arrival time                                                   1.856                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/generate_module[2].mydebugger_inst/trigdone/opit_0/CLK
Endpoint    : debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.236
  Launch Clock Delay      :  1.875
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.060         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.331       1.586         ntR2464          
 CLMA_261_372/CR1                  td                    0.118       1.704 r       CLKROUTE_152/CR  
                                   net (fanout=4)        0.171       1.875         ntR2482          
 CLMA_273_372/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/trigdone/opit_0/CLK

 CLMA_273_372/CR0                  tco                   0.123       1.998 f       debugtest_top_inst/generate_module[2].mydebugger_inst/trigdone/opit_0/Q
                                   net (fanout=5)        0.101       2.099         debugtest_top_inst/trigdone [2]
 CLMA_273_372/B4                                                           f       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/I4

 Data arrival time                                                   2.099         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.911%), Route: 0.101ns(45.089%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.398       1.889         ntR2464          
 CLMA_261_372/CR1                  td                    0.135       2.024 r       CLKROUTE_152/CR  
                                   net (fanout=4)        0.212       2.236         ntR2482          
 CLMA_273_372/CLK                                                          r       debugtest_top_inst/generate_module[2].mydebugger_inst/state_reg[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       1.876                          
 clock uncertainty                                       0.000       1.876                          

 Hold time                                              -0.028       1.848                          

 Data required time                                                  1.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.848                          
 Data arrival time                                                   2.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/CLK
Endpoint    : debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/I4
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  1.507
  Clock Pessimism Removal :  -0.284

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.060         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.252       1.507         ntR2464          
 CLMA_291_468/CLK                                                          r       debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/CLK

 CLMA_291_468/CR0                  tco                   0.123       1.630 f       debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.102       1.732         debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/testport_d1
 CLMA_291_468/B4                                                           f       debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/I4

 Data arrival time                                                   1.732         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.301       1.792         ntR2464          
 CLMA_291_468/CLK                                                          r       debugtest_top_inst/genblk3[0].genblk1[13].trigger_1bit_inst/trig_en/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.284       1.508                          
 clock uncertainty                                       0.000       1.508                          

 Hold time                                              -0.028       1.480                          

 Data required time                                                  1.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.480                          
 Data arrival time                                                   1.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.321       2.621         ntR2503          
 CLMS_327_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_327_49/Q0                    tco                   0.125       2.746 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.284       3.030         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_60/Y1                    td                    0.125       3.155 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.269       3.424         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_333_42/RSCO                  td                    0.056       3.480 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.480         ntR874           
 CLMA_333_48/RSCO                  td                    0.049       3.529 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/RSCO
                                   net (fanout=4)        0.000       3.529         ntR873           
 CLMA_333_54/RSCI                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.529         Logic Levels: 3  
                                                                                   Logic: 0.355ns(39.097%), Route: 0.553ns(60.903%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.273    1002.231         ntR2503          
 CLMA_333_54/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[15]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.342    1002.573                          
 clock uncertainty                                      -0.050    1002.523                          

 Recovery time                                          -0.116    1002.407                          

 Data required time                                               1002.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.407                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.878                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.231
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.321       2.621         ntR2503          
 CLMS_327_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_327_49/Q0                    tco                   0.125       2.746 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.284       3.030         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_60/Y1                    td                    0.125       3.155 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.269       3.424         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMA_333_42/RSCO                  td                    0.056       3.480 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.480         ntR874           
 CLMA_333_48/RSCO                  td                    0.049       3.529 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[12]/opit_0_AQ/RSCO
                                   net (fanout=4)        0.000       3.529         ntR873           
 CLMA_333_54/RSCI                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.529         Logic Levels: 3  
                                                                                   Logic: 0.355ns(39.097%), Route: 0.553ns(60.903%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.273    1002.231         ntR2503          
 CLMA_333_54/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.342    1002.573                          
 clock uncertainty                                      -0.050    1002.523                          

 Recovery time                                          -0.116    1002.407                          

 Data required time                                               1002.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.407                          
 Data arrival time                                                   3.529                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.878                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.232
  Launch Clock Delay      :  2.621
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.321       2.621         ntR2503          
 CLMS_327_49/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMS_327_49/Q0                    tco                   0.125       2.746 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/wtchdg_rst_n/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=1)        0.284       3.030         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/wtchdg_rstn_0
 CLMA_315_60/Y1                    td                    0.125       3.155 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=10)       0.348       3.503         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/N0
 CLMS_327_37/RSCO                  td                    0.056       3.559 r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.559         ntR872           
 CLMS_327_43/RSCI                                                          r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.559         Logic Levels: 2  
                                                                                   Logic: 0.306ns(32.623%), Route: 0.632ns(67.377%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104    1000.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.274    1002.232         ntR2503          
 CLMS_327_43/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/cntr[0]/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.375    1002.607                          
 clock uncertainty                                      -0.050    1002.557                          

 Recovery time                                          -0.116    1002.441                          

 Data required time                                               1002.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.441                          
 Data arrival time                                                   3.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.882                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.619
  Launch Clock Delay      :  2.228
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.270       2.228         ntR2503          
 CLMS_327_61/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMS_327_61/CR0                   tco                   0.123       2.351 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=17)       0.102       2.453         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_327_60/RS                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   2.453         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.319       2.619         ntR2503          
 CLMA_327_60/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.375       2.244                          
 clock uncertainty                                       0.000       2.244                          

 Removal time                                           -0.038       2.206                          

 Data required time                                                  2.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.206                          
 Data arrival time                                                   2.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.619
  Launch Clock Delay      :  2.228
  Clock Pessimism Removal :  -0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.270       2.228         ntR2503          
 CLMS_327_61/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CLK

 CLMS_327_61/CR0                   tco                   0.123       2.351 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_rstn_sync/sig_async_ff/opit_0_srl/CR0
                                   net (fanout=17)       0.102       2.453         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/s_pll_rstn_0
 CLMA_327_60/RS                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   2.453         Logic Levels: 0  
                                                                                   Logic: 0.123ns(54.667%), Route: 0.102ns(45.333%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.319       2.619         ntR2503          
 CLMA_327_60/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.375       2.244                          
 clock uncertainty                                       0.000       2.244                          

 Removal time                                           -0.038       2.206                          

 Data required time                                                  2.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.206                          
 Data arrival time                                                   2.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK
Endpoint    : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm/RS
Path Group  : hdmi_top|sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.619
  Launch Clock Delay      :  2.231
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.273       2.231         ntR2503          
 CLMA_333_54/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/CLK

 CLMA_333_54/Q3                    tco                   0.109       2.340 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll_rst_fsm_0/o_pll_done/opit_0_L6Q_perm/L6Q
                                   net (fanout=52)       0.183       2.523         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/o_pll_done_0
 CLMA_345_78/RS                                                            f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.523         Logic Levels: 0  
                                                                                   Logic: 0.109ns(37.329%), Route: 0.183ns(62.671%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.319       2.619         ntR2503          
 CLMA_345_78/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr4[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.342       2.277                          
 clock uncertainty                                       0.000       2.277                          

 Removal time                                           -0.038       2.239                          

 Data required time                                                  2.239                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.239                          
 Data arrival time                                                   2.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.284                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.535
  Launch Clock Delay      :  1.820
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.329       1.820         ntR2500          
 CLMA_21_696/CLK                                                           r       rstn_1ms[8]/opit_0_inv_AQ_perm/CLK

 CLMA_21_696/Q0                    tco                   0.125       1.945 f       rstn_1ms[5]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.251       2.196         rstn_1ms[5]      
 CLMA_21_691/CR0                   td                    0.165       2.361 f       ms7210_ctrl_iic_top_inst/iic_dri/scl_out/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.160       2.521         _N53922          
 CLMA_21_697/Y1                    td                    0.055       2.576 r       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.216       2.792         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_696/RS                                                            r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.792         Logic Levels: 2  
                                                                                   Logic: 0.345ns(35.494%), Route: 0.627ns(64.506%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.280    1001.535         ntR2500          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.236    1001.771                          
 clock uncertainty                                      -0.150    1001.621                          

 Recovery time                                          -0.116    1001.505                          

 Data required time                                               1001.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.505                          
 Data arrival time                                                   2.792                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.713                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.125  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.708
  Launch Clock Delay      :  1.819
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.328       1.819         ntR2500          
 CLMS_27_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMS_27_697/Q1                    tco                   0.125       1.944 f       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.382       2.326         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    f       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   2.326         Logic Levels: 0  
                                                                                   Logic: 0.125ns(24.655%), Route: 0.382ns(75.345%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.453    1001.708         ntR2500          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                         0.236    1001.944                          
 clock uncertainty                                      -0.150    1001.794                          

 Recovery time                                          -0.141    1001.653                          

 Data required time                                               1001.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.653                          
 Data arrival time                                                   2.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.327                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.099  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.681
  Launch Clock Delay      :  1.818
  Clock Pessimism Removal :  0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.327       1.818         ntR2500          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_702/Q0                    tco                   0.125       1.943 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.318       2.261         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   2.261         Logic Levels: 0  
                                                                                   Logic: 0.125ns(28.217%), Route: 0.318ns(71.783%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000    1000.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097    1000.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328    1001.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.426    1001.681         ntR2500          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                         0.236    1001.917                          
 clock uncertainty                                      -0.150    1001.767                          

 Recovery time                                          -0.118    1001.649                          

 Data required time                                               1001.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.649                          
 Data arrival time                                                   2.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.388                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.223  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.993
  Launch Clock Delay      :  1.534
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.279       1.534         ntR2500          
 CLMA_27_702/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/CLK

 CLMA_27_702/Q0                    tco                   0.109       1.643 f       ms7210_ctrl_iic_top_inst/iic_dri/state_reg[4]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.235       1.878         ms7210_ctrl_iic_top_inst/iic_dri/state_reg [4]
 IOLHR_16_690/ISR_IOLHR                                                    f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ISR_IOLHR

 Data arrival time                                                   1.878         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.686%), Route: 0.235ns(68.314%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.502       1.993         ntR2500          
 IOLHR_16_690/ICLK                                                         r       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/ICLK
 clock pessimism                                        -0.236       1.757                          
 clock uncertainty                                       0.000       1.757                          

 Removal time                                           -0.006       1.751                          

 Data required time                                                  1.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.751                          
 Data arrival time                                                   1.878                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK
Endpoint    : hd_scl_obuf/opit_1/OSR_IOLHR
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.019
  Launch Clock Delay      :  1.535
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.280       1.535         ntR2500          
 CLMS_27_697/CLK                                                           r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/CLK

 CLMS_27_697/Q1                    tco                   0.103       1.638 r       ms7210_ctrl_iic_top_inst/iic_dri/trans_en/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.291       1.929         ms7210_ctrl_iic_top_inst/iic_dri/trans_en
 IOLHR_16_696/OSR_IOLHR                                                    r       hd_scl_obuf/opit_1/OSR_IOLHR

 Data arrival time                                                   1.929         Logic Levels: 0  
                                                                                   Logic: 0.103ns(26.142%), Route: 0.291ns(73.858%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.528       2.019         ntR2500          
 IOLHR_16_696/OCLK                                                         r       hd_scl_obuf/opit_1/OCLK
 clock pessimism                                        -0.236       1.783                          
 clock uncertainty                                       0.000       1.783                          

 Removal time                                           -0.051       1.732                          

 Data required time                                                  1.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.732                          
 Data arrival time                                                   1.929                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS
Path Group  : PLL|u_pll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.819
  Launch Clock Delay      :  1.538
  Clock Pessimism Removal :  -0.236

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.097       0.732 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328       1.060         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.283       1.538         ntR2500          
 CLMA_21_684/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_21_684/Q0                    tco                   0.109       1.647 f       rstn_1ms[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=5)        0.169       1.816         rstn_1ms[0]      
 CLMA_21_697/Y1                    td                    0.103       1.919 f       ms7210_ctrl_iic_top_inst/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.165       2.084         ms7210_ctrl_iic_top_inst/N0
 CLMA_27_696/RS                                                            f       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/RS

 Data arrival time                                                   2.084         Logic Levels: 1  
                                                                                   Logic: 0.212ns(38.828%), Route: 0.334ns(61.172%)
----------------------------------------------------------------------------------------------------

 Clock PLL|u_pll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_1075/CLKOUT0                                     0.000       0.000 r       u_pll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         cfg_clk          
 USCM_215_627/CLKOUT               td                    0.115       0.873 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385       1.258         ntclkbufg_4      
 HCKB_213_506/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=128)      0.328       1.819         ntR2500          
 CLMA_27_696/CLK                                                           r       ms7210_ctrl_iic_top_inst/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.236       1.583                          
 clock uncertainty                                       0.000       1.583                          

 Removal time                                           -0.038       1.545                          

 Data required time                                                  1.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.545                          
 Data arrival time                                                   2.084                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.539                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.317
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.099

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.322       1.556         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.125       1.681 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.795       2.476         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_351_661/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/RS

 Data arrival time                                                   2.476         Logic Levels: 0  
                                                                                   Logic: 0.125ns(13.587%), Route: 0.795ns(86.413%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_534/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=1)        0.277    1001.317         ntR2499          
 CLMS_351_661/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv_L6QQ_perm/CLK
 clock pessimism                                         0.099    1001.416                          
 clock uncertainty                                      -0.150    1001.266                          

 Recovery time                                          -0.072    1001.194                          

 Data required time                                               1001.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.194                          
 Data arrival time                                                   2.476                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.718                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.306
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.322       1.556         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.125       1.681 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.467       2.148         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_351_469/RSCO                 td                    0.052       2.200 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.200         ntR862           
 CLMS_351_475/RSCO                 td                    0.049       2.249 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.249         ntR861           
 CLMS_351_481/RSCO                 td                    0.049       2.298 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       2.298         ntR860           
 CLMS_351_487/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/RS

 Data arrival time                                                   2.298         Logic Levels: 3  
                                                                                   Logic: 0.275ns(37.062%), Route: 0.467ns(62.938%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.266    1001.306         ntR2498          
 CLMS_351_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/ddrphy_cpd_done/opit_0_inv_srl/CLK
 clock pessimism                                         0.194    1001.500                          
 clock uncertainty                                      -0.150    1001.350                          

 Recovery time                                          -0.116    1001.234                          

 Data required time                                               1001.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.234                          
 Data arrival time                                                   2.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.936                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.306
  Launch Clock Delay      :  1.556
  Clock Pessimism Removal :  0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.322       1.556         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.125       1.681 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.467       2.148         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_351_469/RSCO                 td                    0.052       2.200 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[4]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       2.200         ntR862           
 CLMS_351_475/RSCO                 td                    0.049       2.249 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[8]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.249         ntR861           
 CLMS_351_481/RSCO                 td                    0.049       2.298 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[9]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=3)        0.000       2.298         ntR860           
 CLMS_351_487/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.298         Logic Levels: 3  
                                                                                   Logic: 0.275ns(37.062%), Route: 0.467ns(62.938%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420    1000.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097    1000.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328    1000.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195    1001.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.266    1001.306         ntR2498          
 CLMS_351_487/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/time_out[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.194    1001.500                          
 clock uncertainty                                      -0.150    1001.350                          

 Recovery time                                          -0.116    1001.234                          

 Data required time                                               1001.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.234                          
 Data arrival time                                                   2.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.936                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.557
  Launch Clock Delay      :  1.314
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.274       1.314         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.109       1.423 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.129       1.552         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_345_541/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   1.552         Logic Levels: 0  
                                                                                   Logic: 0.109ns(45.798%), Route: 0.129ns(54.202%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.323       1.557         ntR2498          
 CLMS_345_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[1]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.194       1.363                          
 clock uncertainty                                       0.000       1.363                          

 Removal time                                           -0.038       1.325                          

 Data required time                                                  1.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.325                          
 Data arrival time                                                   1.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.557
  Launch Clock Delay      :  1.314
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.274       1.314         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.109       1.423 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.129       1.552         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMS_345_541/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   1.552         Logic Levels: 0  
                                                                                   Logic: 0.109ns(45.798%), Route: 0.129ns(54.202%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.323       1.557         ntR2498          
 CLMS_345_541/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/state_reg[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.194       1.363                          
 clock uncertainty                                       0.000       1.363                          

 Removal time                                           -0.038       1.325                          

 Data required time                                                  1.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.325                          
 Data arrival time                                                   1.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.558
  Launch Clock Delay      :  1.314
  Clock Pessimism Removal :  -0.194

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       0.420         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.097       0.517 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       0.845         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.195       1.040 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.274       1.314         ntR2498          
 CLMA_357_523/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_357_523/Q0                   tco                   0.109       1.423 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L6Q_LUT6DQL5Q_perm/L6Q
                                   net (fanout=39)       0.234       1.657         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/logic_rstn
 CLMA_351_540/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.657         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.778%), Route: 0.234ns(68.222%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_463/CLKOUT0                                      0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       0.501         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0
 USCM_215_585/CLKOUT               td                    0.115       0.616 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.001         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk
 HCKB_213_492/CLKOUT               td                    0.233       1.234 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=120)      0.324       1.558         ntR2498          
 CLMA_351_540/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.194       1.364                          
 clock uncertainty                                       0.000       1.364                          

 Removal time                                           -0.038       1.326                          

 Data required time                                                  1.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.326                          
 Data arrival time                                                   1.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.487
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.321       2.487         ntR2506          
 CLMA_351_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_522/CR0                  tco                   0.141       2.628 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=668)      1.435       4.063         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_787/RSCO                 td                    0.052       4.115 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       4.115         ntR779           
 CLMA_315_793/RSCO                 td                    0.049       4.164 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=4)        0.000       4.164         ntR778           
 CLMA_315_799/RSCO                 td                    0.049       4.213 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       4.213         ntR777           
 CLMA_315_805/RSCO                 td                    0.049       4.262 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.262         ntR776           
 CLMA_315_811/RSCO                 td                    0.049       4.311 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.311         ntR775           
 CLMA_315_817/RSCO                 td                    0.049       4.360 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=5)        0.000       4.360         ntR774           
 CLMA_315_823/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.360         Logic Levels: 6  
                                                                                   Logic: 0.438ns(23.385%), Route: 1.435ns(76.615%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.236     997.785         ntR2507          
 CLMA_315_823/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.681                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.487
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.321       2.487         ntR2506          
 CLMA_351_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_522/CR0                  tco                   0.141       2.628 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=668)      1.435       4.063         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_787/RSCO                 td                    0.052       4.115 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       4.115         ntR779           
 CLMA_315_793/RSCO                 td                    0.049       4.164 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=4)        0.000       4.164         ntR778           
 CLMA_315_799/RSCO                 td                    0.049       4.213 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       4.213         ntR777           
 CLMA_315_805/RSCO                 td                    0.049       4.262 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.262         ntR776           
 CLMA_315_811/RSCO                 td                    0.049       4.311 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.311         ntR775           
 CLMA_315_817/RSCO                 td                    0.049       4.360 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=5)        0.000       4.360         ntR774           
 CLMA_315_823/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.360         Logic Levels: 6  
                                                                                   Logic: 0.438ns(23.385%), Route: 1.435ns(76.615%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.236     997.785         ntR2507          
 CLMA_315_823/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.681                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  -2.215
  Launch Clock Delay      :  2.487
  Clock Pessimism Removal :  4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.321       2.487         ntR2506          
 CLMA_351_522/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_351_522/CR0                  tco                   0.141       2.628 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=668)      1.435       4.063         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_rst_n
 CLMA_315_787/RSCO                 td                    0.052       4.115 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[30]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=2)        0.000       4.115         ntR779           
 CLMA_315_793/RSCO                 td                    0.049       4.164 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[14]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=4)        0.000       4.164         ntR778           
 CLMA_315_799/RSCO                 td                    0.049       4.213 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/cnt[7]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=3)        0.000       4.213         ntR777           
 CLMA_315_805/RSCO                 td                    0.049       4.262 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_delay_even[2]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.262         ntR776           
 CLMA_315_811/RSCO                 td                    0.049       4.311 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.311         ntR775           
 CLMA_315_817/RSCO                 td                    0.049       4.360 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice/ddrphy_wdata_path_adj/phy_wrdata_r[11]/opit_0_inv_L6QQ_perm/RSCO
                                   net (fanout=5)        0.000       4.360         ntR774           
 CLMA_315_823/RSCI                                                         r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm/RS

 Data arrival time                                                   4.360         Logic Levels: 6  
                                                                                   Logic: 0.438ns(23.385%), Route: 1.435ns(76.615%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000    1000.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000    1000.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491     996.509 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420     996.929         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097     997.026 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328     997.354         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195     997.549 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.236     997.785         ntR2507          
 CLMA_315_823/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqsi_rdel_cal/dqs_even_gray[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         4.522    1002.307                          
 clock uncertainty                                      -0.150    1002.157                          

 Recovery time                                          -0.116    1002.041                          

 Data required time                                               1002.041                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.041                          
 Data arrival time                                                   4.360                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.681                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.490
  Launch Clock Delay      :  -2.180
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.271      -2.180         ntR2507          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR0                  tco                   0.123      -2.057 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=313)      0.217      -1.840         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMA_285_606/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv/RS

 Data arrival time                                                  -1.840         Logic Levels: 0  
                                                                                   Logic: 0.123ns(36.176%), Route: 0.217ns(63.824%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.324       2.490         ntR2506          
 CLMA_285_606/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/old_row_addr_array[3][12]/opit_0_inv/CLK
 clock pessimism                                        -4.522      -2.032                          
 clock uncertainty                                       0.000      -2.032                          

 Removal time                                           -0.038      -2.070                          

 Data required time                                                 -2.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.070                          
 Data arrival time                                                  -1.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.490
  Launch Clock Delay      :  -2.180
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.271      -2.180         ntR2507          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR0                  tco                   0.123      -2.057 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=313)      0.217      -1.840         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMS_285_607/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv/RS

 Data arrival time                                                  -1.840         Logic Levels: 0  
                                                                                   Logic: 0.123ns(36.176%), Route: 0.217ns(63.824%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.324       2.490         ntR2506          
 CLMS_285_607/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[35]/opit_0_inv/CLK
 clock pessimism                                        -4.522      -2.032                          
 clock uncertainty                                       0.000      -2.032                          

 Removal time                                           -0.038      -2.070                          

 Data required time                                                 -2.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.070                          
 Data arrival time                                                  -1.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv/RS
Path Group  : ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.490
  Launch Clock Delay      :  -2.180
  Clock Pessimism Removal :  -4.522

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_533/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_16/CLKOUT
                                   net (fanout=2047)     0.271      -2.180         ntR2507          
 CLMA_285_624/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CLK

 CLMA_285_624/CR0                  tco                   0.123      -2.057 f       ddr_rw_inst/axi_ddr_inst/u_ddrc_rstn_sync/sig_async_r1[0]/opit_0_inv_srl/CR0
                                   net (fanout=313)      0.217      -1.840         ddr_rw_inst/axi_ddr_inst/ddrc_rstn
 CLMS_285_607/RS                                                           f       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv/RS

 Data arrival time                                                  -1.840         Logic Levels: 0  
                                                                                   Logic: 0.123ns(36.176%), Route: 0.217ns(63.824%)
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                    0.932       0.932 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.433         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.115       1.548 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.385       1.933         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.233       2.166 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.324       2.490         ntR2506          
 CLMS_285_607/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ips_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[44]/opit_0_inv/CLK
 clock pessimism                                        -4.522      -2.032                          
 clock uncertainty                                       0.000      -2.032                          

 Removal time                                           -0.038      -2.070                          

 Data required time                                                 -2.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 -2.070                          
 Data arrival time                                                  -1.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.503
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.294       1.785         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.351       2.261         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.070       2.331 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.574       2.905         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.139       3.044 f       CLKROUTE_117/CR  
                                   net (fanout=8)        0.604       3.648         ntR2432          
 CLMA_225_654/RSCO                 td                    0.057       3.705 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.705         ntR167           
 CLMA_225_660/RSCO                 td                    0.051       3.756 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.756         ntR166           
 CLMA_225_666/RSCO                 td                    0.051       3.807 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.807         ntR165           
 CLMA_225_672/RSCO                 td                    0.051       3.858 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.858         ntR164           
 CLMA_225_678/RSCO                 td                    0.051       3.909 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.909         ntR163           
 CLMA_225_684/RSCO                 td                    0.051       3.960 f       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.960         ntR162           
 CLMA_225_690/RSCO                 td                    0.051       4.011 f       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.011         ntR161           
 CLMA_225_696/RSCI                                                         f       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.011         Logic Levels: 9  
                                                                                   Logic: 0.697ns(31.312%), Route: 1.529ns(68.688%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.248    1001.503         ntR2459          
 CLMA_225_696/CLK                                                          r       data_rd_ctrl_inst/state_reg[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.141    1001.644                          
 clock uncertainty                                      -0.150    1001.494                          

 Recovery time                                          -0.072    1001.422                          

 Data required time                                               1001.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.422                          
 Data arrival time                                                   4.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.411                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.141  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.503
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.294       1.785         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.351       2.261         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.070       2.331 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.574       2.905         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.139       3.044 f       CLKROUTE_117/CR  
                                   net (fanout=8)        0.604       3.648         ntR2432          
 CLMA_225_654/RSCO                 td                    0.057       3.705 f       data_rd_ctrl_inst/cnt_wait[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.705         ntR167           
 CLMA_225_660/RSCO                 td                    0.051       3.756 f       data_rd_ctrl_inst/cnt_wait[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.756         ntR166           
 CLMA_225_666/RSCO                 td                    0.051       3.807 f       data_rd_ctrl_inst/cnt_wait[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.807         ntR165           
 CLMA_225_672/RSCO                 td                    0.051       3.858 f       data_rd_ctrl_inst/cnt_wait[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.858         ntR164           
 CLMA_225_678/RSCO                 td                    0.051       3.909 f       data_rd_ctrl_inst/cnt_wait[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.909         ntR163           
 CLMA_225_684/RSCO                 td                    0.051       3.960 f       data_rd_ctrl_inst/cnt_wait[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.960         ntR162           
 CLMA_225_690/RSCO                 td                    0.051       4.011 f       data_rd_ctrl_inst/state_reg[0]/opit_0_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.011         ntR161           
 CLMA_225_696/RSCI                                                         f       data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.011         Logic Levels: 9  
                                                                                   Logic: 0.697ns(31.312%), Route: 1.529ns(68.688%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.248    1001.503         ntR2459          
 CLMA_225_696/CLK                                                          r       data_rd_ctrl_inst/state_reg[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.141    1001.644                          
 clock uncertainty                                      -0.150    1001.494                          

 Recovery time                                          -0.072    1001.422                          

 Data required time                                               1001.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.422                          
 Data arrival time                                                   4.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.411                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.499
  Launch Clock Delay      :  1.785
  Clock Pessimism Removal :  0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.294       1.785         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.125       1.910 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.351       2.261         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.070       2.331 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.574       2.905         data_rd_ctrl_inst/N92
 CLMA_219_685/CR2                  td                    0.139       3.044 f       CLKROUTE_117/CR  
                                   net (fanout=8)        0.596       3.640         ntR2432          
 CLMA_231_684/RSCO                 td                    0.057       3.697 f       data_rd_ctrl_inst/rd_addr[4]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.697         ntR174           
 CLMA_231_690/RSCO                 td                    0.051       3.748 f       data_rd_ctrl_inst/rd_addr[8]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.748         ntR173           
 CLMA_231_696/RSCO                 td                    0.051       3.799 f       data_rd_ctrl_inst/rd_addr[12]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.799         ntR172           
 CLMA_231_702/RSCO                 td                    0.051       3.850 f       data_rd_ctrl_inst/rd_addr[16]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.850         ntR171           
 CLMA_231_708/RSCO                 td                    0.051       3.901 f       data_rd_ctrl_inst/rd_addr[20]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.901         ntR170           
 CLMA_231_714/RSCO                 td                    0.051       3.952 f       data_rd_ctrl_inst/rd_addr[24]/opit_0_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.952         ntR169           
 CLMA_231_720/RSCO                 td                    0.051       4.003 f       data_rd_ctrl_inst/rd_addr[28]/opit_0_AQ_perm/RSCO
                                   net (fanout=3)        0.000       4.003         ntR168           
 CLMA_231_726/RSCI                                                         f       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.003         Logic Levels: 9  
                                                                                   Logic: 0.697ns(31.425%), Route: 1.521ns(68.575%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000    1000.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635    1000.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097    1000.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328    1001.060         ntclkbufg_1      
 HCKB_213_537/CLKOUT               td                    0.195    1001.255 r       HCKBROUTE_9/CLKOUT
                                   net (fanout=102)      0.244    1001.499         ntR2459          
 CLMA_231_726/CLK                                                          r       data_rd_ctrl_inst/rd_addr[31]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.141    1001.640                          
 clock uncertainty                                      -0.150    1001.490                          

 Recovery time                                          -0.072    1001.418                          

 Data required time                                               1001.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.418                          
 Data arrival time                                                   4.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.415                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.146  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.788
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.060         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.246       1.501         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.109       1.610 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.259       1.869         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.061       1.930 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.265       2.195         data_rd_ctrl_inst/N92
 CLMA_219_685/RS                                                           f       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.195         Logic Levels: 1  
                                                                                   Logic: 0.170ns(24.496%), Route: 0.524ns(75.504%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.297       1.788         ntR2457          
 CLMA_219_685/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.141       1.647                          
 clock uncertainty                                       0.000       1.647                          

 Removal time                                           -0.038       1.609                          

 Data required time                                                  1.609                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.609                          
 Data arrival time                                                   2.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.586                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.786
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.060         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.246       1.501         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.109       1.610 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.259       1.869         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.061       1.930 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.294       2.224         data_rd_ctrl_inst/N92
 CLMA_219_696/RS                                                           f       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/RS

 Data arrival time                                                   2.224         Logic Levels: 1  
                                                                                   Logic: 0.170ns(23.513%), Route: 0.553ns(76.487%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.295       1.786         ntR2457          
 CLMA_219_696/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[7]/opit_0_L6QL5Q1_perm/CLK
 clock pessimism                                        -0.141       1.645                          
 clock uncertainty                                       0.000       1.645                          

 Removal time                                           -0.038       1.607                          

 Data required time                                                  1.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.607                          
 Data arrival time                                                   2.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.617                          
====================================================================================================

====================================================================================================

Startpoint  : sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK
Endpoint    : data_rd_ctrl_inst/cnt_rd[8]/opit_0_AQ_perm/RS
Path Group  : PLL_2|pll_inst/u_gpll/CLKOUT0
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.787
  Launch Clock Delay      :  1.501
  Clock Pessimism Removal :  -0.141

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.635       0.635         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.097       0.732 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.060         ntclkbufg_1      
 HCKB_213_512/CLKOUT               td                    0.195       1.255 r       HCKBROUTE_12/CLKOUT
                                   net (fanout=8)        0.246       1.501         ntR2456          
 CLMS_207_709/CLK                                                          r       sd_ctrl_inst/sd_init_inst/init_end/opit_0/CLK

 CLMS_207_709/Q0                   tco                   0.109       1.610 f       sd_ctrl_inst/sd_init_inst/init_end/opit_0/Q
                                   net (fanout=7)        0.259       1.869         nt_led[7]        
 CLMA_219_727/Y0                   td                    0.061       1.930 f       data_rd_ctrl_inst/N92/gateop_perm/L6
                                   net (fanout=6)        0.265       2.195         data_rd_ctrl_inst/N92
 CLMA_219_685/RSCO                 td                    0.050       2.245 f       data_rd_ctrl_inst/cnt_rd[3]/opit_0_AQ_perm/RSCO
                                   net (fanout=2)        0.000       2.245         ntR160           
 CLMA_219_691/RSCI                                                         f       data_rd_ctrl_inst/cnt_rd[8]/opit_0_AQ_perm/RS

 Data arrival time                                                   2.245         Logic Levels: 2  
                                                                                   Logic: 0.220ns(29.570%), Route: 0.524ns(70.430%)
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_526/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_8/CLKOUT
                                   net (fanout=28)       0.296       1.787         ntR2457          
 CLMA_219_691/CLK                                                          r       data_rd_ctrl_inst/cnt_rd[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.141       1.646                          
 clock uncertainty                                       0.000       1.646                          

 Removal time                                           -0.038       1.608                          

 Data required time                                                  1.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.608                          
 Data arrival time                                                   2.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.637                          
====================================================================================================

====================================================================================================

Startpoint  : debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK
Endpoint    : led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_top|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.104       0.104         sys_clk          
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         sys_clk_ibuf/ntD 
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_sys_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_2      
 HCKB_213_184/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_13/CLKOUT
                                   net (fanout=147)      0.326       2.626         ntR2503          
 CLMA_357_48/CLK                                                           r       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/CLK

 CLMA_357_48/Q2                    tco                   0.125       2.751 f       debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/o_txlane_done/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=3)        0.416       3.167         debugtest_top_inst/o_txlane_done_2
 CLMA_339_108/Y0                   td                    0.100       3.267 f       debugtest_top_inst/N333/gateop_perm/L6
                                   net (fanout=1)        3.358       6.625         nt_led[3]        
 IOLHR_16_1086/DO_P                td                    0.353       6.978 f       led_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.978         led_obuf[3]/ntO  
 IOBS_0_1086/PAD                   td                    2.022       9.000 f       led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.155       9.155         led[3]           
 E18                                                                       f       led[3] (port)    

 Data arrival time                                                   9.155         Logic Levels: 3  
                                                                                   Logic: 2.600ns(39.822%), Route: 3.929ns(60.178%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : b_out[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.323       1.814         ntR2464          
 DRM_298_582/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_582/QB0[0]                tco                   1.021       2.835 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[0]
                                   net (fanout=1)        0.688       3.523         rd_data[0]       
 CLMA_291_492/Y2                   td                    0.039       3.562 f       debugtest_top_inst/genblk3[0].genblk1[3].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        1.368       4.930         rgb[0]           
 IOLHR_16_462/DO_P                 td                    0.353       5.283 f       b_out_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.283         b_out_obuf[3]/ntO
 IOBS_0_462/PAD                    td                    2.022       7.305 f       b_out_obuf[3]/opit_0/O
                                   net (fanout=1)        0.103       7.408         b_out[3]         
 M22                                                                       f       b_out[3] (port)  

 Data arrival time                                                   7.408         Logic Levels: 3  
                                                                                   Logic: 3.435ns(61.405%), Route: 2.159ns(38.595%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
Endpoint    : r_out[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock PLL_2|pll_inst/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 GPLL_7_157/CLKOUT0                                      0.000       0.000 r       pll_inst/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=2)        0.758       0.758         nt_pixclk_out    
 USCM_215_591/CLKOUT               td                    0.115       0.873 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.258         ntclkbufg_1      
 HCKB_213_486/CLKOUT               td                    0.233       1.491 r       HCKBROUTE_10/CLKOUT
                                   net (fanout=226)      0.318       1.809         ntR2464          
 DRM_298_552/CLKB[0]                                                       r       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]

 DRM_298_552/QB0[4]                tco                   1.021       2.830 f       ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/QB0[4]
                                   net (fanout=1)        0.544       3.374         rd_data[12]      
 CLMA_303_499/Y0                   td                    0.070       3.444 f       debugtest_top_inst/genblk3[0].genblk1[20].trigger_1bit_inst/testport_d1/opit_0_L6QQ_perm/L6
                                   net (fanout=3)        1.479       4.923         rgb[12]          
 IOLHR_16_504/DO_P                 td                    0.353       5.276 f       r_out_obuf[4]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.276         r_out_obuf[4]/ntO
 IOBD_0_504/PAD                    td                    2.007       7.283 f       r_out_obuf[4]/opit_0/O
                                   net (fanout=1)        0.107       7.390         r_out[4]         
 L24                                                                       f       r_out[4] (port)  

 Data arrival time                                                   7.390         Logic Levels: 3  
                                                                                   Logic: 3.451ns(61.835%), Route: 2.130ns(38.165%)
====================================================================================================

====================================================================================================

Startpoint  : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
 DDRPHY_IOCLK_DIV_368_310/CLKOUT                         0.000       0.000 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/ddrphy_ioclk_div_inst/CLKOUT
                                   net (fanout=35)       0.000       0.000         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/phy_sysclk_fb
 GPLL_367_463/CLKOUT0                                   -3.491      -3.491 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      -3.071         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0
 USCM_215_582/CLKOUT               td                    0.097      -2.974 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg/CLKOUT
                                   net (fanout=3)        0.328      -2.646         ddr_rw_inst/ui_clk
 HCKB_213_495/CLKOUT               td                    0.195      -2.451 r       HCKBROUTE_17/CLKOUT
                                   net (fanout=1141)     0.284      -2.167         ntR2506          
 CLMA_345_594/CLK                                                          r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/CLK

 CLMA_345_594/CR3                  tco                   0.122      -2.045 f       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_rst/opit_0_inv_L6QQ_perm/L6QQ
                                   net (fanout=1)        0.170      -1.875         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/calib_rst
 CLMA_339_600/Y0                   td                    0.089      -1.786 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_dfi/N28/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.446      -1.340         nt_mem_rst_n     
 IOLHR_364_486/DO_P                td                    0.220      -1.120 r       mem_rst_n_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000      -1.120         mem_rst_n_obuf/ntO
 IOBS_372_486/PAD                  td                    0.763      -0.357 r       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.165      -0.192         mem_rst_n        
 H1                                                                        r       mem_rst_n (port) 

 Data arrival time                                                  -0.192         Logic Levels: 3  
                                                                                   Logic: 1.194ns(60.456%), Route: 0.781ns(39.544%)
====================================================================================================

====================================================================================================

Startpoint  : hd_sda (port)
Endpoint    : ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K23                                                     0.000       0.000 f       hd_sda (port)    
                                   net (fanout=1)        0.100       0.100         nt_hd_sda        
 IOBS_0_690/DIN                    td                    0.440       0.540 f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.540         ms7210_ctrl_iic_top_inst.iic_sda_tri/ntI
 IOLHR_16_690/DI                                                           f       ms7210_ctrl_iic_top_inst.iic_sda_tri/opit_1/DI

 Data arrival time                                                   0.540         Logic Levels: 1  
                                                                                   Logic: 0.440ns(81.481%), Route: 0.100ns(18.519%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[24] (port)
Endpoint    : ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F2                                                      0.000       0.000 r       mem_dq[24] (port)
                                   net (fanout=1)        0.160       0.160         nt_mem_dq[24]    
 IOBD_372_648/DIN                  td                    0.479       0.639 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.639         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/ntI
 IOLHR_364_648/DI_TO_CLK           td                    0.516       1.155 r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.159       1.314         ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/dq_in_dly [0]
 CLMA_357_648/A1                                                           r       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].ddrphy_data_slice/ddrphy_data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/I1

 Data arrival time                                                   1.314         Logic Levels: 2  
                                                                                   Logic: 0.995ns(75.723%), Route: 0.319ns(24.277%)
====================================================================================================

{hdmi_top|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_327_60/CLK         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_327_60/CLK         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[1]/opit_0_inv_L6QL5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_327_42/CLK         debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_IPM2L_HSSTLP_RST/AUTO_MODE.hsstlp_rst_pll/pll0_lock_deb/rise_cnt[3]/opit_0_inv_L6QL5Q_perm/CLK
====================================================================================================

{PLL|u_pll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_672/CLKA[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKA
 499.430     500.000         0.570           Low Pulse Width   DRM_40_672/CLKB[0]      ms7210_ctrl_iic_top_inst/U2_ms7210_ctl/N325_2_concat_2/gopdrm_18k/CLKB
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_225_708/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_225_708/CLK        sd_ctrl_inst/sd_init_inst/ack_data[0]/opit_0_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_225_708/CLK        sd_ctrl_inst/sd_init_inst/ack_data[2]/opit_0_srl/CLK
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_463/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/ddc_inst/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_463/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 497.850     500.000         2.150           Low Pulse Width   DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 497.850     500.000         2.150           High Pulse Width  DDRPHY_CPD_369_310/PPLL_SYSCLK
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_ddrphy_cpd/cpd_inst/CLK_PHY
 498.400     500.000         1.600           High Pulse Width  TSERDES_371_463/OCLKDIV ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_tserdes_ca0/oserdes_inst/OCLKDIV
====================================================================================================

{ips2l_ddrphy_ppll_v1_0|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll/u_ppll/CLKOUTPHY} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.535     500.000         0.465           Low Pulse Width   DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  DDR_PHY_369_769/PHY_CLK_B_N
                                                                                       ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_ddc_dq/ddc_inst_PHY/CLKA
 499.535     500.000         0.465           High Pulse Width  TSERDES_371_770/SERCLK  ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/u_tserdes0_dqs/oserdes_inst/SERCLK
====================================================================================================

{ddr3_test_slice_top_v1_10|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_ddrphy_ioclkdiv/CLKDIVOUT} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           Low Pulse Width   IOLHR_364_774/ICLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/ICLKDIV
 498.400     500.000         1.600           High Pulse Width  IOLHR_364_774/OCLKDIV   ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/dq_loop[0].u_iobuf_dq/opit_1/OCLKDIV
====================================================================================================

{ips2l_ddrphy_gpll_v1_3|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_357_475/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_357_475/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_lock_d[0]/opit_0_inv_srl/CLK
 499.800     500.000         0.200           High Pulse Width  CLMS_351_481/CLK        ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_cpd_ctrl/cpd_offset_cnt[0]/opit_0_inv_L6Q_perm/CLK
====================================================================================================

{ips2l_ddrphy_gpll_v1_3_1|ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_298_582/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_582/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_552/CLKA[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKA[0]
====================================================================================================

{PLL_2|pll_inst/u_gpll/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           Low Pulse Width   DRM_298_582/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.430     500.000         0.570           High Pulse Width  DRM_298_582/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_552/CLKB[0]     ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U_ipm2l_fifo_rd_fifo/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM36K_E1/gopdrm_36k_inv/CLKB[0]
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                                                 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/place_route/hdmi_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/report_timing/hdmi_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/report_timing/hdmi_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/22_key_encoder_SD_ISP_Platform_debugger/prj/21_SD_ISP_Platform/report_timing/rtr.db               
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,274 MB
Total CPU time to report_timing completion : 0h:0m:18s
Process Total CPU time to report_timing completion : 0h:0m:19s
Total real time to report_timing completion : 0h:0m:23s
