{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518744888449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518744888463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 17:34:48 2018 " "Processing started: Thu Feb 15 17:34:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518744888463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518744888463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDAddSub -c BCDAddSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDAddSub -c BCDAddSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518744888463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518744889232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518744889232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdaddsub-a " "Found design unit 1: bcdaddsub-a" {  } { { "BCDAddSub.vhd" "" { Text "C:/Users/anjam_000/Documents/ArithmeticLab/BCDAddSub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518744907782 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdaddsub " "Found entity 1: bcdaddsub" {  } { { "BCDAddSub.vhd" "" { Text "C:/Users/anjam_000/Documents/ArithmeticLab/BCDAddSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518744907782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518744907782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NumDisplay " "Found entity 1: NumDisplay" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518744907785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518744907785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NumDisplay " "Elaborating entity \"NumDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518744907842 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 192 24 192 208 "SW\[7..0\]" "" } { -24 488 656 -8 "SW\[9\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1518744907843 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..0\] SW7..0 " "Converted element name(s) from \"SW\[7..0\]\" to \"SW7..0\"" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 192 24 192 208 "SW\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518744907843 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { -24 488 656 -8 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1518744907843 ""}  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 192 24 192 208 "SW\[7..0\]" "" } { -24 488 656 -8 "SW\[9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1518744907843 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 64 792 809 184 "Q1\[4..1\]" "" } { 168 480 808 185 "Q1\[8..1\]" "" } { 168 792 809 205 "Q1\[8..5\]" "" } { 64 928 945 600 "Q1\[4..1\]" "" } { 64 808 944 64 "" "" } { 48 944 1272 65 "Q1\[4..1\]" "" } { 584 944 1056 601 "Q1\[4..1\]" "" } { 184 848 1288 201 "Q1\[8..5\]" "" } { 184 808 855 201 "Q1\[8..5\]" "" } { 200 832 849 800 "Q1\[8..5\]" "" } { 784 848 1064 801 "Q1\[8..5\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1518744907843 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 296 792 809 408 "Q2\[4..1\]" "" } { 408 808 808 432 "" "" } { 392 480 808 409 "Q2\[8..1\]" "" } { 296 880 897 616 "Q2\[4..1\]" "" } { 296 808 896 296 "" "" } { 280 896 1288 297 "Q2\[4..1\]" "" } { 600 896 1056 617 "Q2\[4..1\]" "" } { 416 864 1288 433 "Q2\[8..5\]" "" } { 416 808 864 433 "Q2\[8..5\]" "" } { 432 848 865 816 "Q2\[8..5\]" "" } { 800 864 1064 817 "Q2\[8..5\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1518744907844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdaddsub bcdaddsub:bb " "Elaborating entity \"bcdaddsub\" for hierarchy \"bcdaddsub:bb\"" {  } { { "NumDisplay.bdf" "bb" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 768 1064 1240 880 "bb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518744907845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374b 74374b:inst " "Elaborating entity \"74374b\" for hierarchy \"74374b:inst\"" {  } { { "NumDisplay.bdf" "inst" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 160 344 480 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518744907867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74374b:inst " "Elaborated megafunction instantiation \"74374b:inst\"" {  } { { "NumDisplay.bdf" "" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 160 344 480 240 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518744907868 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcdto7seg.vhd 2 1 " "Using design file bcdto7seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Seg-a " "Found design unit 1: BCDto7Seg-a" {  } { { "bcdto7seg.vhd" "" { Text "C:/Users/anjam_000/Documents/ArithmeticLab/bcdto7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518744907886 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Seg " "Found entity 1: BCDto7Seg" {  } { { "bcdto7seg.vhd" "" { Text "C:/Users/anjam_000/Documents/ArithmeticLab/bcdto7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518744907886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1518744907886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDto7Seg BCDto7Seg:inst3 " "Elaborating entity \"BCDto7Seg\" for hierarchy \"BCDto7Seg:inst3\"" {  } { { "NumDisplay.bdf" "inst3" { Schematic "C:/Users/anjam_000/Documents/ArithmeticLab/NumDisplay.bdf" { { 32 1272 1480 112 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518744907887 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|49 " "Converted tri-state buffer \"74374b:inst5\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|48 " "Converted tri-state buffer \"74374b:inst5\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|47 " "Converted tri-state buffer \"74374b:inst5\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|46 " "Converted tri-state buffer \"74374b:inst5\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|45 " "Converted tri-state buffer \"74374b:inst5\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|44 " "Converted tri-state buffer \"74374b:inst5\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|43 " "Converted tri-state buffer \"74374b:inst5\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst5\|41 " "Converted tri-state buffer \"74374b:inst5\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|49 " "Converted tri-state buffer \"74374b:inst\|49\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 712 352 400 744 "49" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|48 " "Converted tri-state buffer \"74374b:inst\|48\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 624 352 400 656 "48" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|47 " "Converted tri-state buffer \"74374b:inst\|47\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 536 352 400 568 "47" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|46 " "Converted tri-state buffer \"74374b:inst\|46\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 448 352 400 480 "46" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|45 " "Converted tri-state buffer \"74374b:inst\|45\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 360 352 400 392 "45" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|44 " "Converted tri-state buffer \"74374b:inst\|44\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 272 352 400 304 "44" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|43 " "Converted tri-state buffer \"74374b:inst\|43\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 184 352 400 216 "43" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74374b:inst\|41 " "Converted tri-state buffer \"74374b:inst\|41\" feeding internal logic into a wire" {  } { { "74374b.bdf" "" { Schematic "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74374b.bdf" { { 96 352 400 128 "41" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1518744908276 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1518744908276 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518744908624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518744909019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518744909019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518744909108 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518744909108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518744909108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518744909108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518744909150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 17:35:09 2018 " "Processing ended: Thu Feb 15 17:35:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518744909150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518744909150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518744909150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518744909150 ""}
