//==============================================================================
// Copyright (c) 2010-2018 Advanced Micro Devices, Inc. All rights reserved.
/// \author AMD Developer Tools Team
/// \file
/// \brief  DX12 internal counter definitions for GFX9
//==============================================================================

// This file is autogenerated by the ConvertHWEnums project

#ifndef _GPA_INTERNAL_COUNTERS_DX12_GFX9_H_
#define _GPA_INTERNAL_COUNTERS_DX12_GFX9_H_

#include <windows.h>
#pragma warning (push)
#pragma warning (disable: 4201)
#include <AmdExtGpaInterface.h>
#pragma warning (pop)

#include <set>

struct GPA_HardwareCounterDesc;
struct GPA_CounterGroupDesc;
struct GPA_SQCounterGroupDesc;

extern GPA_HardwareCounterDesc* DX12CounterGroupArrayGfx9[]; ///< Array of hardware counter groups for DX12 for Gfx9 family
extern GPA_CounterGroupDesc HWDX12GroupsGfx9[]; ///< Array of counter groups for DX12 for Gfx9 family
extern GPA_SQCounterGroupDesc HWDX12SQGroupsGfx9[]; ///< Array of SQ groups for DX12 for Gfx9 family
extern unsigned int HWDX12SQIsolatedGroupsGfx9[]; ///< Array of counter groups isolated from SQ counter groups for DX12 for Gfx9 family
extern AmdExtGpuBlock HWDX12DriverEnumGfx9[]; ///< Array of driver enum values per group for DX12 for Gfx9 family
extern const unsigned int HWDX12GputimeBottomToBottomDurationIndexGfx9; ///< Index of delta between the previous command reaching bottom of pipe and the current command reaching bottom of pipe, will not include latency of first data to travel through pipeline, best for large data sets. for DX12 for Gfx9 family
extern const unsigned int HWDX12GputimeBottomToBottomStartIndexGfx9; ///< Index of time of the previous command reaching bottom of pipe for DX12 for Gfx9 family
extern const unsigned int HWDX12GputimeBottomToBottomEndIndexGfx9; ///< Index of time of the current command reaching bottom of pipe for DX12 for Gfx9 family
extern const unsigned int HWDX12GputimeTopToBottomDurationIndexGfx9; ///< Index of execution duration of the current command from top of pipe to bottom of pipe, may include overhead of time in queue for DX12 for Gfx9 family
extern const unsigned int HWDX12GputimeTopToBottomStartIndexGfx9; ///< Index of time that the current command reaches the top of pipe for DX12 for Gfx9 family
extern const unsigned int HWDX12GputimeTopToBottomEndIndexGfx9; ///< Index of time that the current command reaches the bottom of pipe for DX12 for Gfx9 family
extern const std::set<unsigned int> HWDX12TimestampBlockIdsGfx9; ///< Timestamp block id's for DX12 for Gfx9 family
extern const std::set<unsigned int> HWDX12TimeCounterIndicesGfx9; ///< Timestamp counter indices for DX12 for Gfx9 family
extern const unsigned int HWDX12GroupCountGfx9; ///< Hardware Group Count for DX12 for Gfx9 family
extern const unsigned int HWDX12SQGroupCountGfx9; ///< Hardware SQ Group Count for DX12 for Gfx9 family
extern const unsigned int HWDX12SQIsolatedGroupCountGfx9; ///< Hardware Isolated Group Count for DX12 for Gfx9 family

#endif // _GPA_INTERNAL_COUNTERS_DX12_GFX9_H_
