############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode ap_none -register "pll_int" theta
set_directive_interface -mode ap_none -register "pll_int" w
