// Seed: 1962346421
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4
    , id_12,
    output supply1 id_5,
    input uwire id_6,
    output wand id_7,
    output uwire id_8,
    input tri0 id_9,
    output wor id_10
);
  module_0 id_13;
  wire id_14;
  wire id_15;
  assign id_12 = id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd67,
    parameter id_18 = 32'd56
) (
    input supply1 id_0
    , id_16,
    output supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    output tri0 id_12,
    input wire _id_13,
    output tri0 id_14
);
  logic [7:0][-1 : !  id_13] id_17;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12
  );
  assign modCall_1.id_5 = 0;
  wire  _id_18;
  logic id_19 = id_16;
  assign id_17[id_18] = id_8;
endmodule
