HelpInfo,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(132);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/132||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/133||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(134);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/134||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/135||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(136);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/136||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/137||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/138||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/139||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/140||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/141||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/142||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(144);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/144||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/182||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/184||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/186||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/188||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/190||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/192||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/194||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/196||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/198||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(200);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/200||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/202||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/204||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(206);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/206||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(208);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/208||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/210||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/212||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/214||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/216||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/218||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/220||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/222||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/224||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/226||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/228||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/230||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/232||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/234||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/236||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/238||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/240||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/242||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/244||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/246||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/248||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/250||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(252);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/252||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(254);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/254||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/256||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/258||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/260||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/262||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/264||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/266||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/268||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/270||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/272||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/274||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/276||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/278||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/280||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/282||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/284||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/286||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/288||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/290||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/292||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/294||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/296||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(298);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/298||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/300||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/302||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(304);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/304||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(306);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/306||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(308);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/308||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/310||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/312||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/314||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/316||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(318);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/318||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(320);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/320||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(322);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/322||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/346||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/347||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/348||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/349||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/350||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/351||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/352||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/353||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/354||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/355||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/356||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/359||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_level.architecture_top_level.||top_level.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/360||top_level.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/23
Implementation;Synthesis||CD326||@W:Port oen of entity work.default_values is unconnected. If a port needs to remain unconnected, use the keyword open.||top_level.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/361||top_level.vhd(104);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/104
Implementation;Synthesis||CD638||@W:Signal start_s is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/362||top_level.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/65
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_reader.architecture_uart_reader.||top_level.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/363||uart_reader.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_state_type.||top_level.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/364||uart_reader.vhd(48);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/48
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/365||uart_reader.vhd(103);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/103
Implementation;Synthesis||CD638||@W:Signal data_s is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/366||uart_reader.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/46
Implementation;Synthesis||CL189||@N: Register bit LED4 is always 1.||top_level.srr(403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/403||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing work.default_values.architecture_default_values.||top_level.srr(405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/405||default_values.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/23
Implementation;Synthesis||CD233||@N: Using sequential encoding for type uart_state_type.||top_level.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/406||default_values.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal OEN is floating; a simulation mismatch is possible.||top_level.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/409||default_values.vhd(36);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||top_level.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/411||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||top_level.srr(412);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/412||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/413||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/414||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(415);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/415||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/416||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||top_level.srr(417);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/417||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type receive_states.||top_level.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/418||Rx_async.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/64
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(419);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/419||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(420);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/420||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/421||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/422||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/423||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.||top_level.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/426||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated.||top_level.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/428||Tx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/33
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/429||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/432||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top_level.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/433||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl.||top_level.srr(435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/435||Clock_gen.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/436||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/54
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/442||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/439
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||top_level.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/443||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/444||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/399
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/445||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/446||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/447||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/448||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(449);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/449||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||top_level.srr(450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/450||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/245
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||top_level.srr(459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/459||Clock_gen.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top_level.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/462||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||top_level.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/471||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||top_level.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/472||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||top_level.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/473||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top_level.srr(476);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/476||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||CL138||@W:Removing register 'CSN' because it is only assigned 0 or its original value.||top_level.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/489||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BIT8 is always 1.||top_level.srr(490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/490||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit ODD_N_EVEN is always 1.||top_level.srr(491);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/491||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit PARITY_EN is always 1.||top_level.srr(492);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/492||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(0) is always 1.||top_level.srr(493);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/493||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(1) is always 0.||top_level.srr(494);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/494||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(2) is always 1.||top_level.srr(495);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/495||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(3) is always 0.||top_level.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/496||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(4) is always 0.||top_level.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/497||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(5) is always 0.||top_level.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/498||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(6) is always 1.||top_level.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/499||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(7) is always 0.||top_level.srr(500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/500||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(8) is always 1.||top_level.srr(501);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/501||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(9) is always 0.||top_level.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/502||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(10) is always 0.||top_level.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/503||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(11) is always 0.||top_level.srr(504);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/504||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(12) is always 0.||top_level.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/505||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(1) is always 1.||top_level.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/506||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(2) is always 0.||top_level.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/507||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(3) is always 1.||top_level.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/508||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(4) is always 0.||top_level.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/509||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of DATA_IN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top_level.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/510||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_wr_state.||top_level.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/511||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_wr_state.||top_level.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/552||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top_level.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/682||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top_level.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/683||null;null
Implementation;Synthesis||FX1171||@N: Found instance default_values_i.DATA_IN_1[7:5] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(699);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/699||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||FX1171||@N: Found instance default_values_i.DATA_IN_1[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(700);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/700||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||FX1171||@N: Found instance default_values_i.WEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/701||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN132||@W:Removing sequential instance uart_reader_i.WEN because it is equivalent to instance uart_reader_i.OEN. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/702||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.OEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/703||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.LED1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/704||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.LED3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/705||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||FX1171||@N: Found instance uart_reader_i.LED2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/706||uart_reader.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/53
Implementation;Synthesis||MF625||@N: Insert Identify debug core||top_level.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/713||null;null
Implementation;Synthesis||FX1171||@N: Found instance b3_ORb[32:1] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/715||syn_dics.v(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/64
Implementation;Synthesis||FX1171||@N: Found instance b8_FZFFLXYE[6:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/716||syn_dics.v(2539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2539
Implementation;Synthesis||FX1171||@N: Found instance b8_jAA_KlCO with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/717||syn_dics.v(2539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2539
Implementation;Synthesis||FX1171||@N: Found instance genblk9.b7_nYJ_BFM[35:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/718||syn_dics.v(2581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2581
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b10_nYhI3_umjB with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/719||syn_dics.v(4777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4777
Implementation;Synthesis||FX1171||@N: Found instance genblk4.b9_ibScJX_E2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/720||syn_dics.v(5223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5223
Implementation;Synthesis||FX1171||@N: Found instance genblk3.b8_vABZ3qsY with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/721||syn_dics.v(5194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5194
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/722||syn_dics.v(4500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4500
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/723||syn_dics.v(4483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4483
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/724||syn_dics.v(4472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4472
Implementation;Synthesis||FX1171||@N: Found instance b4_oYh0[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/725||syn_dics.v(4500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4500
Implementation;Synthesis||FX1171||@N: Found instance b7_OSr_J90 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/726||syn_dics.v(4483);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4483
Implementation;Synthesis||FX1171||@N: Found instance b8_uUT_CqMr[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top_level.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/727||syn_dics.v(4472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4472
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_wen_IICE_24, tag uart_reader_i.ident_ihs_wen to syn_hyper_source uart_reader_i.ident_hs_WEN||top_level.srr(731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/731||syn_dics.v(5736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5736
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_txrdy_IICE_29, tag uart_reader_i.ident_ihs_txrdy to syn_hyper_source uart_reader_i.ident_hs_TXRDY||top_level.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/732||syn_dics.v(5729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5729
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rxrdy_IICE_28, tag uart_reader_i.ident_ihs_rxrdy to syn_hyper_source uart_reader_i.ident_hs_RXRDY||top_level.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/733||syn_dics.v(5722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5722
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_rst_IICE_27, tag uart_reader_i.ident_ihs_rst to syn_hyper_source uart_reader_i.ident_hs_RST||top_level.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/734||syn_dics.v(5715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5715
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_parity_err_IICE_23, tag uart_reader_i.ident_ihs_parity_err to syn_hyper_source uart_reader_i.ident_hs_PARITY_ERR||top_level.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/735||syn_dics.v(5708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5708
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_overflow_IICE_22, tag uart_reader_i.ident_ihs_overflow to syn_hyper_source uart_reader_i.ident_hs_OVERFLOW||top_level.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/736||syn_dics.v(5701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5701
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_oen_IICE_21, tag uart_reader_i.ident_ihs_oen to syn_hyper_source uart_reader_i.ident_hs_OEN||top_level.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/737||syn_dics.v(5694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5694
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led4_IICE_20, tag uart_reader_i.ident_ihs_led4 to syn_hyper_source uart_reader_i.ident_hs_LED4||top_level.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/738||syn_dics.v(5687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5687
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led3_IICE_19, tag uart_reader_i.ident_ihs_led3 to syn_hyper_source uart_reader_i.ident_hs_LED3||top_level.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/739||syn_dics.v(5680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5680
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led2_IICE_18, tag uart_reader_i.ident_ihs_led2 to syn_hyper_source uart_reader_i.ident_hs_LED2||top_level.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/740||syn_dics.v(5673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5673
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_led1_IICE_17, tag uart_reader_i.ident_ihs_led1 to syn_hyper_source uart_reader_i.ident_hs_LED1||top_level.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/741||syn_dics.v(5666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5666
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_framing_err_IICE_16, tag uart_reader_i.ident_ihs_framing_err to syn_hyper_source uart_reader_i.ident_hs_FRAMING_ERR||top_level.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/742||syn_dics.v(5659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5659
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_out_IICE_8, tag uart_reader_i.ident_ihs_data_out to syn_hyper_source uart_reader_i.ident_hs_DATA_OUT||top_level.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/743||syn_dics.v(5652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5652
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_data_in_IICE_0, tag uart_reader_i.ident_ihs_data_in to syn_hyper_source uart_reader_i.ident_hs_DATA_IN||top_level.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/744||syn_dics.v(5645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5645
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_clk_IICE, tag uart_reader_i.ident_ihs_clk to syn_hyper_source uart_reader_i.ident_hs_CLK||top_level.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/745||syn_dics.v(5638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5638
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_bpsig_2835_IICE_26, tag uart_reader_i.bpsig_2835 to syn_hyper_source uart_reader_i.ident_hs_ident_breakpoint_2835||top_level.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/746||syn_dics.v(5631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5631
Implementation;Synthesis||BN397||@N: Connected syn_hyper_connect ident_coreinst.ident_hyperc_bpsig_2753_IICE_25, tag uart_reader_i.bpsig_2753 to syn_hyper_source uart_reader_i.ident_hs_ident_breakpoint_2753||top_level.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/747||syn_dics.v(5624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5624
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/756||syn_dics.v(5333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5333
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/757||syn_dics.v(5528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5528
Implementation;Synthesis||MO111||@N: Tristate driver un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/758||syn_dics.v(5367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5367
Implementation;Synthesis||MO111||@N: Tristate driver un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/759||syn_dics.v(5367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5367
Implementation;Synthesis||BN115||@N: Removing instance default_values_i (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/760||top_level.vhd(104);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/104
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en_xhdl3 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_level.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/761||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write_xhdl6 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top_level.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/762||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk4\.b9_ibScJX_E2 (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.||top_level.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/763||syn_dics.v(5223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5223
Implementation;Synthesis||BN362||@N: Removing sequential instance DATA_IN_1[0] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.||top_level.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/764||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance DATA_IN_1[7:5] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffpatre(prim) because it does not drive other instances.||top_level.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/765||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance WEN (in view: work.default_values(architecture_default_values)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.||top_level.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/766||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance b11_ibScJX_E2_P (in view: VhdlGenLib.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top_level.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/767||syn_dics.v(5249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5249
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_wr_state[0:1] (in view: work.default_values(architecture_default_values)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top_level.srr(768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/768||default_values.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/47
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||top_level.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/769||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF on CLKINT  I_1 ||top_level.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/770||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX on CLKINT  I_2 ||top_level.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/771||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist top_level ||top_level.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/772||null;null
Implementation;Synthesis||Z241||@W:Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O ||top_level.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/776||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 306 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(819);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/819||syn_dics.v(4500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4500
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(820);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/820||syn_dics.v(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/342
Implementation;Synthesis||MT530||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 13 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.cntrl_chain.genblk2\.b3_nUT[6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top_level.srr(821);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/821||syn_dics.v(5176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5176
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top_level.srr(823);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/823||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||top_level.srr(843);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/843||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level_cck.rpt" .||top_level.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/868||null;null
Implementation;Synthesis||MO111||@N: Tristate driver un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri4 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/923||syn_dics.v(5367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5367
Implementation;Synthesis||MO111||@N: Tristate driver un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) on net un1_txrdy_IICE_29_tri3 (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/924||syn_dics.v(5367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5367
Implementation;Synthesis||MO111||@N: Tristate driver b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) on net b10_PbTt39_Y2x (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/925||syn_dics.v(5333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5333
Implementation;Synthesis||MO111||@N: Tristate driver b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) on net b12_ocsGfWYY_Lyh (in view: VhdlGenLib.IICE_x(verilog)) has its enable tied to GND.||top_level.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/926||syn_dics.v(5528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5528
Implementation;Synthesis||BN401||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||top_level.srr(960);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/960||syn_dics.v(210);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/210
Implementation;Synthesis||BN362||@N: Removing sequential instance b13_PSyil9s_FMZ_L (in view: VhdlGenLib.IICE_x(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top_level.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/975||syn_dics.v(5469);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/5469
Implementation;Synthesis||MO231||@N: Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_0_0(rtl) instance baud_cntr[12:0] ||top_level.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/979||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||top_level.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/994||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO161||@W:Register bit last_bit[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/995||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO160||@W:Register bit last_bit[2] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/996||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO160||@W:Register bit last_bit[1] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/997||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO161||@W:Register bit last_bit[0] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/998||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO231||@N: Found counter in view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog) instance genblk4\.b7_nYhI39s[6:0] ||top_level.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1020||syn_dics.v(4777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4777
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_status.b5_uU_cL.||top_level.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1021||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance iclksync_current_state.b5_uU_cL.||top_level.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1022||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b13_nAzGfFM_sLsv3_i[0].||top_level.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1023||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[0].||top_level.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1024||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[1].||top_level.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1025||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[2].||top_level.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1026||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[3].||top_level.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1027||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[4].||top_level.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1028||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance cntrl_chain.genblk2\.b3_nUT[5].||top_level.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1029||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk2\.b3_nUT[6].||top_level.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1030||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[0].||top_level.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1031||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[1].||top_level.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1032||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[2].||top_level.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1033||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[3].||top_level.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1034||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance cntrl_chain.genblk1\.b3_nfs[4].||top_level.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1035||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[0].||top_level.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1036||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[1].||top_level.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1037||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[2].||top_level.srr(1038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1038||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[3].||top_level.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1039||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[4].||top_level.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1040||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[5].||top_level.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1041||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[6].||top_level.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1042||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[7].||top_level.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1043||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[8].||top_level.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1044||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[9].||top_level.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1045||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[10].||top_level.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1046||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[11].||top_level.srr(1047);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1047||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "0" on instance b5_PbrtL.b6_OKctIF[12].||top_level.srr(1048);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1048||null;null
Implementation;Synthesis||FX493||@N: Applying initial value "1" on instance b5_PbrtL.b6_OKctIF[13].||top_level.srr(1049);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1049||null;null
Implementation;Synthesis||FX107||@W:RAM b3_SoW.b3_SoW[28:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top_level.srr(1050);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1050||syn_dics.v(2737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2737
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[35] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1051);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1051||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[34] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1052);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1052||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[33] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1053||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[32] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1054||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[31] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1055||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||MO160||@W:Register bit genblk9\.b3_PfG[30] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1056||syn_dics.v(2611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/2611
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKG.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1060||syn_dics.v(4191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4191
Implementation;Synthesis||BN132||@W:Removing instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1061||syn_dics.v(4191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4191
Implementation;Synthesis||BN362||@N: Removing sequential instance b5_nUTGT.b13_xYTFKCkrt_FH9 (in view: VhdlGenLib.IICE_x(verilog)) because it does not drive other instances.||top_level.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1062||syn_dics.v(4810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4810
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b8_uUT_CqMr[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1066||syn_dics.v(4472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4472
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b5_nUTGT.iclksync_status.b4_oYh0[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1067||syn_dics.v(4500);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.v'/linenumber/4500
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1089);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1089||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1090);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1090||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1091);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1091||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1092);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1092||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[4] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1093);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1093||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[5] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1094);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1094||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[6] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1095);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1095||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[7] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1096);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1096||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[8] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1097);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1097||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[9] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1098);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1098||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[10] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1099);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1099||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[11] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1100||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[12] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1101||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[13] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1102||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[14] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1103||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[15] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1104||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[16] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1105||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[17] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1106||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[18] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1107||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[19] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1108||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[20] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1109||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[21] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1110||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[22] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1111||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[23] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1112||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[24] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1113||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[25] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1114||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[26] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1115||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[27] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1116||null;null
Implementation;Synthesis||BN362||@N: Removing sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0_OLDA[28] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1117||null;null
Implementation;Synthesis||BW278||@N: Clock ident_coreinst.comm_block_INST.dr2_tck source pin ident_coreinst.comm_block_INST.dr2_tck_keep.OUT[0]||top_level.srr(1168);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1168||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW279||@N: Clock ident_coreinst.comm_block_INST.dr2_tck drive pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.Y||top_level.srr(1169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1169||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW280||@N: Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on drive pins would add that clock to 265 clock pins including ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0.A_CLK||top_level.srr(1170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1170||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW295||@W:Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock ident_coreinst.comm_block_INST.dr2_tck on driving pins||top_level.srr(1171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1171||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1172||syn_dics.fdc(3);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/3
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1173||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1174||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top_level.srr(1175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1175||null;null
Implementation;Synthesis||MT615||@N: Found clock clk_main with period 20.00ns ||top_level.srr(1185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1185||null;null
Implementation;Synthesis||MT615||@N: Found clock ident_coreinst.comm_block_INST.dr2_tck with period 1000.00ns ||top_level.srr(1186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1186||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.identify_clk_int.||top_level.srr(1187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1187||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX.||top_level.srr(1188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1188||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on net ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF.||top_level.srr(1189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1189||null;null
Implementation;Synthesis||Z241||@W:Source for clock ident_coreinst.comm_block_INST.dr2_tck should be moved to net ident_coreinst.comm_block_INST.jtagi.b7_oSD_3vW connected to driving cell pin ident_coreinst.comm_block_INST.jtagi.jtag_clkint_prim.O ||top_level.srr(1226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/top_level.srr'/linenumber/1226||syn_dics.fdc(2);liberoaction://cross_probe/hdl/file/'<project>/synthesis/synthesis_1/instr_sources/syn_dics.fdc'/linenumber/2
