Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb  8 15:37:09 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                               Path #1                                                                                              |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |                     0.858 |                                                                                                                                                                                             17.169 |                                                                                                                                                                                                  16.761 |
| Logic Delay               | 0.098(12%)                | 4.532(27%)                                                                                                                                                                                         | 4.585(28%)                                                                                                                                                                                              |
| Net Delay                 | 0.760(88%)                | 12.637(73%)                                                                                                                                                                                        | 12.176(72%)                                                                                                                                                                                             |
| Clock Skew                |                    -0.120 |                                                                                                                                                                                             -0.308 |                                                                                                                                                                                                  -0.015 |
| Slack                     |                     5.264 |                                                                                                                                                                                            -11.235 |                                                                                                                                                                                                 -10.534 |
| Timing Exception          |                           |                                                                                                                                                                                                    |                                                                                                                                                                                                         |
| Bounding Box Size         | 1% x 0%                   | 19% x 4%                                                                                                                                                                                           | 19% x 4%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                                                  |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                328 |                                                                                                                                                                                                     351 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                         0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                      38 |
| Routes                    |                         1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 FDRE | FDRE LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                                                     |
| DSP Block                 | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                                                    |
| BRAM                      | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                                                    |
| IO Crossings              |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| High Fanout               |                         4 |                                                                                                                                                                                                 51 |                                                                                                                                                                                                      50 |
| Dont Touch                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[404]/C         | muon_cand_25.pt_fast[0]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_27046/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_25.pt_fast[0]/D | sr_p.sr_1_15.roi_ret_27046/D                                                                                                                                                                       | sr_p.sr_1[240]/D                                                                                                                                                                                        |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                                                           Path #2                                                                                                           | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                                                                                                       6.250 |              6.250 |
| Path Delay                |                                                                                                                                           12.748 |                                                                                                                                                                                                                      17.386 |              0.582 |
| Logic Delay               | 3.178(25%)                                                                                                                                       | 4.930(29%)                                                                                                                                                                                                                  | 0.096(17%)         |
| Net Delay                 | 9.570(75%)                                                                                                                                       | 12.456(71%)                                                                                                                                                                                                                 | 0.486(83%)         |
| Clock Skew                |                                                                                                                                           -0.235 |                                                                                                                                                                                                                      -0.078 |             -0.113 |
| Slack                     |                                                                                                                                           -6.742 |                                                                                                                                                                                                                     -11.222 |              5.546 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                                                                                             |                    |
| Bounding Box Size         | 19% x 3%                                                                                                                                         | 17% x 4%                                                                                                                                                                                                                    | 1% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                           | (1, 1)                                                                                                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                              296 |                                                                                                                                                                                                                         388 |                  1 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                                                                                                | Safely Timed       |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                                                                                                          42 |                  0 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                                                                                                          42 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT3 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                              | clk                                                                                                                                                                                                                         | clk                |
| End Point Clock           | clk                                                                                                                                              | clk                                                                                                                                                                                                                         | clk                |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                                                                                                        | None               |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                                                                                                        | None               |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| High Fanout               |                                                                                                                                               58 |                                                                                                                                                                                                                          66 |                  1 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                                                                                                      | FDRE/D             |
| Start Point Pin           | muon_cand_28.pt_fast[1]/C                                                                                                                        | sr_p.sr_1_15.roi_ret_27331/C                                                                                                                                                                                                | sr_p.sr_1[251]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_27331/D                                                                                                                     | sr_p.sr_1[251]/D                                                                                                                                                                                                            | sr_p.sr_2[251]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                   WorstPath to Src                                                                                  |                                                                                          Path #3                                                                                         | WorstPath from Dst |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                               6.250 |                                                                                                                                                                                    6.250 |              6.250 |
| Path Delay                |                                                                                                                                                                              16.476 |                                                                                                                                                                                   17.421 |              0.426 |
| Logic Delay               | 4.266(26%)                                                                                                                                                                          | 4.085(24%)                                                                                                                                                                               | 0.093(22%)         |
| Net Delay                 | 12.210(74%)                                                                                                                                                                         | 13.336(76%)                                                                                                                                                                              | 0.333(78%)         |
| Clock Skew                |                                                                                                                                                                              -0.303 |                                                                                                                                                                                   -0.022 |             -0.118 |
| Slack                     |                                                                                                                                                                             -10.537 |                                                                                                                                                                                  -11.201 |              5.697 |
| Timing Exception          |                                                                                                                                                                                     |                                                                                                                                                                                          |                    |
| Bounding Box Size         | 19% x 4%                                                                                                                                                                            | 18% x 4%                                                                                                                                                                                 | 0% x 0%            |
| Clock Region Distance     | (1, 1)                                                                                                                                                                              | (1, 0)                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                 323 |                                                                                                                                                                                      313 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |                  0 |
| Routes                    |                                                                                                                                                                                  34 |                                                                                                                                                                                       35 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                                                                                                                                                                                 | clk                                                                                                                                                                                      | clk                |
| DSP Block                 | None                                                                                                                                                                                | None                                                                                                                                                                                     | None               |
| BRAM                      | None                                                                                                                                                                                | None                                                                                                                                                                                     | None               |
| IO Crossings              |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                                                                                                                                                                                  51 |                                                                                                                                                                                       46 |                  1 |
| Dont Touch                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                                                                                                                                                                                   0 |                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | muon_cand_25.pt_fast[0]/C                                                                                                                                                           | sr_p.sr_1_15.roi_ret_26823_rep1/C                                                                                                                                                        | sr_p.sr_1[240]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_26823_rep1/D                                                                                                                                                   | sr_p.sr_1[240]/D                                                                                                                                                                         | sr_p.sr_2[240]/D   |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                       Path #4                                                                                       |                                                                   WorstPath from Dst                                                                  |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                               6.250 |                                                                                                                                                 6.250 |
| Path Delay                |                     0.858 |                                                                                                                                                                              17.131 |                                                                                                                                                15.002 |
| Logic Delay               | 0.098(12%)                | 4.232(25%)                                                                                                                                                                          | 3.475(24%)                                                                                                                                            |
| Net Delay                 | 0.760(88%)                | 12.899(75%)                                                                                                                                                                         | 11.527(76%)                                                                                                                                           |
| Clock Skew                |                    -0.120 |                                                                                                                                                                              -0.302 |                                                                                                                                                -0.022 |
| Slack                     |                     5.264 |                                                                                                                                                                             -11.191 |                                                                                                                                                -8.782 |
| Timing Exception          |                           |                                                                                                                                                                                     |                                                                                                                                                       |
| Bounding Box Size         | 1% x 0%                   | 19% x 4%                                                                                                                                                                            | 18% x 4%                                                                                                                                              |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                              | (1, 0)                                                                                                                                                |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                 305 |                                                                                                                                                   243 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| Fixed Route               |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                        | Safely Timed                                                                                                                                          |
| Logic Levels              |                         0 |                                                                                                                                                                                  34 |                                                                                                                                                    28 |
| Routes                    |                         1 |                                                                                                                                                                                  35 |                                                                                                                                                    28 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 FDRE | FDRE LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                 | clk                                                                                                                                                   |
| End Point Clock           | clk                       | clk                                                                                                                                                                                 | clk                                                                                                                                                   |
| DSP Block                 | None                      | None                                                                                                                                                                                | None                                                                                                                                                  |
| BRAM                      | None                      | None                                                                                                                                                                                | None                                                                                                                                                  |
| IO Crossings              |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| PBlocks                   |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| High Fanout               |                         4 |                                                                                                                                                                                  49 |                                                                                                                                                    50 |
| Dont Touch                |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| Mark Debug                |                         0 |                                                                                                                                                                                   0 |                                                                                                                                                     0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                              | FDRE/C                                                                                                                                                |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                              | FDRE/D                                                                                                                                                |
| Start Point Pin           | sr_p.sr_15[404]/C         | muon_cand_25.pt_fast[0]/C                                                                                                                                                           | sr_p.sr_1_15.roi_ret_23839/C                                                                                                                          |
| End Point Pin             | muon_cand_25.pt_fast[0]/D | sr_p.sr_1_15.roi_ret_23839/D                                                                                                                                                        | sr_p.sr_1[240]/D                                                                                                                                      |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                 WorstPath to Src                                                                 |                                                                                                      Path #5                                                                                                      | WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                            6.250 |                                                                                                                                                                                                             6.250 |              6.250 |
| Path Delay                |                                                                                                                                           12.748 |                                                                                                                                                                                                            17.345 |              0.415 |
| Logic Delay               | 3.178(25%)                                                                                                                                       | 4.856(28%)                                                                                                                                                                                                        | 0.097(24%)         |
| Net Delay                 | 9.570(75%)                                                                                                                                       | 12.489(72%)                                                                                                                                                                                                       | 0.318(76%)         |
| Clock Skew                |                                                                                                                                           -0.235 |                                                                                                                                                                                                            -0.086 |             -0.051 |
| Slack                     |                                                                                                                                           -6.742 |                                                                                                                                                                                                           -11.189 |              5.776 |
| Timing Exception          |                                                                                                                                                  |                                                                                                                                                                                                                   |                    |
| Bounding Box Size         | 19% x 3%                                                                                                                                         | 16% x 4%                                                                                                                                                                                                          | 0% x 0%            |
| Clock Region Distance     | (1, 0)                                                                                                                                           | (1, 1)                                                                                                                                                                                                            | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                              296 |                                                                                                                                                                                                               373 |                  1 |
| Fixed Loc                 |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| Fixed Route               |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                     | Safely Timed                                                                                                                                                                                                      | Safely Timed       |
| Logic Levels              |                                                                                                                                               27 |                                                                                                                                                                                                                40 |                  0 |
| Routes                    |                                                                                                                                               27 |                                                                                                                                                                                                                40 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT3 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT2 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                              | clk                                                                                                                                                                                                               | clk                |
| End Point Clock           | clk                                                                                                                                              | clk                                                                                                                                                                                                               | clk                |
| DSP Block                 | None                                                                                                                                             | None                                                                                                                                                                                                              | None               |
| BRAM                      | None                                                                                                                                             | None                                                                                                                                                                                                              | None               |
| IO Crossings              |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| SLR Crossings             |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| PBlocks                   |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| High Fanout               |                                                                                                                                               58 |                                                                                                                                                                                                                66 |                  1 |
| Dont Touch                |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| Mark Debug                |                                                                                                                                                0 |                                                                                                                                                                                                                 0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                           | FDRE/C                                                                                                                                                                                                            | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                           | FDRE/D                                                                                                                                                                                                            | FDRE/D             |
| Start Point Pin           | muon_cand_28.pt_fast[1]/C                                                                                                                        | sr_p.sr_1_15.roi_ret_27331/C                                                                                                                                                                                      | sr_p.sr_1[241]/C   |
| End Point Pin             | sr_p.sr_1_15.roi_ret_27331/D                                                                                                                     | sr_p.sr_1[241]/D                                                                                                                                                                                                  | sr_p.sr_2[241]/D   |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                          Path #6                                                                                         |                                                                                            WorstPath from Dst                                                                                           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                                    6.250 |                                                                                                                                                                                                   6.250 |
| Path Delay                |                     0.840 |                                                                                                                                                                                   17.113 |                                                                                                                                                                                                  16.850 |
| Logic Delay               | 0.096(12%)                | 4.237(25%)                                                                                                                                                                               | 4.695(28%)                                                                                                                                                                                              |
| Net Delay                 | 0.744(88%)                | 12.876(75%)                                                                                                                                                                              | 12.155(72%)                                                                                                                                                                                             |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                   -0.303 |                                                                                                                                                                                                  -0.015 |
| Slack                     |                     5.272 |                                                                                                                                                                                  -11.174 |                                                                                                                                                                                                 -10.623 |
| Timing Exception          |                           |                                                                                                                                                                                          |                                                                                                                                                                                                         |
| Bounding Box Size         | 0% x 1%                   | 21% x 4%                                                                                                                                                                                 | 19% x 4%                                                                                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                   | (1, 0)                                                                                                                                                                                                  |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                      454 |                                                                                                                                                                                                     318 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                             | Safely Timed                                                                                                                                                                                            |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                                                                                                                                                                                                      38 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT3 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 FDRE | FDRE LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk                                                                                                                                                                                                     |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                    |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                                                                                                                                                                                                    |
| IO Crossings              |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| High Fanout               |                         4 |                                                                                                                                                                                       61 |                                                                                                                                                                                                      50 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                                                                                                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                                                                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                                                                                                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[453]/C         | muon_cand_28.pt_fast[1]/C                                                                                                                                                                | sr_p.sr_1_15.roi_ret_24168/C                                                                                                                                                                            |
| End Point Pin             | muon_cand_28.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_24168/D                                                                                                                                                             | sr_p.sr_1[240]/D                                                                                                                                                                                        |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                          Path #7                                                                                         |     WorstPath from Dst     |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                                    6.250 |                      6.250 |
| Path Delay                |                     0.858 |                                                                                                                                                                                   17.097 |                      0.557 |
| Logic Delay               | 0.098(12%)                | 4.466(27%)                                                                                                                                                                               | 0.267(48%)                 |
| Net Delay                 | 0.760(88%)                | 12.631(73%)                                                                                                                                                                              | 0.290(52%)                 |
| Clock Skew                |                    -0.120 |                                                                                                                                                                                   -0.312 |                     -0.031 |
| Slack                     |                     5.264 |                                                                                                                                                                                  -11.167 |                      5.654 |
| Timing Exception          |                           |                                                                                                                                                                                          |                            |
| Bounding Box Size         | 1% x 0%                   | 19% x 4%                                                                                                                                                                                 | 0% x 0%                    |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                   | (0, 0)                     |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                      305 |                          2 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                          0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                          0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                          0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                          0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                             | Safely Timed               |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                          1 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                          1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 FDRE | FDRE LUT6 FDRE             |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                      | clk                        |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk                        |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                       |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                       |
| IO Crossings              |                         0 |                                                                                                                                                                                        0 |                          0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                          0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                          0 |
| High Fanout               |                         4 |                                                                                                                                                                                       49 |                          1 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                          0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                          0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                     |
| Start Point Pin           | sr_p.sr_15[404]/C         | muon_cand_25.pt_fast[0]/C                                                                                                                                                                | sr_p.sr_1_7.sector_ret_8/C |
| End Point Pin             | muon_cand_25.pt_fast[0]/D | sr_p.sr_1_7.sector_ret_8/D                                                                                                                                                               | sr_p.sr_1[113]/D           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                          Path #8                                                                                         |    WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                                    6.250 |                    6.250 |
| Path Delay                |                     0.858 |                                                                                                                                                                                   17.101 |                    1.144 |
| Logic Delay               | 0.098(12%)                | 4.433(26%)                                                                                                                                                                               | 0.246(22%)               |
| Net Delay                 | 0.760(88%)                | 12.668(74%)                                                                                                                                                                              | 0.898(78%)               |
| Clock Skew                |                    -0.120 |                                                                                                                                                                                   -0.307 |                   -0.095 |
| Slack                     |                     5.264 |                                                                                                                                                                                  -11.166 |                    5.003 |
| Timing Exception          |                           |                                                                                                                                                                                          |                          |
| Bounding Box Size         | 1% x 0%                   | 19% x 4%                                                                                                                                                                                 | 4% x 4%                  |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                   | (0, 0)                   |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                      305 |                        2 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                        0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                        0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                        0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                        0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                             | Safely Timed             |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                        1 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                        1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 FDRE           |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                      | clk                      |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk                      |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                     |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                     |
| IO Crossings              |                         0 |                                                                                                                                                                                        0 |                        0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                        0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                        0 |
| High Fanout               |                         4 |                                                                                                                                                                                       49 |                        1 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                        0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                        0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[404]/C         | muon_cand_25.pt_fast[0]/C                                                                                                                                                                | sr_p.sr_1_7.roi_ret_38/C |
| End Point Pin             | muon_cand_25.pt_fast[0]/D | sr_p.sr_1_7.roi_ret_38/D                                                                                                                                                                 | sr_p.sr_1[127]/D         |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                 Path #9                                                                                                 |                                                                               WorstPath from Dst                                                                               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                     0.840 |                                                                                                                                                                                                  17.105 |                                                                                                                                                                         16.096 |
| Logic Delay               | 0.096(12%)                | 4.984(30%)                                                                                                                                                                                              | 3.668(23%)                                                                                                                                                                     |
| Net Delay                 | 0.744(88%)                | 12.121(70%)                                                                                                                                                                                             | 12.428(77%)                                                                                                                                                                    |
| Clock Skew                |                    -0.130 |                                                                                                                                                                                                  -0.301 |                                                                                                                                                                         -0.020 |
| Slack                     |                     5.272 |                                                                                                                                                                                                 -11.164 |                                                                                                                                                                         -9.874 |
| Timing Exception          |                           |                                                                                                                                                                                                         |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 1%                   | 20% x 4%                                                                                                                                                                                                | 18% x 4%                                                                                                                                                                       |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                         |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                     397 |                                                                                                                                                                            303 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                         0 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Routes                    |                         1 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| DSP Block                 | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| BRAM                      | None                      | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| IO Crossings              |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| High Fanout               |                         4 |                                                                                                                                                                                                      58 |                                                                                                                                                                             46 |
| Dont Touch                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[453]/C         | muon_cand_28.pt_fast[1]/C                                                                                                                                                                               | sr_p.sr_1_15.roi_ret_27500/C                                                                                                                                                   |
| End Point Pin             | muon_cand_28.pt_fast[1]/D | sr_p.sr_1_15.roi_ret_27500/D                                                                                                                                                                            | sr_p.sr_1[240]/D                                                                                                                                                               |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                              Path #10                                                                                              |                                                                                  WorstPath from Dst                                                                                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     6.250 |                                                                                                                                                                                              6.250 |                                                                                                                                                                               6.250 |
| Path Delay                |                     0.858 |                                                                                                                                                                                             17.094 |                                                                                                                                                                              16.124 |
| Logic Delay               | 0.098(12%)                | 4.370(26%)                                                                                                                                                                                         | 4.045(26%)                                                                                                                                                                          |
| Net Delay                 | 0.760(88%)                | 12.724(74%)                                                                                                                                                                                        | 12.079(74%)                                                                                                                                                                         |
| Clock Skew                |                    -0.120 |                                                                                                                                                                                             -0.306 |                                                                                                                                                                              -0.017 |
| Slack                     |                     5.264 |                                                                                                                                                                                            -11.158 |                                                                                                                                                                              -9.899 |
| Timing Exception          |                           |                                                                                                                                                                                                    |                                                                                                                                                                                     |
| Bounding Box Size         | 1% x 0%                   | 19% x 4%                                                                                                                                                                                           | 18% x 4%                                                                                                                                                                            |
| Clock Region Distance     | (0, 0)                    | (1, 1)                                                                                                                                                                                             | (1, 0)                                                                                                                                                                              |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                346 |                                                                                                                                                                                 296 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                                                                        |
| Logic Levels              |                         0 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Routes                    |                         1 |                                                                                                                                                                                                 37 |                                                                                                                                                                                  34 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT5 LUT4 LUT6 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT3 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                                 |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                | clk                                                                                                                                                                                 |
| DSP Block                 | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| BRAM                      | None                      | None                                                                                                                                                                                               | None                                                                                                                                                                                |
| IO Crossings              |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| High Fanout               |                         4 |                                                                                                                                                                                                 51 |                                                                                                                                                                                  45 |
| Dont Touch                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                  0 |                                                                                                                                                                                   0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                                                                              |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                                                                              |
| Start Point Pin           | sr_p.sr_15[404]/C         | muon_cand_25.pt_fast[0]/C                                                                                                                                                                          | sr_p.sr_1_15.roi_ret_26414/C                                                                                                                                                        |
| End Point Pin             | muon_cand_25.pt_fast[0]/D | sr_p.sr_1_15.roi_ret_26414/D                                                                                                                                                                       | sr_p.sr_1[240]/D                                                                                                                                                                    |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+----+----+-----+-----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement | 26 | 28 | 29 | 30 |  31 | 32 | 33 |  34 |  35 |  36 | 37 | 38 | 39 | 40 | 41 | 42 |
+-----------------+-------------+----+----+----+----+-----+----+----+-----+-----+-----+----+----+----+----+----+----+
| clk             | 6.250ns     |  1 |  3 | 31 | 66 | 119 | 47 | 96 | 142 | 249 | 122 | 89 | 11 | 12 |  5 |  5 |  2 |
+-----------------+-------------+----+----+----+----+-----+----+----+-----+-----+-----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.68 |           3.38 |           35193 | 0(0.0%) | 356(1.8%) | 1173(5.9%) | 2421(12.2%) | 5547(28.0%) | 10305(52.0%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D001-freq160retfan10000_rev_1 | 0.90 |           4.40 |           21801 | 0(0.0%) | 355(1.8%) | 1170(5.9%) | 2332(11.8%) | 5528(28.1%) | 10298(52.3%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       119% | (CLEL_R_X62Y571,CLEM_X64Y574)   | muon_sorter_1(63%),wrapper(36%) |            0% |       4.59375 | 97%          | 0%         |  28% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |       112% | (CLEL_R_X47Y498,CLEL_R_X54Y513) | muon_sorter_1(96%)              |            0% |       5.03305 | 95%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |       138% | (CLEL_R_X43Y526,CLEL_R_X50Y541) | muon_sorter_1(99%)              |            0% |       4.60872 | 86%          | 0%         |  30% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       109% | (CLEM_X46Y562,CLEL_R_X49Y569)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.92969 | 96%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.956% | (CLEM_X35Y505,CLEM_X66Y568)   | muon_sorter_1(84%),wrapper(15%) |            0% |       2.75406 | 53%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.270% | (CLEM_X48Y553,CLEM_X63Y568)   | muon_sorter_1(90%),wrapper(9%)  |            0% |       4.99787 | 97%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.627% | (CLEM_X42Y491,CLEM_X65Y554)   | muon_sorter_1(84%),wrapper(15%) |            0% |        3.2569 | 61%          | 0%         |  11% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.619% | (CLEM_X37Y550,CLEL_R_X68Y581) | muon_sorter_1(80%),wrapper(19%) |            0% |       3.14885 | 61%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.550% | (CLEM_X40Y516,CLEL_R_X55Y563) | muon_sorter_1(94%)              |            0% |       3.49499 | 66%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                3 |           0.072% | (CLEM_X54Y498,CLEM_X59Y505)   | muon_sorter_1(82%),wrapper(17%) |            0% |       4.65278 | 89%          | 0%         |  10% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.235% | (CLEM_X44Y496,CLEM_X59Y519)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       4.60629 | 87%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.190% | (CLEM_X48Y554,CLEM_X63Y569)   | muon_sorter_1(89%),wrapper(10%) |            0% |       5.01776 | 97%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.192% | (CLEL_R_X32Y514,CLEM_X63Y577) | muon_sorter_1(87%),wrapper(12%) |            0% |       2.51046 | 48%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.694% | (CLEM_X48Y548,CLEM_X63Y579)   | muon_sorter_1(84%),wrapper(15%) |            0% |       4.20401 | 82%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           1.027% | (CLEM_X35Y495,CLEM_X66Y558)   | muon_sorter_1(83%),wrapper(16%) |            0% |       2.60026 | 49%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.975% | (CLEL_R_X32Y547,CLEM_X63Y578) | muon_sorter_1(88%),wrapper(11%) |            0% |       2.99295 | 58%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window      |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        86% | (CLEM_X44Y552,CLEM_X47Y555)  | muon_sorter_1(99%)              |            0% |       4.84375 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        89% | (CLEM_X44Y548,CLEM_X47Y551)  | muon_sorter_1(99%)              |            0% |       5.04464 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        90% | (CLEM_X44Y544,CLEM_X47Y547)  | muon_sorter_1(98%)              |            0% |       5.01786 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X44Y532,CLEM_X47Y535)  | muon_sorter_1(98%)              |            0% |       4.41518 | 83%          | 0%         |  42% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        85% | (CLEM_X44Y528,CLEM_X47Y531)  | muon_sorter_1(99%)              |            0% |       4.69196 | 89%          | 0%         |  24% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X50Y504,CLEM_X51Y505)  | muon_sorter_1(100%)             |            0% |       5.10417 | 97%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |        85% | (CLEM_X46Y502,CLEM_X47Y503)  | muon_sorter_1(100%)             |            0% |       4.95833 | 93%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                1 |        85% | (NULL_X354Y584,CLEM_X59Y565) | muon_sorter_1(77%),wrapper(22%) |            0% |        4.9375 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+--------------+-----------------+--------------+----------------------+---------------------+---------------------+
|   Tile Name  | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+--------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEM_X45Y539 | 299             | 374          | 82%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y541 | 299             | 371          | 82%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y540 | 299             | 372          | 82%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y543 | 299             | 369          | 81%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y542 | 299             | 370          | 80%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y534 | 299             | 379          | 79%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y535 | 299             | 378          | 79%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y538 | 299             | 375          | 78%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y536 | 299             | 377          | 78%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y537 | 299             | 376          | 78%                  | muon_sorter_1(100%) | Y                   |
+--------------+-----------------+--------------+----------------------+---------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X54Y502   | 337             | 412          | 54%                  | wrapper(55%),muon_sorter_1(44%) | Y                   |
| CLEL_R_X53Y502 | 334             | 412          | 53%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X54Y502 | 339             | 412          | 52%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X51Y502   | 324             | 412          | 51%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X55Y502 | 343             | 412          | 51%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X53Y503 | 334             | 411          | 51%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y503   | 337             | 411          | 51%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X51Y501   | 324             | 413          | 50%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
| CLEL_R_X53Y507 | 334             | 407          | 50%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEL_R_X52Y502 | 330             | 412          | 50%                  | muon_sorter_1(100%)             | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


