Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 14 08:49:04 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.149       -1.514                     22                42720        0.053        0.000                      0                42720        8.750        0.000                       0                 11398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.149       -1.514                     22                42720        0.053        0.000                      0                42720        8.750        0.000                       0                 11398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           22  Failing Endpoints,  Worst Slack       -0.149ns,  Total Violation       -1.514ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.792ns  (logic 13.575ns (68.587%)  route 6.217ns (31.413%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[13])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[13]
                         net (fo=1, routed)           1.951    22.782    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_psdsp_n_7
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.782    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.792ns  (logic 13.575ns (68.587%)  route 6.217ns (31.413%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[17])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[17]
                         net (fo=1, routed)           1.951    22.782    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_psdsp_n_3
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.782    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.149ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.792ns  (logic 13.575ns (68.587%)  route 6.217ns (31.413%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[9])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[9]
                         net (fo=1, routed)           1.951    22.782    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_psdsp_n_11
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[9])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.782    
  -------------------------------------------------------------------
                         slack                                 -0.149    

Slack (VIOLATED) :        -0.125ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.594ns  (logic 13.111ns (66.913%)  route 6.483ns (33.087%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.870     3.164    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X4Y34          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      2.191     5.355 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/P[21]
                         net (fo=1, routed)           0.438     5.792    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_19_fu_2881_p1[21]
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[17])
                                                      1.820     7.612 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_67_fu_2889_p2/P[17]
                         net (fo=1, routed)           0.975     8.587    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_20_fu_2916_p1[17]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_C[17]_P[12])
                                                      1.820    10.407 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_68_fu_2924_p2/P[12]
                         net (fo=1, routed)           0.975    11.383    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_21_fu_2951_p1[12]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    13.203 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_69_fu_2959_p2/P[20]
                         net (fo=1, routed)           1.125    14.327    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_22_fu_2986_p1[20]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[9])
                                                      1.820    16.147 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_70_fu_2994_p2/P[9]
                         net (fo=1, routed)           1.187    17.334    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_23_fu_3021_p1[9]
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_C[9]_P[19])
                                                      1.820    19.154 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_71_fu_3029_p2/P[19]
                         net (fo=1, routed)           0.918    20.072    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_24_fu_3056_p1[19]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_C[19]_P[20])
                                                      1.820    21.892 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_72_fu_3064_p2/P[20]
                         net (fo=1, routed)           0.865    22.757    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_72_fu_3064_p2_n_88
    DSP48_X3Y52          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.757    
  -------------------------------------------------------------------
                         slack                                 -0.125    

Slack (VIOLATED) :        -0.124ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.593ns  (logic 13.111ns (66.917%)  route 6.482ns (33.083%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.870     3.164    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X4Y34          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      2.191     5.355 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/P[21]
                         net (fo=1, routed)           0.438     5.792    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_19_fu_2881_p1[21]
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[17])
                                                      1.820     7.612 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_67_fu_2889_p2/P[17]
                         net (fo=1, routed)           0.975     8.587    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_20_fu_2916_p1[17]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_C[17]_P[12])
                                                      1.820    10.407 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_68_fu_2924_p2/P[12]
                         net (fo=1, routed)           0.975    11.383    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_21_fu_2951_p1[12]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    13.203 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_69_fu_2959_p2/P[20]
                         net (fo=1, routed)           1.125    14.327    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_22_fu_2986_p1[20]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[9])
                                                      1.820    16.147 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_70_fu_2994_p2/P[9]
                         net (fo=1, routed)           1.187    17.334    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_23_fu_3021_p1[9]
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_C[9]_P[19])
                                                      1.820    19.154 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_71_fu_3029_p2/P[19]
                         net (fo=1, routed)           0.918    20.072    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_24_fu_3056_p1[19]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_C[19]_P[21])
                                                      1.820    21.892 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_72_fu_3064_p2/P[21]
                         net (fo=1, routed)           0.864    22.756    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_72_fu_3064_p2_n_87
    DSP48_X3Y52          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.756    
  -------------------------------------------------------------------
                         slack                                 -0.124    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.765ns  (logic 13.575ns (68.683%)  route 6.190ns (31.317%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[21]
                         net (fo=1, routed)           1.923    22.754    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_n
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.754    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.694ns  (logic 13.575ns (68.931%)  route 6.119ns (31.069%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[11])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[11]
                         net (fo=1, routed)           1.852    22.683    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_psdsp_n_9
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[11])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.683    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.694ns  (logic 13.575ns (68.931%)  route 6.119ns (31.069%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[15])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[15]
                         net (fo=1, routed)           1.852    22.683    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_psdsp_n_5
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.683    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.694ns  (logic 13.575ns (68.931%)  route 6.119ns (31.069%))
  Logic Levels:           5  (DSP48E1=5)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.695     2.989    design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ap_clk
    RAMB18_X2Y38         RAMB18E1                                     r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     5.443 r  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/DOADO[13]
                         net (fo=85, routed)          1.120     6.564    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/DOADO[13]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[19]_P[20])
                                                      3.841    10.405 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/cnn_mul_mul_14s_8bjl_U89/cnn_mul_mul_14s_8bjl_DSP48_14_U/p/P[20]
                         net (fo=1, routed)           0.866    11.271    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_fu_1929_p1[20]
    DSP48_X2Y41          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    13.091 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_fu_1937_p2/P[16]
                         net (fo=1, routed)           0.977    14.068    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_2_fu_1972_p1[16]
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[16]_P[20])
                                                      1.820    15.888 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_50_fu_1980_p2/P[20]
                         net (fo=1, routed)           0.865    16.753    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_3_fu_2015_p1[20]
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.573 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2/P[21]
                         net (fo=1, routed)           0.438    19.011    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_51_fu_2023_p2_n_87
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_C[21]_P[19])
                                                      1.820    20.831 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2/P[19]
                         net (fo=1, routed)           1.852    22.683    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_52_fu_2165_p2_i_2_psdsp_psdsp_n_1
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y47          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y47          DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_53_fu_2200_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.683    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.517ns  (logic 13.111ns (67.176%)  route 6.406ns (32.824%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 23.039 - 20.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.870     3.164    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X4Y34          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      2.191     5.355 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_66_fu_2854_p2/P[21]
                         net (fo=1, routed)           0.438     5.792    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_19_fu_2881_p1[21]
    DSP48_X4Y35          DSP48E1 (Prop_dsp48e1_C[21]_P[17])
                                                      1.820     7.612 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_67_fu_2889_p2/P[17]
                         net (fo=1, routed)           0.975     8.587    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_20_fu_2916_p1[17]
    DSP48_X3Y36          DSP48E1 (Prop_dsp48e1_C[17]_P[12])
                                                      1.820    10.407 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_68_fu_2924_p2/P[12]
                         net (fo=1, routed)           0.975    11.383    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_21_fu_2951_p1[12]
    DSP48_X4Y38          DSP48E1 (Prop_dsp48e1_C[12]_P[20])
                                                      1.820    13.203 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_69_fu_2959_p2/P[20]
                         net (fo=1, routed)           1.125    14.327    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_22_fu_2986_p1[20]
    DSP48_X4Y45          DSP48E1 (Prop_dsp48e1_C[20]_P[9])
                                                      1.820    16.147 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_70_fu_2994_p2/P[9]
                         net (fo=1, routed)           1.187    17.334    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_23_fu_3021_p1[9]
    DSP48_X4Y51          DSP48E1 (Prop_dsp48e1_C[9]_P[19])
                                                      1.820    19.154 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_71_fu_3029_p2/P[19]
                         net (fo=1, routed)           0.918    20.072    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/zext_ln703_24_fu_3056_p1[19]
    DSP48_X3Y50          DSP48E1 (Prop_dsp48e1_C[19]_P[10])
                                                      1.820    21.892 r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_72_fu_3064_p2/P[10]
                         net (fo=1, routed)           0.788    22.681    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_72_fu_3064_p2_n_98
    DSP48_X3Y52          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       1.860    23.039    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/ap_clk
    DSP48_X3Y52          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2/CLK
                         clock pessimism              0.129    23.168    
                         clock uncertainty           -0.302    22.866    
    DSP48_X3Y52          DSP48E1 (Setup_dsp48e1_CLK_C[10])
                                                     -0.233    22.633    design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_73_fu_3186_p2
  -------------------------------------------------------------------
                         required time                         22.633    
                         arrival time                         -22.681    
  -------------------------------------------------------------------
                         slack                                 -0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_16_V_wr_fu_388_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/dense_1_out_16_V_reg_3183_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.624%)  route 0.176ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.557     0.893    design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_clk
    SLICE_X46Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_16_V_wr_fu_388_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_16_V_wr_fu_388_reg[9]/Q
                         net (fo=1, routed)           0.176     1.217    design_1_i/cnn_0/inst/grp_dense_1_fu_1413_ap_return_16[9]
    SLICE_X46Y48         FDRE                                         r  design_1_i/cnn_0/inst/dense_1_out_16_V_reg_3183_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.830     1.196    design_1_i/cnn_0/inst/ap_clk
    SLICE_X46Y48         FDRE                                         r  design_1_i/cnn_0/inst/dense_1_out_16_V_reg_3183_reg[9]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X46Y48         FDRE (Hold_fdre_C_D)        -0.002     1.164    design_1_i/cnn_0/inst/dense_1_out_16_V_reg_3183_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_13_V_wr_fu_536_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/dense_1_out_13_V_reg_3168_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.284%)  route 0.237ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.557     0.893    design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_clk
    SLICE_X39Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_13_V_wr_fu_536_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_13_V_wr_fu_536_reg[10]/Q
                         net (fo=1, routed)           0.237     1.271    design_1_i/cnn_0/inst/grp_dense_1_fu_1413_ap_return_13[10]
    SLICE_X40Y47         FDRE                                         r  design_1_i/cnn_0/inst/dense_1_out_13_V_reg_3168_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.830     1.196    design_1_i/cnn_0/inst/ap_clk
    SLICE_X40Y47         FDRE                                         r  design_1_i/cnn_0/inst/dense_1_out_13_V_reg_3168_reg[10]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y47         FDRE (Hold_fdre_C_D)         0.047     1.213    design_1_i/cnn_0/inst/dense_1_out_13_V_reg_3168_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.875%)  route 0.187ns (45.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.554     0.890    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           0.187     1.204    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][2]
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.099     1.303 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[2]
    SLICE_X51Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.819     1.185    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_5_V_wri_fu_584_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/dense_1_out_5_V_reg_3128_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.702%)  route 0.265ns (65.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.556     0.892    design_1_i/cnn_0/inst/grp_dense_1_fu_1413/ap_clk
    SLICE_X49Y50         FDRE                                         r  design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_5_V_wri_fu_584_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cnn_0/inst/grp_dense_1_fu_1413/dense_1_out_5_V_wri_fu_584_reg[3]/Q
                         net (fo=1, routed)           0.265     1.298    design_1_i/cnn_0/inst/grp_dense_1_fu_1413_ap_return_5[3]
    SLICE_X48Y49         FDRE                                         r  design_1_i/cnn_0/inst/dense_1_out_5_V_reg_3128_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.830     1.196    design_1_i/cnn_0/inst/ap_clk
    SLICE_X48Y49         FDRE                                         r  design_1_i/cnn_0/inst/dense_1_out_5_V_reg_3128_reg[3]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.070     1.236    design_1_i/cnn_0/inst/dense_1_out_5_V_reg_3128_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.639     0.975    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[7]/Q
                         net (fo=1, routed)           0.177     1.293    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[9]
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.071     1.227    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/mpr_0_reg_137_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_112_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.990%)  route 0.257ns (58.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.592     0.928    design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/ap_clk
    SLICE_X27Y48         FDRE                                         r  design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/mpr_0_reg_137_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/mpr_0_reg_137_reg[0]/Q
                         net (fo=20, routed)          0.257     1.325    design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/mpr_0_reg_137[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.370 r  design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_112[2]_i_1/O
                         net (fo=1, routed)           0.000     1.370    design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_112[2]_i_1_n_3
    SLICE_X30Y53         FDRE                                         r  design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_112_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.844     1.210    design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/ap_clk
    SLICE_X30Y53         FDRE                                         r  design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_112_reg[2]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.120     1.300    design_1_i/cnn_0/inst/grp_max_pool_2_fu_1615/c_0_reg_112_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.210ns (47.327%)  route 0.234ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.552     0.888    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X50Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.164     1.052 f  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/Q
                         net (fo=2, routed)           0.234     1.285    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1
    SLICE_X49Y94         LUT3 (Prop_lut3_I2_O)        0.046     1.331 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/r_rlast_r_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast
    SLICE_X49Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.824     1.190    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.105     1.260    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.654     0.990    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X27Y107        FDRE                                         r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y107        FDRE (Prop_fdre_C_Q)         0.141     1.131 r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.068     1.199    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]
    SLICE_X26Y107        SRL16E                                       r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.928     1.294    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X26Y107        SRL16E                                       r  design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.291     1.003    
    SLICE_X26Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.120    design_1_i/cnn_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.186%)  route 0.149ns (53.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.639     0.975    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg[2]/Q
                         net (fo=1, routed)           0.149     1.252    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[13]_1[4]
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.825     1.191    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.017     1.173    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.336%)  route 0.163ns (53.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X35Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[4]/Q
                         net (fo=7, routed)           0.163     1.281    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_awid[4]
    SLICE_X36Y101        SRL16E                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11471, routed)       0.911     1.277    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/s_axi_aclk
    SLICE_X36Y101        SRL16E                                       r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.268     1.009    
    SLICE_X36Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.192    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y28   design_1_i/cnn_0/inst/grp_conv_1_fu_1380/add_ln1192_126_reg_26457_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X4Y49   design_1_i/cnn_0/inst/grp_conv_2_fu_1471/add_ln1192_59_fu_2503_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y34   design_1_i/cnn_0/inst/grp_conv_1_fu_1380/add_ln203_reg_27257_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X4Y9    design_1_i/cnn_0/inst/grp_dense_1_fu_1413/cnn_mac_muladd_14brm_U410/cnn_mac_muladd_14brm_DSP48_20_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y19   design_1_i/cnn_0/inst/grp_conv_1_fu_1380/cnn_mac_muladd_14ncg_U20/cnn_mac_muladd_14ncg_DSP48_11_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y38  design_1_i/cnn_0/inst/max_pool_1_out_0_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y36  design_1_i/cnn_0/inst/max_pool_1_out_1_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y40  design_1_i/cnn_0/inst/max_pool_1_out_2_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y41  design_1_i/cnn_0/inst/max_pool_1_out_3_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y38  design_1_i/cnn_0/inst/max_pool_1_out_4_V_U/cnn_max_pool_1_oub1s_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y59  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__22/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y59  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__22/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y60  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__23/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y60  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__23/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y59  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__24/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y59  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__24/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y60  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__25/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y60  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__25/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y59  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__26/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X58Y59  design_1_i/cnn_0/inst/conv_1_input_18_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__26/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__13/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y69  design_1_i/cnn_0/inst/conv_1_input_0_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/cnn_0/inst/conv_1_input_10_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y66  design_1_i/cnn_0/inst/conv_1_input_10_V_U/cnn_conv_1_input_bzo_ram_U/ram_reg_0_15_0_0/SP/CLK



