
---------- Begin Simulation Statistics ----------
final_tick                               5352257661000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 560848                       # Simulator instruction rate (inst/s)
host_mem_usage                               17047024                       # Number of bytes of host memory used
host_op_rate                                   560874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3566.03                       # Real time elapsed on the host
host_tick_rate                               82100675                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2000000021                       # Number of instructions simulated
sim_ops                                    2000092214                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.292773                       # Number of seconds simulated
sim_ticks                                292773403000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          20                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dcache.MSHRs.leapFrogMisses           5208                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    3                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    11                       # Number of integer alu accesses
system.cpu.num_int_insts                           11                       # number of integer instructions
system.cpu.num_int_register_reads                  50                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                    13                       # Number of vector alu accesses
system.cpu.num_vec_insts                           13                       # number of vector instructions
system.cpu.num_vec_register_reads                  12                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     25.00%     25.00% # Class of executed instruction
system.cpu.op_class::IntMult                        1      5.00%     30.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     30.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      4     20.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        4     20.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     70.00% # Class of executed instruction
system.cpu.op_class::MemRead                        6     30.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1720294                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3571756                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         553581489                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        645707220                       # number of cc regfile writes
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000092194                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.292773                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.292773                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    7014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2313                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        210957244                       # Number of branches executed
system.switch_cpus.iew.exec_nop              13183021                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.421431                       # Inst execution rate
system.switch_cpus.iew.exec_refs            395889101                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           52813908                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        22368399                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     342790943                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         4422                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     52853831                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2017239474                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     343075193                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       184740                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2003407996                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         215403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          29689                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        238390                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2115                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1566                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2330107499                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2002908910                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.674133                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1570803395                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.420579                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2003022037                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1226536281                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       619797430                       # number of integer regfile writes
system.switch_cpus.ipc                       3.415611                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 3.415611                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     659335681     32.91%     32.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     52711767      2.63%     35.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             2      0.00%     35.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    250157768     12.49%     48.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     92198710      4.60%     52.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        32609      0.00%     52.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    210743880     10.52%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         7217      0.00%     63.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     52756995      2.63%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt    250236790     12.49%     78.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc     39512789      1.97%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    343083580     17.12%     97.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     52814954      2.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2003592742                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            41495938                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.020711                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2773      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            539      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd      13573008     32.71%     32.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       3299393      7.95%     40.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      9878293     23.81%     64.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     64.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv         13166      0.03%     64.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc     13000703     31.33%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     95.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt        1651621      3.98%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          72139      0.17%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4303      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      844288659                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2274063845                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    843910239                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    846080975                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2004056453                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2003592742                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      3964182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2097                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      3636615                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    585539772                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.421788                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.181617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     49744427      8.50%      8.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     86346276     14.75%     23.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     85070120     14.53%     37.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     77300687     13.20%     50.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    109391839     18.68%     69.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     77654768     13.26%     82.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     45037694      7.69%     90.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     20814883      3.55%     94.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     34179078      5.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    585539772                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.421747                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses     1200800021                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   2360159440                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses   1158998671                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes   1161941774                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        10618                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         6475                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    342790943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     52853831                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      7221956871                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      802453325                       # number of misc regfile writes
system.switch_cpus.numCycles                585546786                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads       1395831320                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes      1027295502                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8270077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           95                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     16540759                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             95                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    361103792                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        361103796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    361103792                       # number of overall hits
system.cpu.dcache.overall_hits::total       361103796                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     34292635                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       34292637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     34292635                       # number of overall misses
system.cpu.dcache.overall_misses::total      34292637                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 585914012345                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 585914012345                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 585914012345                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 585914012345                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    395396427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    395396433                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    395396427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    395396433                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.086730                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.086730                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.086730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.086730                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 17085.709872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17085.708875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 17085.709872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17085.708875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       164826                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2383991                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             21428                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           23046                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.692085                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   103.444893                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      8270077                       # number of writebacks
system.cpu.dcache.writebacks::total           8270077                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     26022048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     26022048                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     26022048                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     26022048                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8270587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8270587                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8270587                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8270587                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 117261990460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 117261990460                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 117261990460                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 117261990460                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020917                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020917                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.020917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14178.194421                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14178.194421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14178.194421                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14178.194421                       # average overall mshr miss latency
system.cpu.dcache.replacements                8270077                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    315493999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       315494003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     27203794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      27203796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 452879751500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 452879751500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    342697793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    342697799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.079381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16647.668759                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16647.667535                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     20586040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20586040                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6617754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6617754                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  94070960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94070960500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019311                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14214.937651                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14214.937651                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     45609793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45609793                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      7088841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7088841                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 133034260845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 133034260845                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     52698634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     52698634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.134517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.134517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18766.715299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18766.715299                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data      5436008                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5436008                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1652833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1652833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23191029960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23191029960                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031364                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14031.078736                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14031.078736                       # average WriteReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.dcache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.dcache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.967357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           369374385                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8270589                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.661195                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      5059484259000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.000083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   510.967274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.001953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.997983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3171442053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3171442053                       # Number of data accesses
system.cpu.dcache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.dcache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.dcache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    224274378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        224274395                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    224274378                       # number of overall hits
system.cpu.icache.overall_hits::total       224274395                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          108                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          108                       # number of overall misses
system.cpu.icache.overall_misses::total           111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7862000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7862000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7862000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7862000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           20                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    224274486                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    224274506                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           20                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    224274486                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    224274506                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.150000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.150000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72796.296296                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70828.828829                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72796.296296                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70828.828829                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits                     0                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           18                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      6830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6830500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      6830500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6830500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75894.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75894.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75894.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75894.444444                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    224274378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       224274395                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          108                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7862000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    224274486                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    224274506                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72796.296296                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70828.828829                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      6830500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6830500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 75894.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75894.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse               0                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.tag_accesses            0                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses            0                       # Number of data accesses
system.cpu.icache.ghosttags.repl_invalid            0                       # Number of initial replacements
system.cpu.icache.ghosttags.repl_valid_tag            0                       # Number of local replacements
system.cpu.icache.ghosttags.repl_valid_data            0                       # Number of global replacements
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            92.985486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           224274488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                93                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2411553.634409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      5059484258500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    89.985486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.175753                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.181612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.181641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1794196141                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1794196141                       # Number of data accesses
system.cpu.icache.tags.repl_invalid                 0                       # Number of initial replacements
system.cpu.icache.tags.repl_valid_tag               0                       # Number of local replacements
system.cpu.icache.tags.repl_valid_data              0                       # Number of global replacements
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 5059484268000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 292773393000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data      8037625                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8037625                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      8037625                       # number of overall hits
system.l2.overall_hits::total                 8037625                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           90                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       232962                       # number of demand (read+write) misses
system.l2.demand_misses::total                 233057                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           90                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       232962                       # number of overall misses
system.l2.overall_misses::total                233057                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      6695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20422371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20429067000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      6695500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20422371500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20429067000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8270587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8270682                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8270587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8270682                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.028168                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.028168                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74394.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87663.960217                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87656.955165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74394.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87663.960217                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87656.955165                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            0                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks             1528686                       # number of writebacks
system.l2.writebacks::total                   1528686                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       232962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            233052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1618405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       232962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1851457                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18092751500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18098547000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 107977573785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18092751500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 126076120785                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.028168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.028178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.028168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.223858                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64394.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77663.960217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77658.835796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66718.512230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64394.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77663.960217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68095.624573                       # average overall mshr miss latency
system.l2.replacements                        1720389                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1659204                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1659204                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1659204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1659204                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6610873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6610873                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6610873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6610873                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1618405                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1618405                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 107977573785                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 107977573785                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66718.512230                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66718.512230                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1627093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1627093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        25745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25745                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3619173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3619173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1652838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1652838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.015576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015576                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 140577.723830                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 140577.723830                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        25745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3361723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3361723500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.015576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015576                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 130577.723830                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130577.723830                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               93                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      6695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      6695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74394.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71994.623656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64394.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64394.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6410532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6410532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       207217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          207219                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16803198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16803198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6617749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6617751                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.031312                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81089.862318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81089.079669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       207217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       207217                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14731028000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14731028000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.031312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031312                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71089.862318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71089.862318                       # average ReadSharedReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.repl_invalid                    0                       # Number of initial replacements
system.l2.ghosttags.repl_valid_tag                  0                       # Number of local replacements
system.l2.ghosttags.repl_valid_data                 0                       # Number of global replacements
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                12215550                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            12215550                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                923794                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 126651.629856                       # Cycle average of tags in use
system.l2.tags.total_refs                    18159163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1851461                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.808018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              5059484258500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.216347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.167480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 108000.653779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     6.358746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 18644.233504                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.823980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.142244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966275                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022        113650                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          521                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         4714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        49981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        58375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6432                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.867081                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.132919                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 266503605                       # Number of tag accesses
system.l2.tags.data_accesses                266503605                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1528686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1618405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        90.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    232962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001894593652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        83790                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        83790                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5151884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1446270                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1851457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1528686                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1851457                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1528686                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1851457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1528686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1593594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   25695                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   25929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   25788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  70514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  71403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  82001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  83845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  84364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  84037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  84044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  83953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  84433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  84976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  86930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  90303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  91853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  97723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  86400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  88631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  89349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  83814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        83790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.096205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.345177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    339.946770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        83788    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96256-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         83790                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        83790                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.243514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.172246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.700741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11824     14.11%     14.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              483      0.58%     14.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            56251     67.13%     81.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4971      5.93%     87.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4095      4.89%     92.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              949      1.13%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2513      3.00%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              240      0.29%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1148      1.37%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              147      0.18%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             1164      1.39%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         83790                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               118493248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             97835904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    404.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    334.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  292773294006                       # Total gap between requests
system.mem_ctrls.avgGap                      86615.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher    103577920                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     14909568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     97831936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 353781863.170132339001                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 19673.918262308820                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 50925281.624710977077                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 334155818.108928442001                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      1618405                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           90                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       232962                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1528686                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  57274098162                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2072044                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   8530402416                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 15472324562938                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     35389.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     23022.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     36617.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10121322.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher    103577920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     14909568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     118493568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5760                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     97835904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     97835904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      1618405                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       232962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1851462                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1528686                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1528686                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    353781863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        19674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     50925282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        404727912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        19674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        20330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    334169371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       334169371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    334169371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    353781863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        19674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     50925282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       738897283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1851457                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1528624                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        61154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        54612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        61183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        54273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        61760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        54279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        61635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        54430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        61824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        54280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        61426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        54593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        60992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        54401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        61632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        54084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        61504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        54283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        61504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        54016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        61440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        54272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        60870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        54400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        61315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        54017                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        61568                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        54210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        61386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        54146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        61696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        54272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        48128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        47495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        48128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        47489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        48256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        47424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        48256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        47442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        48320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        47518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        48148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        47488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        48064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        47488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        48128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        47300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        48064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        47307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        48192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        47296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        48128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        47296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        48004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        47360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        48003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        47297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        48128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        47298                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        48137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        47362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        48256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        47424                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33420886778                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            6169054724                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        65806572622                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18051.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35543.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1635561                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1361098                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.34                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.04                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       383421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   564.195034                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   406.368184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   356.610676                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        40375     10.53%     10.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        66260     17.28%     27.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18171      4.74%     32.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        41844     10.91%     43.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        50914     13.28%     56.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25330      6.61%     63.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        27306      7.12%     70.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        14870      3.88%     74.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        98351     25.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       383421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             118493248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           97831936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              404.726819                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              334.155818                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.85                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    297432259.488002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    525079582.120845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2541458161.939260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1804847692.031913                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25414196231.598511                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 80108433456.143188                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 40257931599.505135                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  150949378982.811798                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.584331                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 122007029828                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13161050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 157605313172                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    300466805.184004                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    530439475.305642                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2536907686.857687                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  1801261926.911925                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25414196231.598511                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 79491009482.560135                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 40684171355.377556                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  150758452963.780212                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.932202                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 123299401406                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13161050000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 156312941594                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1825716                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1528686                       # Transaction distribution
system.membus.trans_dist::CleanEvict           191608                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25745                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25745                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1825717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      5423217                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5423217                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    216329408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               216329408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1851462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1851462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1851462                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         10816369282                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10048203650                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       211102264                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    211054958                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2131                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     92378399                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        92378249                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.999838                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           15666                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         5087                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         5074                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           13                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      2696294                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2102                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    585186873                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.440350                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.325094                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    152185364     26.01%     26.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1    122012170     20.85%     46.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2     32429573      5.54%     52.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     48129855      8.22%     60.62% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     25544861      4.37%     64.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      9816354      1.68%     66.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6     10092949      1.72%     68.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      9638168      1.65%     70.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8    175337579     29.96%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    585186873                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted   2013155404                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted     2013247597                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           394858146                       # Number of memory references committed
system.switch_cpus.commit.loads             342159512                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          210585097                       # Number of branches committed
system.switch_cpus.commit.vector           1157660855                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           960790814                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         14004                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    671215044     33.34%     33.34% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult     52620445      2.61%     35.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     35.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd    249938634     12.41%     48.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp     92088442      4.57%     52.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt        30342      0.00%     52.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult    210477112     10.45%     63.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv         7002      0.00%     63.40% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc     52646119      2.61%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.01% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt    249908291     12.41%     78.43% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc     39458020      1.96%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead    342159512     17.00%     97.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     52698634      2.62%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total   2013247597                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples    175337579                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles        172135506                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      97382629                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles         284584104                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      31407837                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          29689                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     92370061                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            29                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts     2017547509                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           117                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles    224292581                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts             2017613538                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches           211102264                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     92398989                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             361217473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           59436                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines         224274486                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          6828                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    585539772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.445912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.418794                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        253667190     43.32%     43.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         13252819      2.26%     45.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            67818      0.01%     45.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         28448748      4.86%     50.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         52756611      9.01%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         54779769      9.36%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6         13229984      2.26%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            16161      0.00%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8        169320672     28.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    585539772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.360522                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.445691                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               13213                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          631423                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          210                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2115                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         155193                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        16565                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          41659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 292773403000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          29689                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles        187401036                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        32433369                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles         300306709                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      65368962                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts     2017447000                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        813320                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       53998144                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents         566050                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          19088                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands   3098149735                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          6301320162                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1226634182                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups       1397075056                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps    3091942270                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          6207321                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         171692990                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               2425459228                       # The number of ROB reads
system.switch_cpus.rob.writes              4032240966                       # The number of ROB writes
system.switch_cpus.thread0.numInsts        2000000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps          2000092194                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           6617844                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3187890                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6610873                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          191703                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1802173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1652838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1652838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            93                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6617751                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          186                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24811255                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              24811441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5952                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1058602624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1058608576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         3522562                       # Total snoops (count)
system.tol2bus.snoopTraffic                  97835904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11793244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002838                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11793149    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     95      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11793244                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5352257661000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        16540454000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            135000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12405880500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
