verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_arithmetic_pkg.sv
verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_math_pkg.sv
verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_state_pkg.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/scalar/accelerator_scalar_float_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/vector/accelerator_vector_float_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/float/matrix/accelerator_matrix_float_divider.sv

verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_dot_product.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_convolution.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_cosine_similarity.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_multiplication.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_summation.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/vector/accelerator_vector_module.sv

verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_convolution.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_inverse.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_multiplication.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_product.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_summation.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/matrix/accelerator_matrix_transpose.sv

verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_convolution.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_inverse.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_product.sv
verilog work ../../../../../../../rtl/verilog/code/math/algebra/tensor/accelerator_tensor_transpose.sv

verilog work ../../../../../../../rtl/verilog/code/state/feedback/accelerator_state_matrix_feedforward.sv
verilog work ../../../../../../../rtl/verilog/code/state/feedback/accelerator_state_matrix_input.sv
verilog work ../../../../../../../rtl/verilog/code/state/feedback/accelerator_state_matrix_output.sv
verilog work ../../../../../../../rtl/verilog/code/state/feedback/accelerator_state_matrix_state.sv

verilog work ../../../../../../../rtl/verilog/code/state/outputs/accelerator_state_vector_output.sv
verilog work ../../../../../../../rtl/verilog/code/state/outputs/accelerator_state_vector_state.sv

verilog work ../../../../../../../rtl/verilog/code/state/top/accelerator_state_top.sv

verilog work ../../../../../../../bench/verilog/code/procedures/design/state/top/accelerator_state_top_pkg.sv
verilog work ../../../../../../../bench/verilog/code/procedures/design/state/top/accelerator_state_top_stimulus.sv
verilog work ../../../../../../../bench/verilog/code/procedures/design/state/top/accelerator_state_top_testbench.sv