# Memory Design
---
## ðŸ“œ Memory Design 
`verilog
