{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560977378337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560977378337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 19 17:49:38 2019 " "Processing started: Wed Jun 19 17:49:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560977378337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1560977378337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc CPMath -c CPMath " "Command: quartus_drc CPMath -c CPMath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1560977378337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1560977378656 ""}
{ "Info" "ISTA_SDC_FOUND" "CPMath.sdc " "Reading SDC File: 'CPMath.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1560977378857 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1560977378857 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1560977378885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1560977378886 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 14 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 14 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " DeBounce:btnReset\|DB_out " "Node  \"DeBounce:btnReset\|DB_out\"" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/CPMath/DeBounce.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " memory:mem\|memOut\[29\] " "Node  \"memory:mem\|memOut\[29\]\"" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[6\] " "Node  \"mux32:muxMem\|output_\[6\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " memory:mem\|memOut\[0\] " "Node  \"memory:mem\|memOut\[0\]\"" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[3\] " "Node  \"mux32:muxMem\|output_\[3\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " memory:mem\|memOut\[1\] " "Node  \"memory:mem\|memOut\[1\]\"" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[0\] " "Node  \"mux32:muxMem\|output_\[0\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[1\] " "Node  \"mux32:muxMem\|output_\[1\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[2\] " "Node  \"mux32:muxMem\|output_\[2\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " memory:mem\|memOut\[2\] " "Node  \"memory:mem\|memOut\[2\]\"" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[5\] " "Node  \"mux32:muxMem\|output_\[5\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " mux32:muxMem\|output_\[4\] " "Node  \"mux32:muxMem\|output_\[4\]\"" {  } { { "mux32.v" "" { Text "/home-local/aluno/CPMath/mux32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " memory:mem\|memOut\[13\] " "Node  \"memory:mem\|memOut\[13\]\"" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " displayReg:display\|output_\[0\] " "Node  \"displayReg:display\|output_\[0\]\"" {  } { { "displayReg.v" "" { Text "/home-local/aluno/CPMath/displayReg.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379190 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560977379190 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clk_div " "Node  \"clk_div\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379191 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1560977379191 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " memory:mem\|memOut (Bus) " "Node  \"memory:mem\|memOut (Bus)\"" {  } { { "memory.v" "" { Text "/home-local/aluno/CPMath/memory.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379191 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1560977379191 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 51 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 51 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " IR:inst\|imme\[3\] " "Node  \"IR:inst\|imme\[3\]\"" {  } { { "IR.v" "" { Text "/home-local/aluno/CPMath/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " controlUnit:control\|estado.s0 " "Node  \"controlUnit:control\|estado.s0\"" {  } { { "controlUnit.v" "" { Text "/home-local/aluno/CPMath/controlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " DeBounce:btnReset\|DB_out " "Node  \"DeBounce:btnReset\|DB_out\"" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/CPMath/DeBounce.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 7932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " controlUnit:control\|estado.s6 " "Node  \"controlUnit:control\|estado.s6\"" {  } { { "controlUnit.v" "" { Text "/home-local/aluno/CPMath/controlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " clk_div~clkctrl " "Node  \"clk_div~clkctrl\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 7933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " controlUnit:control\|estado.s2 " "Node  \"controlUnit:control\|estado.s2\"" {  } { { "controlUnit.v" "" { Text "/home-local/aluno/CPMath/controlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " PC:programCounter\|output_\[7\]~1 " "Node  \"PC:programCounter\|output_\[7\]~1\"" {  } { { "PC.v" "" { Text "/home-local/aluno/CPMath/PC.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 6543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[0\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[0\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " IR:inst\|imme\[0\] " "Node  \"IR:inst\|imme\[0\]\"" {  } { { "IR.v" "" { Text "/home-local/aluno/CPMath/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 7222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Mod0\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[32\]~64 " "Node  \"ALU:ula\|lpm_divide:Mod0\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[32\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 151 23 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 6383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[1\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[1\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " IR:inst\|imme\[1\] " "Node  \"IR:inst\|imme\[1\]\"" {  } { { "IR.v" "" { Text "/home-local/aluno/CPMath/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Mod0\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[31\]~62 " "Node  \"ALU:ula\|lpm_divide:Mod0\|lpm_divide_kcm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|add_sub_30_result_int\[31\]~62\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 146 23 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 6286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[5\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[5\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[891\]~30 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[891\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 195 9 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[31\]~_Duplicate_1 " "Node  \"mux32B:muxB\|output_\[31\]~_Duplicate_1\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[924\]~34 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[924\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 195 9 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~22 " "Node  \"ALU:ula\|WideOr1~22\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[2\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[2\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|sel\[858\]~0 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|sel\[858\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 194 5 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[3\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[3\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[4\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[4\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[957\]~35 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[957\]~35\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 195 9 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[6\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[6\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[7\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[7\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~0 " "Node  \"ALU:ula\|WideOr1~0\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[8\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[8\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~21 " "Node  \"ALU:ula\|WideOr1~21\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379193 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1560977379193 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1560977379193 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk_div~clkctrl " "Node  \"clk_div~clkctrl\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 7933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[1\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[1\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[0\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[0\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[2\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[2\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " IR:inst\|imme\[3\] " "Node  \"IR:inst\|imme\[3\]\"" {  } { { "IR.v" "" { Text "/home-local/aluno/CPMath/IR.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[3\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[3\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[31\]~_Duplicate_1 " "Node  \"mux32B:muxB\|output_\[31\]~_Duplicate_1\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[4\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[4\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[5\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[5\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[957\]~35 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[957\]~35\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 195 9 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[6\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[6\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[891\]~30 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[891\]~30\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 195 9 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " controlUnit:control\|estado.s2 " "Node  \"controlUnit:control\|estado.s2\"" {  } { { "controlUnit.v" "" { Text "/home-local/aluno/CPMath/controlUnit.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[924\]~34 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|selnose\[924\]~34\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 195 9 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ~GND " "Node  \"~GND\"" {  } { { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 7222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~0 " "Node  \"ALU:ula\|WideOr1~0\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|sel\[858\]~0 " "Node  \"ALU:ula\|lpm_divide:Div0\|lpm_divide_hkm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_6af:divider\|sel\[858\]~0\"" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home-local/aluno/CPMath/db/alt_u_div_6af.tdf" 194 5 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[9\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[9\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[8\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[8\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[7\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[7\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~22 " "Node  \"ALU:ula\|WideOr1~22\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~1 " "Node  \"ALU:ula\|WideOr1~1\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[12\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[12\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[11\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[11\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " mux32B:muxB\|output_\[10\]~_Duplicate_2 " "Node  \"mux32B:muxB\|output_\[10\]~_Duplicate_2\"" {  } { { "mux32B.v" "" { Text "/home-local/aluno/CPMath/mux32B.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 8039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~21 " "Node  \"ALU:ula\|WideOr1~21\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 4073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~20 " "Node  \"ALU:ula\|WideOr1~20\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "CPMath.v" "" { Text "/home-local/aluno/CPMath/CPMath.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 7932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " ALU:ula\|WideOr1~2 " "Node  \"ALU:ula\|WideOr1~2\"" {  } { { "ALU.v" "" { Text "/home-local/aluno/CPMath/ALU.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 3062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_NODES_INFO" " DeBounce:btnReset\|DB_out " "Node  \"DeBounce:btnReset\|DB_out\"" {  } { { "DeBounce.v" "" { Text "/home-local/aluno/CPMath/DeBounce.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/CPMath/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1560977379195 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1560977379195 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1560977379195 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "101 16 " "Design Assistant information: finished post-fitting analysis of current design -- generated 101 information messages and 16 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1560977379196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 20 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "981 " "Peak virtual memory: 981 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560977379245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 19 17:49:39 2019 " "Processing ended: Wed Jun 19 17:49:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560977379245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560977379245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560977379245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1560977379245 ""}
