{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 18:31:27 2019 " "Info: Processing started: Mon Jan 07 18:31:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.start_reset_180 " "Warning: Node \"state_controller:u12\|next_state.start_reset_180\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[13\] " "Warning: Node \"or2total:u16\|total\[13\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "hl:u1\|ceout " "Warning: Node \"hl:u1\|ceout\" is a latch" {  } { { "hl.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/hl.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[12\] " "Warning: Node \"or2total:u16\|total\[12\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.beyond_starting_price_123 " "Warning: Node \"state_controller:u12\|next_state.beyond_starting_price_123\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[10\] " "Warning: Node \"or2total:u16\|total\[10\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[9\] " "Warning: Node \"or2total:u16\|total\[9\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[8\] " "Warning: Node \"or2total:u16\|total\[8\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[7\] " "Warning: Node \"or2total:u16\|total\[7\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[11\] " "Warning: Node \"or2total:u16\|total\[11\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[5\] " "Warning: Node \"or2total:u16\|total\[5\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[4\] " "Warning: Node \"or2total:u16\|total\[4\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[3\] " "Warning: Node \"or2total:u16\|total\[3\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[2\] " "Warning: Node \"or2total:u16\|total\[2\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[6\] " "Warning: Node \"or2total:u16\|total\[6\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[1\] " "Warning: Node \"or2total:u16\|total\[1\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2total:u16\|total\[0\] " "Warning: Node \"or2total:u16\|total\[0\]\" is a latch" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[1\] " "Warning: Node \"or2time:u29\|rfh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[1\] " "Warning: Node \"or2time:u29\|rsfen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[2\] " "Warning: Node \"or2time:u29\|rffen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[2\] " "Warning: Node \"or2time:u29\|rfh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[2\] " "Warning: Node \"or2time:u29\|rsh\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[2\] " "Warning: Node \"or2time:u29\|rsfen\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[1\] " "Warning: Node \"or2time:u29\|rffen\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[1\] " "Warning: Node \"or2time:u29\|rsh\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[3\] " "Warning: Node \"or2time:u29\|rfh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[3\] " "Warning: Node \"or2time:u29\|rffen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[3\] " "Warning: Node \"or2time:u29\|rsfen\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[3\] " "Warning: Node \"or2time:u29\|rsh\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffen\[0\] " "Warning: Node \"or2time:u29\|rffen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsh\[0\] " "Warning: Node \"or2time:u29\|rsh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfh\[0\] " "Warning: Node \"or2time:u29\|rfh\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfen\[0\] " "Warning: Node \"or2time:u29\|rsfen\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[2\] " "Warning: Node \"or2time:u29\|rshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[2\] " "Warning: Node \"or2time:u29\|rfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[2\] " "Warning: Node \"or2time:u29\|rffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[2\] " "Warning: Node \"or2time:u29\|rsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[1\] " "Warning: Node \"or2time:u29\|rfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[1\] " "Warning: Node \"or2time:u29\|rshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[1\] " "Warning: Node \"or2time:u29\|rffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[1\] " "Warning: Node \"or2time:u29\|rsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[3\] " "Warning: Node \"or2time:u29\|rshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[3\] " "Warning: Node \"or2time:u29\|rfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[3\] " "Warning: Node \"or2time:u29\|rffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[3\] " "Warning: Node \"or2time:u29\|rsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rfhtemp\[0\] " "Warning: Node \"or2time:u29\|rfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rshtemp\[0\] " "Warning: Node \"or2time:u29\|rshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rffentemp\[0\] " "Warning: Node \"or2time:u29\|rffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|rsfentemp\[0\] " "Warning: Node \"or2time:u29\|rsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.stop_161 " "Warning: Node \"state_controller:u12\|next_state.stop_161\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|state_start " "Warning: Node \"state_controller:u12\|state_start\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "state_controller:u12\|next_state.within_starting_price_142 " "Warning: Node \"state_controller:u12\|next_state.within_starting_price_142\" is a latch" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[2\] " "Warning: Node \"starting_price:u14\|total_price\[2\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[0\] " "Warning: Node \"starting_price:u14\|total_price\[0\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[3\] " "Warning: Node \"starting_price:u14\|total_price\[3\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[1\] " "Warning: Node \"starting_price:u14\|total_price\[1\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[6\] " "Warning: Node \"starting_price:u14\|total_price\[6\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[5\] " "Warning: Node \"starting_price:u14\|total_price\[5\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[7\] " "Warning: Node \"starting_price:u14\|total_price\[7\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "starting_price:u14\|total_price\[4\] " "Warning: Node \"starting_price:u14\|total_price\[4\]\" is a latch" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[7\] " "Warning: Node \"or5price:u28\|price\[7\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[6\] " "Warning: Node \"or5price:u28\|price\[6\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[5\] " "Warning: Node \"or5price:u28\|price\[5\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[4\] " "Warning: Node \"or5price:u28\|price\[4\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[3\] " "Warning: Node \"or5price:u28\|price\[3\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[2\] " "Warning: Node \"or5price:u28\|price\[2\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[1\] " "Warning: Node \"or5price:u28\|price\[1\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or5price:u28\|price\[0\] " "Warning: Node \"or5price:u28\|price\[0\]\" is a latch" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "bee:u30\|bee_pulse " "Warning: Node \"bee:u30\|bee_pulse\" is a latch" {  } { { "bee.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/bee.vhd" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[2\] " "Warning: Node \"or2time:u29\|vshtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[2\] " "Warning: Node \"or2time:u29\|vfhtemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[2\] " "Warning: Node \"or2time:u29\|vffentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[2\] " "Warning: Node \"or2time:u29\|vsfentemp\[2\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[1\] " "Warning: Node \"or2time:u29\|vfhtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[1\] " "Warning: Node \"or2time:u29\|vshtemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[1\] " "Warning: Node \"or2time:u29\|vffentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[1\] " "Warning: Node \"or2time:u29\|vsfentemp\[1\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[3\] " "Warning: Node \"or2time:u29\|vshtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[3\] " "Warning: Node \"or2time:u29\|vfhtemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[3\] " "Warning: Node \"or2time:u29\|vffentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[3\] " "Warning: Node \"or2time:u29\|vsfentemp\[3\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vfhtemp\[0\] " "Warning: Node \"or2time:u29\|vfhtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vshtemp\[0\] " "Warning: Node \"or2time:u29\|vshtemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vffentemp\[0\] " "Warning: Node \"or2time:u29\|vffentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "or2time:u29\|vsfentemp\[0\] " "Warning: Node \"or2time:u29\|vsfentemp\[0\]\" is a latch" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "key_start " "Info: Assuming node \"key_start\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[4\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[4\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[7\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[7\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[5\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[5\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[6\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[6\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[1\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[1\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[3\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[3\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[0\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[0\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "starting_price:u14\|total_price\[2\] " "Info: Detected ripple clock \"starting_price:u14\|total_price\[2\]\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|state_start " "Info: Detected ripple clock \"state_controller:u12\|state_start\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u28\|price\[13\]~67 " "Info: Detected gated clock \"or5price:u28\|price\[13\]~67\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u28\|price\[13\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or5price:u28\|price\[13\]~66 " "Info: Detected gated clock \"or5price:u28\|price\[13\]~66\" as buffer" {  } { { "or5price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or5price.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or5price:u28\|price\[13\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "starting_price:u14\|Equal1~0 " "Info: Detected gated clock \"starting_price:u14\|Equal1~0\" as buffer" {  } { { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "starting_price:u14\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~10 " "Info: Detected gated clock \"or2total:u16\|process_0~10\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~9 " "Info: Detected gated clock \"or2total:u16\|process_0~9\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~8 " "Info: Detected gated clock \"or2total:u16\|process_0~8\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~7 " "Info: Detected gated clock \"or2total:u16\|process_0~7\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~6 " "Info: Detected gated clock \"or2total:u16\|process_0~6\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[31\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[31\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[0\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[0\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~5 " "Info: Detected gated clock \"or2total:u16\|process_0~5\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~4 " "Info: Detected gated clock \"or2total:u16\|process_0~4\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|state_start~0 " "Info: Detected gated clock \"state_controller:u12\|state_start~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|state_start~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2time:u29\|rshtemp\[0\]~0 " "Info: Detected gated clock \"or2time:u29\|rshtemp\[0\]~0\" as buffer" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2time:u29\|rshtemp\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~1 " "Info: Detected gated clock \"state_controller:u12\|Selector3~1\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.within_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.within_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.within_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "state_controller:u12\|Selector3~0 " "Info: Detected gated clock \"state_controller:u12\|Selector3~0\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.stop " "Info: Detected ripple clock \"state_controller:u12\|current_state.stop\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[1\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[1\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "set_price:u26\|pricesel\[2\] " "Info: Detected ripple clock \"set_price:u26\|pricesel\[2\]\" as buffer" {  } { { "set_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/set_price.vhd" 33 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_price:u26\|pricesel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SetInit:u24\|timesel " "Info: Detected ripple clock \"SetInit:u24\|timesel\" as buffer" {  } { { "SetInit.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/SetInit.vhd" 15 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetInit:u24\|timesel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[12\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[12\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[11\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[11\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[10\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[10\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[9\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[9\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[8\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[8\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[7\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[7\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[6\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[6\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[5\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[5\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[4\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[4\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[3\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[3\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[2\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[2\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[1\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[1\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[0\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[0\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.beyond_starting_price " "Info: Detected ripple clock \"state_controller:u12\|current_state.beyond_starting_price\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.beyond_starting_price" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unit_price:u15\|total_price\[13\] " "Info: Detected ripple clock \"unit_price:u15\|total_price\[13\]\" as buffer" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "unit_price:u15\|total_price\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "drivetime:u5\|dout " "Info: Detected ripple clock \"drivetime:u5\|dout\" as buffer" {  } { { "drivetime.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/drivetime.vhd" 14 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "drivetime:u5\|dout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|process_0~12 " "Info: Detected gated clock \"or2total:u16\|process_0~12\" as buffer" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|process_0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~32 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~32\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "or2total:u16\|total\[13\]~33 " "Info: Detected gated clock \"or2total:u16\|total\[13\]~33\" as buffer" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "or2total:u16\|total\[13\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "licheng:u2\|twofive\[2\] " "Info: Detected ripple clock \"licheng:u2\|twofive\[2\]\" as buffer" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "licheng:u2\|twofive\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "total_run:u4\|dp_total " "Info: Detected ripple clock \"total_run:u4\|dp_total\" as buffer" {  } { { "total_run.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/total_run.vhd" 20 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "total_run:u4\|dp_total" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "state_controller:u12\|current_state.start_reset " "Info: Detected ripple clock \"state_controller:u12\|current_state.start_reset\" as buffer" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_controller:u12\|current_state.start_reset" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register or2total:u16\|total\[1\] register separateprice:u17\|shi\[2\] 21.7 MHz 46.084 ns Internal " "Info: Clock \"clk\" has Internal fmax of 21.7 MHz between source register \"or2total:u16\|total\[1\]\" and destination register \"separateprice:u17\|shi\[2\]\" (period= 46.084 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.466 ns + Longest register register " "Info: + Longest register to register delay is 5.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2total:u16\|total\[1\] 1 REG LC_X32_Y22_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y22_N8; Fanout = 2; REG Node = 'or2total:u16\|total\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2total:u16|total[1] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.718 ns) 1.888 ns separateprice:u17\|LessThan0~62 2 COMB LC_X34_Y22_N4 1 " "Info: 2: + IC(1.170 ns) + CELL(0.718 ns) = 1.888 ns; Loc. = LC_X34_Y22_N4; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~62'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { or2total:u16|total[1] separateprice:u17|LessThan0~62 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 2.096 ns separateprice:u17\|LessThan0~37 3 COMB LC_X34_Y22_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.208 ns) = 2.096 ns; Loc. = LC_X34_Y22_N9; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~37'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { separateprice:u17|LessThan0~62 separateprice:u17|LessThan0~37 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 2.232 ns separateprice:u17\|LessThan0~12 4 COMB LC_X34_Y21_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.136 ns) = 2.232 ns; Loc. = LC_X34_Y21_N4; Fanout = 1; COMB Node = 'separateprice:u17\|LessThan0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.853 ns separateprice:u17\|LessThan0~0 5 COMB LC_X34_Y21_N6 17 " "Info: 5: + IC(0.000 ns) + CELL(0.621 ns) = 2.853 ns; Loc. = LC_X34_Y21_N6; Fanout = 17; COMB Node = 'separateprice:u17\|LessThan0~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.149 ns separateprice:u17\|bai\[3\]~4 6 COMB LC_X34_Y21_N7 16 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 3.149 ns; Loc. = LC_X34_Y21_N7; Fanout = 16; COMB Node = 'separateprice:u17\|bai\[3\]~4'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { separateprice:u17|LessThan0~0 separateprice:u17|bai[3]~4 } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.867 ns) 5.466 ns separateprice:u17\|shi\[2\] 7 REG LC_X35_Y23_N5 1 " "Info: 7: + IC(1.450 ns) + CELL(0.867 ns) = 5.466 ns; Loc. = LC_X35_Y23_N5; Fanout = 1; REG Node = 'separateprice:u17\|shi\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { separateprice:u17|bai[3]~4 separateprice:u17|shi[2] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.664 ns ( 48.74 % ) " "Info: Total cell delay = 2.664 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.802 ns ( 51.26 % ) " "Info: Total interconnect delay = 2.802 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { or2total:u16|total[1] separateprice:u17|LessThan0~62 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|bai[3]~4 separateprice:u17|shi[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.466 ns" { or2total:u16|total[1] {} separateprice:u17|LessThan0~62 {} separateprice:u17|LessThan0~37 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|bai[3]~4 {} separateprice:u17|shi[2] {} } { 0.000ns 1.170ns 0.000ns 0.000ns 0.000ns 0.182ns 1.450ns } { 0.000ns 0.718ns 0.208ns 0.136ns 0.621ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-17.539 ns - Smallest " "Info: - Smallest clock skew is -17.539 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns separateprice:u17\|shi\[2\] 2 REG LC_X35_Y23_N5 1 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X35_Y23_N5; Fanout = 1; REG Node = 'separateprice:u17\|shi\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk separateprice:u17|shi[2] } "NODE_NAME" } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk separateprice:u17|shi[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} separateprice:u17|shi[2] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 20.655 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 20.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.935 ns) 3.341 ns state_controller:u12\|current_state.start_reset 2 REG LC_X40_Y16_N9 248 " "Info: 2: + IC(0.937 ns) + CELL(0.935 ns) = 3.341 ns; Loc. = LC_X40_Y16_N9; Fanout = 248; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.292 ns) 4.853 ns starting_price:u14\|Equal1~0 3 COMB LC_X42_Y16_N4 8 " "Info: 3: + IC(1.220 ns) + CELL(0.292 ns) = 4.853 ns; Loc. = LC_X42_Y16_N4; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.021 ns) + CELL(0.114 ns) 10.988 ns starting_price:u14\|total_price\[2\] 4 REG LC_X42_Y16_N8 2 " "Info: 4: + IC(6.021 ns) + CELL(0.114 ns) = 10.988 ns; Loc. = LC_X42_Y16_N8; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[2] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.590 ns) 12.278 ns or2total:u16\|process_0~4 5 COMB LC_X43_Y16_N9 2 " "Info: 5: + IC(0.700 ns) + CELL(0.590 ns) = 12.278 ns; Loc. = LC_X43_Y16_N9; Fanout = 2; COMB Node = 'or2total:u16\|process_0~4'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { starting_price:u14|total_price[2] or2total:u16|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.590 ns) 15.357 ns or2total:u16\|process_0~12 6 COMB LC_X61_Y16_N9 15 " "Info: 6: + IC(2.489 ns) + CELL(0.590 ns) = 15.357 ns; Loc. = LC_X61_Y16_N9; Fanout = 15; COMB Node = 'or2total:u16\|process_0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.079 ns" { or2total:u16|process_0~4 or2total:u16|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.086 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N2 14 " "Info: 7: + IC(0.437 ns) + CELL(0.292 ns) = 16.086 ns; Loc. = LC_X61_Y16_N2; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { or2total:u16|process_0~12 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.277 ns) + CELL(0.292 ns) 20.655 ns or2total:u16\|total\[1\] 8 REG LC_X32_Y22_N8 2 " "Info: 8: + IC(4.277 ns) + CELL(0.292 ns) = 20.655 ns; Loc. = LC_X32_Y22_N8; Fanout = 2; REG Node = 'or2total:u16\|total\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { or2total:u16|total[13]~33 or2total:u16|total[1] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.574 ns ( 22.14 % ) " "Info: Total cell delay = 4.574 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.081 ns ( 77.86 % ) " "Info: Total interconnect delay = 16.081 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.655 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[2] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.655 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[2] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[1] {} } { 0.000ns 0.000ns 0.937ns 1.220ns 6.021ns 0.700ns 2.489ns 0.437ns 4.277ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk separateprice:u17|shi[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} separateprice:u17|shi[2] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.655 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[2] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.655 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[2] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[1] {} } { 0.000ns 0.000ns 0.937ns 1.220ns 6.021ns 0.700ns 2.489ns 0.437ns 4.277ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } } { "separateprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/separateprice.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { or2total:u16|total[1] separateprice:u17|LessThan0~62 separateprice:u17|LessThan0~37 separateprice:u17|LessThan0~12 separateprice:u17|LessThan0~0 separateprice:u17|bai[3]~4 separateprice:u17|shi[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.466 ns" { or2total:u16|total[1] {} separateprice:u17|LessThan0~62 {} separateprice:u17|LessThan0~37 {} separateprice:u17|LessThan0~12 {} separateprice:u17|LessThan0~0 {} separateprice:u17|bai[3]~4 {} separateprice:u17|shi[2] {} } { 0.000ns 1.170ns 0.000ns 0.000ns 0.000ns 0.182ns 1.450ns } { 0.000ns 0.718ns 0.208ns 0.136ns 0.621ns 0.114ns 0.867ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk separateprice:u17|shi[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} separateprice:u17|shi[2] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.655 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[2] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.655 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[2] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[1] {} } { 0.000ns 0.000ns 0.937ns 1.220ns 6.021ns 0.700ns 2.489ns 0.437ns 4.277ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key_start register or2time:u29\|rshtemp\[1\] register or2time:u29\|rsh\[1\] 154.97 MHz 6.453 ns Internal " "Info: Clock \"key_start\" has Internal fmax of 154.97 MHz between source register \"or2time:u29\|rshtemp\[1\]\" and destination register \"or2time:u29\|rsh\[1\]\" (period= 6.453 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.622 ns + Longest register register " "Info: + Longest register to register delay is 1.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2time:u29\|rshtemp\[1\] 1 REG LC_X55_Y18_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X55_Y18_N1; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2time:u29|rshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.114 ns) 0.811 ns or2time:u29\|rsh~5 2 COMB LC_X54_Y18_N1 1 " "Info: 2: + IC(0.697 ns) + CELL(0.114 ns) = 0.811 ns; Loc. = LC_X54_Y18_N1; Fanout = 1; COMB Node = 'or2time:u29\|rsh~5'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { or2time:u29|rshtemp[1] or2time:u29|rsh~5 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.114 ns) 1.622 ns or2time:u29\|rsh\[1\] 3 REG LC_X53_Y18_N2 1 " "Info: 3: + IC(0.697 ns) + CELL(0.114 ns) = 1.622 ns; Loc. = LC_X53_Y18_N2; Fanout = 1; REG Node = 'or2time:u29\|rsh\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { or2time:u29|rsh~5 or2time:u29|rsh[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 14.06 % ) " "Info: Total cell delay = 0.228 ns ( 14.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 85.94 % ) " "Info: Total interconnect delay = 1.394 ns ( 85.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { or2time:u29|rshtemp[1] or2time:u29|rsh~5 or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.622 ns" { or2time:u29|rshtemp[1] {} or2time:u29|rsh~5 {} or2time:u29|rsh[1] {} } { 0.000ns 0.697ns 0.697ns } { 0.000ns 0.114ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.515 ns - Smallest " "Info: - Smallest clock skew is -3.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 3.460 ns + Shortest register " "Info: + Shortest clock path from clock \"key_start\" to destination register is 3.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.292 ns) 3.460 ns or2time:u29\|rsh\[1\] 2 REG LC_X53_Y18_N2 1 " "Info: 2: + IC(1.699 ns) + CELL(0.292 ns) = 3.460 ns; Loc. = LC_X53_Y18_N2; Fanout = 1; REG Node = 'or2time:u29\|rsh\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 50.90 % ) " "Info: Total cell delay = 1.761 ns ( 50.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 49.10 % ) " "Info: Total interconnect delay = 1.699 ns ( 49.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { key_start {} key_start~out0 {} or2time:u29|rsh[1] {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 6.975 ns - Longest register " "Info: - Longest clock path from clock \"key_start\" to source register is 6.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.114 ns) 2.441 ns or2time:u29\|rshtemp\[0\]~0 2 COMB LC_X8_Y16_N6 16 " "Info: 2: + IC(0.858 ns) + CELL(0.114 ns) = 2.441 ns; Loc. = LC_X8_Y16_N6; Fanout = 16; COMB Node = 'or2time:u29\|rshtemp\[0\]~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { key_start or2time:u29|rshtemp[0]~0 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.242 ns) + CELL(0.292 ns) 6.975 ns or2time:u29\|rshtemp\[1\] 3 REG LC_X55_Y18_N1 1 " "Info: 3: + IC(4.242 ns) + CELL(0.292 ns) = 6.975 ns; Loc. = LC_X55_Y18_N1; Fanout = 1; REG Node = 'or2time:u29\|rshtemp\[1\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.534 ns" { or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.875 ns ( 26.88 % ) " "Info: Total cell delay = 1.875 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 73.12 % ) " "Info: Total interconnect delay = 5.100 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.975 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.975 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 0.858ns 4.242ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { key_start {} key_start~out0 {} or2time:u29|rsh[1] {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.975 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.975 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 0.858ns 4.242ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.316 ns + " "Info: + Micro setup delay of destination is 1.316 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { or2time:u29|rshtemp[1] or2time:u29|rsh~5 or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.622 ns" { or2time:u29|rshtemp[1] {} or2time:u29|rsh~5 {} or2time:u29|rsh[1] {} } { 0.000ns 0.697ns 0.697ns } { 0.000ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.460 ns" { key_start or2time:u29|rsh[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.460 ns" { key_start {} key_start~out0 {} or2time:u29|rsh[1] {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.975 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rshtemp[1] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.975 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rshtemp[1] {} } { 0.000ns 0.000ns 0.858ns 4.242ns } { 0.000ns 1.469ns 0.114ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "unit_price:u15\|total_price\[2\] or2total:u16\|total\[2\] clk 15.347 ns " "Info: Found hold time violation between source  pin or register \"unit_price:u15\|total_price\[2\]\" and destination pin or register \"or2total:u16\|total\[2\]\" for clock \"clk\" (Hold time is 15.347 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.443 ns + Largest " "Info: + Largest clock skew is 17.443 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 20.656 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 20.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.935 ns) 3.341 ns state_controller:u12\|current_state.start_reset 2 REG LC_X40_Y16_N9 248 " "Info: 2: + IC(0.937 ns) + CELL(0.935 ns) = 3.341 ns; Loc. = LC_X40_Y16_N9; Fanout = 248; REG Node = 'state_controller:u12\|current_state.start_reset'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk state_controller:u12|current_state.start_reset } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.292 ns) 4.853 ns starting_price:u14\|Equal1~0 3 COMB LC_X42_Y16_N4 8 " "Info: 3: + IC(1.220 ns) + CELL(0.292 ns) = 4.853 ns; Loc. = LC_X42_Y16_N4; Fanout = 8; COMB Node = 'starting_price:u14\|Equal1~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.021 ns) + CELL(0.114 ns) 10.988 ns starting_price:u14\|total_price\[2\] 4 REG LC_X42_Y16_N8 2 " "Info: 4: + IC(6.021 ns) + CELL(0.114 ns) = 10.988 ns; Loc. = LC_X42_Y16_N8; Fanout = 2; REG Node = 'starting_price:u14\|total_price\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.135 ns" { starting_price:u14|Equal1~0 starting_price:u14|total_price[2] } "NODE_NAME" } } { "starting_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/starting_price.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.590 ns) 12.278 ns or2total:u16\|process_0~4 5 COMB LC_X43_Y16_N9 2 " "Info: 5: + IC(0.700 ns) + CELL(0.590 ns) = 12.278 ns; Loc. = LC_X43_Y16_N9; Fanout = 2; COMB Node = 'or2total:u16\|process_0~4'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { starting_price:u14|total_price[2] or2total:u16|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.590 ns) 15.357 ns or2total:u16\|process_0~12 6 COMB LC_X61_Y16_N9 15 " "Info: 6: + IC(2.489 ns) + CELL(0.590 ns) = 15.357 ns; Loc. = LC_X61_Y16_N9; Fanout = 15; COMB Node = 'or2total:u16\|process_0~12'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.079 ns" { or2total:u16|process_0~4 or2total:u16|process_0~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 16.086 ns or2total:u16\|total\[13\]~33 7 COMB LC_X61_Y16_N2 14 " "Info: 7: + IC(0.437 ns) + CELL(0.292 ns) = 16.086 ns; Loc. = LC_X61_Y16_N2; Fanout = 14; COMB Node = 'or2total:u16\|total\[13\]~33'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { or2total:u16|process_0~12 or2total:u16|total[13]~33 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.278 ns) + CELL(0.292 ns) 20.656 ns or2total:u16\|total\[2\] 8 REG LC_X32_Y22_N4 3 " "Info: 8: + IC(4.278 ns) + CELL(0.292 ns) = 20.656 ns; Loc. = LC_X32_Y22_N4; Fanout = 3; REG Node = 'or2total:u16\|total\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { or2total:u16|total[13]~33 or2total:u16|total[2] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.574 ns ( 22.14 % ) " "Info: Total cell delay = 4.574 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.082 ns ( 77.86 % ) " "Info: Total interconnect delay = 16.082 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.656 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[2] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.656 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[2] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[2] {} } { 0.000ns 0.000ns 0.937ns 1.220ns 6.021ns 0.700ns 2.489ns 0.437ns 4.278ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.213 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.711 ns) 3.213 ns unit_price:u15\|total_price\[2\] 2 REG LC_X31_Y22_N5 2 " "Info: 2: + IC(1.033 ns) + CELL(0.711 ns) = 3.213 ns; Loc. = LC_X31_Y22_N5; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { clk unit_price:u15|total_price[2] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.85 % ) " "Info: Total cell delay = 2.180 ns ( 67.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.033 ns ( 32.15 % ) " "Info: Total interconnect delay = 1.033 ns ( 32.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk unit_price:u15|total_price[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} unit_price:u15|total_price[2] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.656 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[2] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.656 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[2] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[2] {} } { 0.000ns 0.000ns 0.937ns 1.220ns 6.021ns 0.700ns 2.489ns 0.437ns 4.278ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.292ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk unit_price:u15|total_price[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} unit_price:u15|total_price[2] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.872 ns - Shortest register register " "Info: - Shortest register to register delay is 1.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unit_price:u15\|total_price\[2\] 1 REG LC_X31_Y22_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y22_N5; Fanout = 2; REG Node = 'unit_price:u15\|total_price\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unit_price:u15|total_price[2] } "NODE_NAME" } } { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.442 ns) 1.576 ns or2total:u16\|total\[2\]~50 2 COMB LC_X32_Y22_N3 1 " "Info: 2: + IC(1.134 ns) + CELL(0.442 ns) = 1.576 ns; Loc. = LC_X32_Y22_N3; Fanout = 1; COMB Node = 'or2total:u16\|total\[2\]~50'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { unit_price:u15|total_price[2] or2total:u16|total[2]~50 } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 1.872 ns or2total:u16\|total\[2\] 3 REG LC_X32_Y22_N4 3 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.872 ns; Loc. = LC_X32_Y22_N4; Fanout = 3; REG Node = 'or2total:u16\|total\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { or2total:u16|total[2]~50 or2total:u16|total[2] } "NODE_NAME" } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.556 ns ( 29.70 % ) " "Info: Total cell delay = 0.556 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 70.30 % ) " "Info: Total interconnect delay = 1.316 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { unit_price:u15|total_price[2] or2total:u16|total[2]~50 or2total:u16|total[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.872 ns" { unit_price:u15|total_price[2] {} or2total:u16|total[2]~50 {} or2total:u16|total[2] {} } { 0.000ns 1.134ns 0.182ns } { 0.000ns 0.442ns 0.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "unit_price.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/unit_price.vhd" 59 -1 0 } } { "or2total.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2total.vhd" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.656 ns" { clk state_controller:u12|current_state.start_reset starting_price:u14|Equal1~0 starting_price:u14|total_price[2] or2total:u16|process_0~4 or2total:u16|process_0~12 or2total:u16|total[13]~33 or2total:u16|total[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.656 ns" { clk {} clk~out0 {} state_controller:u12|current_state.start_reset {} starting_price:u14|Equal1~0 {} starting_price:u14|total_price[2] {} or2total:u16|process_0~4 {} or2total:u16|process_0~12 {} or2total:u16|total[13]~33 {} or2total:u16|total[2] {} } { 0.000ns 0.000ns 0.937ns 1.220ns 6.021ns 0.700ns 2.489ns 0.437ns 4.278ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.590ns 0.590ns 0.292ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.213 ns" { clk unit_price:u15|total_price[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.213 ns" { clk {} clk~out0 {} unit_price:u15|total_price[2] {} } { 0.000ns 0.000ns 1.033ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { unit_price:u15|total_price[2] or2total:u16|total[2]~50 or2total:u16|total[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.872 ns" { unit_price:u15|total_price[2] {} or2total:u16|total[2]~50 {} or2total:u16|total[2] {} } { 0.000ns 1.134ns 0.182ns } { 0.000ns 0.442ns 0.114ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "key_start 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"key_start\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "or2time:u29\|vsfentemp\[3\] or2time:u29\|rsfentemp\[3\] key_start 2.646 ns " "Info: Found hold time violation between source  pin or register \"or2time:u29\|vsfentemp\[3\]\" and destination pin or register \"or2time:u29\|rsfentemp\[3\]\" for clock \"key_start\" (Hold time is 2.646 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.395 ns + Largest " "Info: + Largest clock skew is 3.395 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start destination 6.799 ns + Longest register " "Info: + Longest clock path from clock \"key_start\" to destination register is 6.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.114 ns) 2.441 ns or2time:u29\|rshtemp\[0\]~0 2 COMB LC_X8_Y16_N6 16 " "Info: 2: + IC(0.858 ns) + CELL(0.114 ns) = 2.441 ns; Loc. = LC_X8_Y16_N6; Fanout = 16; COMB Node = 'or2time:u29\|rshtemp\[0\]~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { key_start or2time:u29|rshtemp[0]~0 } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.244 ns) + CELL(0.114 ns) 6.799 ns or2time:u29\|rsfentemp\[3\] 3 REG LC_X51_Y17_N5 1 " "Info: 3: + IC(4.244 ns) + CELL(0.114 ns) = 6.799 ns; Loc. = LC_X51_Y17_N5; Fanout = 1; REG Node = 'or2time:u29\|rsfentemp\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.358 ns" { or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 24.96 % ) " "Info: Total cell delay = 1.697 ns ( 24.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.102 ns ( 75.04 % ) " "Info: Total interconnect delay = 5.102 ns ( 75.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rsfentemp[3] {} } { 0.000ns 0.000ns 0.858ns 4.244ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key_start source 3.404 ns - Shortest register " "Info: - Shortest clock path from clock \"key_start\" to source register is 3.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.292 ns) 3.404 ns or2time:u29\|vsfentemp\[3\] 2 REG LC_X51_Y17_N4 1 " "Info: 2: + IC(1.643 ns) + CELL(0.292 ns) = 3.404 ns; Loc. = LC_X51_Y17_N4; Fanout = 1; REG Node = 'or2time:u29\|vsfentemp\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.935 ns" { key_start or2time:u29|vsfentemp[3] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.761 ns ( 51.73 % ) " "Info: Total cell delay = 1.761 ns ( 51.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.643 ns ( 48.27 % ) " "Info: Total interconnect delay = 1.643 ns ( 48.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { key_start or2time:u29|vsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.404 ns" { key_start {} key_start~out0 {} or2time:u29|vsfentemp[3] {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rsfentemp[3] {} } { 0.000ns 0.000ns 0.858ns 4.244ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { key_start or2time:u29|vsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.404 ns" { key_start {} key_start~out0 {} or2time:u29|vsfentemp[3] {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.749 ns - Shortest register register " "Info: - Shortest register to register delay is 0.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns or2time:u29\|vsfentemp\[3\] 1 REG LC_X51_Y17_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X51_Y17_N4; Fanout = 1; REG Node = 'or2time:u29\|vsfentemp\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { or2time:u29|vsfentemp[3] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 0.749 ns or2time:u29\|rsfentemp\[3\] 2 REG LC_X51_Y17_N5 1 " "Info: 2: + IC(0.457 ns) + CELL(0.292 ns) = 0.749 ns; Loc. = LC_X51_Y17_N5; Fanout = 1; REG Node = 'or2time:u29\|rsfentemp\[3\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { or2time:u29|vsfentemp[3] or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.292 ns ( 38.99 % ) " "Info: Total cell delay = 0.292 ns ( 38.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.457 ns ( 61.01 % ) " "Info: Total interconnect delay = 0.457 ns ( 61.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { or2time:u29|vsfentemp[3] or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.749 ns" { or2time:u29|vsfentemp[3] {} or2time:u29|rsfentemp[3] {} } { 0.000ns 0.457ns } { 0.000ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "or2time.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/or2time.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { key_start or2time:u29|rshtemp[0]~0 or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { key_start {} key_start~out0 {} or2time:u29|rshtemp[0]~0 {} or2time:u29|rsfentemp[3] {} } { 0.000ns 0.000ns 0.858ns 4.244ns } { 0.000ns 1.469ns 0.114ns 0.114ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { key_start or2time:u29|vsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.404 ns" { key_start {} key_start~out0 {} or2time:u29|vsfentemp[3] {} } { 0.000ns 0.000ns 1.643ns } { 0.000ns 1.469ns 0.292ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.749 ns" { or2time:u29|vsfentemp[3] or2time:u29|rsfentemp[3] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.749 ns" { or2time:u29|vsfentemp[3] {} or2time:u29|rsfentemp[3] {} } { 0.000ns 0.457ns } { 0.000ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "licheng:u2\|twofive\[0\] wheel clk 19.597 ns register " "Info: tsu for register \"licheng:u2\|twofive\[0\]\" (data pin = \"wheel\", clock pin = \"clk\") is 19.597 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.734 ns + Longest pin register " "Info: + Longest pin to register delay is 22.734 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns wheel 1 PIN PIN_J8 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J8; Fanout = 24; PIN Node = 'wheel'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { wheel } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.659 ns) + CELL(0.292 ns) 9.420 ns licheng:u2\|run~106 2 COMB LC_X29_Y17_N9 13 " "Info: 2: + IC(7.659 ns) + CELL(0.292 ns) = 9.420 ns; Loc. = LC_X29_Y17_N9; Fanout = 13; COMB Node = 'licheng:u2\|run~106'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.951 ns" { wheel licheng:u2|run~106 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.590 ns) 11.631 ns licheng:u2\|Add1~8 3 COMB LC_X25_Y15_N7 5 " "Info: 3: + IC(1.621 ns) + CELL(0.590 ns) = 11.631 ns; Loc. = LC_X25_Y15_N7; Fanout = 5; COMB Node = 'licheng:u2\|Add1~8'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { licheng:u2|run~106 licheng:u2|Add1~8 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.442 ns) 12.813 ns licheng:u2\|LessThan4~0 4 COMB LC_X26_Y15_N8 4 " "Info: 4: + IC(0.740 ns) + CELL(0.442 ns) = 12.813 ns; Loc. = LC_X26_Y15_N8; Fanout = 4; COMB Node = 'licheng:u2\|LessThan4~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { licheng:u2|Add1~8 licheng:u2|LessThan4~0 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.292 ns) 14.417 ns licheng:u2\|LessThan4~1 5 COMB LC_X27_Y16_N8 2 " "Info: 5: + IC(1.312 ns) + CELL(0.292 ns) = 14.417 ns; Loc. = LC_X27_Y16_N8; Fanout = 2; COMB Node = 'licheng:u2\|LessThan4~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { licheng:u2|LessThan4~0 licheng:u2|LessThan4~1 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.292 ns) 15.161 ns licheng:u2\|Equal1~3 6 COMB LC_X27_Y16_N2 5 " "Info: 6: + IC(0.452 ns) + CELL(0.292 ns) = 15.161 ns; Loc. = LC_X27_Y16_N2; Fanout = 5; COMB Node = 'licheng:u2\|Equal1~3'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { licheng:u2|LessThan4~1 licheng:u2|Equal1~3 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.292 ns) 16.616 ns licheng:u2\|Add6~0 7 COMB LC_X30_Y16_N7 1 " "Info: 7: + IC(1.163 ns) + CELL(0.292 ns) = 16.616 ns; Loc. = LC_X30_Y16_N7; Fanout = 1; COMB Node = 'licheng:u2\|Add6~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { licheng:u2|Equal1~3 licheng:u2|Add6~0 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.292 ns) 17.348 ns licheng:u2\|twofive~68 8 COMB LC_X30_Y16_N6 4 " "Info: 8: + IC(0.440 ns) + CELL(0.292 ns) = 17.348 ns; Loc. = LC_X30_Y16_N6; Fanout = 4; COMB Node = 'licheng:u2\|twofive~68'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { licheng:u2|Add6~0 licheng:u2|twofive~68 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.590 ns) 19.056 ns licheng:u2\|twofive\[0\]~80 9 COMB LC_X28_Y16_N4 1 " "Info: 9: + IC(1.118 ns) + CELL(0.590 ns) = 19.056 ns; Loc. = LC_X28_Y16_N4; Fanout = 1; COMB Node = 'licheng:u2\|twofive\[0\]~80'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.708 ns" { licheng:u2|twofive~68 licheng:u2|twofive[0]~80 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.292 ns) 20.573 ns licheng:u2\|twofive\[0\]~81 10 COMB LC_X29_Y17_N2 2 " "Info: 10: + IC(1.225 ns) + CELL(0.292 ns) = 20.573 ns; Loc. = LC_X29_Y17_N2; Fanout = 2; COMB Node = 'licheng:u2\|twofive\[0\]~81'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { licheng:u2|twofive[0]~80 licheng:u2|twofive[0]~81 } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.867 ns) 22.734 ns licheng:u2\|twofive\[0\] 11 REG LC_X29_Y16_N1 5 " "Info: 11: + IC(1.294 ns) + CELL(0.867 ns) = 22.734 ns; Loc. = LC_X29_Y16_N1; Fanout = 5; REG Node = 'licheng:u2\|twofive\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { licheng:u2|twofive[0]~81 licheng:u2|twofive[0] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.710 ns ( 25.12 % ) " "Info: Total cell delay = 5.710 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.024 ns ( 74.88 % ) " "Info: Total interconnect delay = 17.024 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.734 ns" { wheel licheng:u2|run~106 licheng:u2|Add1~8 licheng:u2|LessThan4~0 licheng:u2|LessThan4~1 licheng:u2|Equal1~3 licheng:u2|Add6~0 licheng:u2|twofive~68 licheng:u2|twofive[0]~80 licheng:u2|twofive[0]~81 licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.734 ns" { wheel {} wheel~out0 {} licheng:u2|run~106 {} licheng:u2|Add1~8 {} licheng:u2|LessThan4~0 {} licheng:u2|LessThan4~1 {} licheng:u2|Equal1~3 {} licheng:u2|Add6~0 {} licheng:u2|twofive~68 {} licheng:u2|twofive[0]~80 {} licheng:u2|twofive[0]~81 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 7.659ns 1.621ns 0.740ns 1.312ns 0.452ns 1.163ns 0.440ns 1.118ns 1.225ns 1.294ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.442ns 0.292ns 0.292ns 0.292ns 0.292ns 0.590ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.174 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.711 ns) 3.174 ns licheng:u2\|twofive\[0\] 2 REG LC_X29_Y16_N1 5 " "Info: 2: + IC(0.994 ns) + CELL(0.711 ns) = 3.174 ns; Loc. = LC_X29_Y16_N1; Fanout = 5; REG Node = 'licheng:u2\|twofive\[0\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clk licheng:u2|twofive[0] } "NODE_NAME" } } { "licheng.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/licheng.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.68 % ) " "Info: Total cell delay = 2.180 ns ( 68.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 31.32 % ) " "Info: Total interconnect delay = 0.994 ns ( 31.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { clk licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { clk {} clk~out0 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.734 ns" { wheel licheng:u2|run~106 licheng:u2|Add1~8 licheng:u2|LessThan4~0 licheng:u2|LessThan4~1 licheng:u2|Equal1~3 licheng:u2|Add6~0 licheng:u2|twofive~68 licheng:u2|twofive[0]~80 licheng:u2|twofive[0]~81 licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.734 ns" { wheel {} wheel~out0 {} licheng:u2|run~106 {} licheng:u2|Add1~8 {} licheng:u2|LessThan4~0 {} licheng:u2|LessThan4~1 {} licheng:u2|Equal1~3 {} licheng:u2|Add6~0 {} licheng:u2|twofive~68 {} licheng:u2|twofive[0]~80 {} licheng:u2|twofive[0]~81 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 7.659ns 1.621ns 0.740ns 1.312ns 0.452ns 1.163ns 0.440ns 1.118ns 1.225ns 1.294ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.442ns 0.292ns 0.292ns 0.292ns 0.292ns 0.590ns 0.292ns 0.867ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { clk licheng:u2|twofive[0] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { clk {} clk~out0 {} licheng:u2|twofive[0] {} } { 0.000ns 0.000ns 0.994ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outpprice\[2\] displayprice:u18\|outp\[2\] 10.810 ns register " "Info: tco from clock \"clk\" to destination pin \"outpprice\[2\]\" through register \"displayprice:u18\|outp\[2\]\" is 10.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns displayprice:u18\|outp\[2\] 2 REG LC_X38_Y23_N8 1 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X38_Y23_N8; Fanout = 1; REG Node = 'displayprice:u18\|outp\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk displayprice:u18|outp[2] } "NODE_NAME" } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk displayprice:u18|outp[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} displayprice:u18|outp[2] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.470 ns + Longest register pin " "Info: + Longest register to pin delay is 7.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns displayprice:u18\|outp\[2\] 1 REG LC_X38_Y23_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X38_Y23_N8; Fanout = 1; REG Node = 'displayprice:u18\|outp\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { displayprice:u18|outp[2] } "NODE_NAME" } } { "displayprice.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/displayprice.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.346 ns) + CELL(2.124 ns) 7.470 ns outpprice\[2\] 2 PIN PIN_E3 0 " "Info: 2: + IC(5.346 ns) + CELL(2.124 ns) = 7.470 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'outpprice\[2\]'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { displayprice:u18|outp[2] outpprice[2] } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 28.43 % ) " "Info: Total cell delay = 2.124 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.346 ns ( 71.57 % ) " "Info: Total interconnect delay = 5.346 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { displayprice:u18|outp[2] outpprice[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.470 ns" { displayprice:u18|outp[2] {} outpprice[2] {} } { 0.000ns 5.346ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk displayprice:u18|outp[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} displayprice:u18|outp[2] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.470 ns" { displayprice:u18|outp[2] outpprice[2] } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.470 ns" { displayprice:u18|outp[2] {} outpprice[2] {} } { 0.000ns 5.346ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state_controller:u12\|next_state.beyond_starting_price_123 key_start clk 5.296 ns register " "Info: th for register \"state_controller:u12\|next_state.beyond_starting_price_123\" (data pin = \"key_start\", clock pin = \"clk\") is 5.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.693 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 929 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 929; CLK Node = 'clk'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.935 ns) 3.341 ns state_controller:u12\|current_state.within_starting_price 2 REG LC_X41_Y16_N5 6 " "Info: 2: + IC(0.937 ns) + CELL(0.935 ns) = 3.341 ns; Loc. = LC_X41_Y16_N5; Fanout = 6; REG Node = 'state_controller:u12\|current_state.within_starting_price'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { clk state_controller:u12|current_state.within_starting_price } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.442 ns) 4.513 ns state_controller:u12\|state_start~0 3 COMB LC_X42_Y16_N6 1 " "Info: 3: + IC(0.730 ns) + CELL(0.442 ns) = 4.513 ns; Loc. = LC_X42_Y16_N6; Fanout = 1; COMB Node = 'state_controller:u12\|state_start~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { state_controller:u12|current_state.within_starting_price state_controller:u12|state_start~0 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.114 ns) 5.063 ns state_controller:u12\|state_start 4 REG LC_X42_Y16_N1 3 " "Info: 4: + IC(0.436 ns) + CELL(0.114 ns) = 5.063 ns; Loc. = LC_X42_Y16_N1; Fanout = 3; REG Node = 'state_controller:u12\|state_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.550 ns" { state_controller:u12|state_start~0 state_controller:u12|state_start } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.116 ns) + CELL(0.590 ns) 6.769 ns state_controller:u12\|Selector3~0 5 COMB LC_X41_Y16_N1 1 " "Info: 5: + IC(1.116 ns) + CELL(0.590 ns) = 6.769 ns; Loc. = LC_X41_Y16_N1; Fanout = 1; COMB Node = 'state_controller:u12\|Selector3~0'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { state_controller:u12|state_start state_controller:u12|Selector3~0 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.442 ns) 7.912 ns state_controller:u12\|Selector3~1 6 COMB LC_X41_Y16_N2 4 " "Info: 6: + IC(0.701 ns) + CELL(0.442 ns) = 7.912 ns; Loc. = LC_X41_Y16_N2; Fanout = 4; COMB Node = 'state_controller:u12\|Selector3~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.442 ns) 10.693 ns state_controller:u12\|next_state.beyond_starting_price_123 7 REG LC_X41_Y16_N3 1 " "Info: 7: + IC(2.339 ns) + CELL(0.442 ns) = 10.693 ns; Loc. = LC_X41_Y16_N3; Fanout = 1; REG Node = 'state_controller:u12\|next_state.beyond_starting_price_123'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { state_controller:u12|Selector3~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.434 ns ( 41.47 % ) " "Info: Total cell delay = 4.434 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.259 ns ( 58.53 % ) " "Info: Total interconnect delay = 6.259 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { clk state_controller:u12|current_state.within_starting_price state_controller:u12|state_start~0 state_controller:u12|state_start state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.693 ns" { clk {} clk~out0 {} state_controller:u12|current_state.within_starting_price {} state_controller:u12|state_start~0 {} state_controller:u12|state_start {} state_controller:u12|Selector3~0 {} state_controller:u12|Selector3~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 0.937ns 0.730ns 0.436ns 1.116ns 0.701ns 2.339ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.590ns 0.442ns 0.442ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.397 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.397 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns key_start 1 CLK PIN_K5 156 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K5; Fanout = 156; CLK Node = 'key_start'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_start } "NODE_NAME" } } { "main.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/main.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.292 ns) 3.346 ns state_controller:u12\|COM~3 2 COMB LC_X42_Y16_N2 2 " "Info: 2: + IC(1.585 ns) + CELL(0.292 ns) = 3.346 ns; Loc. = LC_X42_Y16_N2; Fanout = 2; COMB Node = 'state_controller:u12\|COM~3'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.877 ns" { key_start state_controller:u12|COM~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.590 ns) 4.668 ns state_controller:u12\|Selector2~1 3 COMB LC_X41_Y16_N9 1 " "Info: 3: + IC(0.732 ns) + CELL(0.590 ns) = 4.668 ns; Loc. = LC_X41_Y16_N9; Fanout = 1; COMB Node = 'state_controller:u12\|Selector2~1'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.322 ns" { state_controller:u12|COM~3 state_controller:u12|Selector2~1 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 5.397 ns state_controller:u12\|next_state.beyond_starting_price_123 4 REG LC_X41_Y16_N3 1 " "Info: 4: + IC(0.437 ns) + CELL(0.292 ns) = 5.397 ns; Loc. = LC_X41_Y16_N3; Fanout = 1; REG Node = 'state_controller:u12\|next_state.beyond_starting_price_123'" {  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { state_controller:u12|Selector2~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "state_controller.vhd" "" { Text "D:/develop/vhdl_projects/VHDL_taxi-main/state_controller.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 48.97 % ) " "Info: Total cell delay = 2.643 ns ( 48.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.754 ns ( 51.03 % ) " "Info: Total interconnect delay = 2.754 ns ( 51.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { key_start state_controller:u12|COM~3 state_controller:u12|Selector2~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { key_start {} key_start~out0 {} state_controller:u12|COM~3 {} state_controller:u12|Selector2~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 1.585ns 0.732ns 0.437ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.693 ns" { clk state_controller:u12|current_state.within_starting_price state_controller:u12|state_start~0 state_controller:u12|state_start state_controller:u12|Selector3~0 state_controller:u12|Selector3~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.693 ns" { clk {} clk~out0 {} state_controller:u12|current_state.within_starting_price {} state_controller:u12|state_start~0 {} state_controller:u12|state_start {} state_controller:u12|Selector3~0 {} state_controller:u12|Selector3~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 0.937ns 0.730ns 0.436ns 1.116ns 0.701ns 2.339ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.590ns 0.442ns 0.442ns } "" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { key_start state_controller:u12|COM~3 state_controller:u12|Selector2~1 state_controller:u12|next_state.beyond_starting_price_123 } "NODE_NAME" } } { "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/vhdl/portableapps/quartus90sp2portable/app/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.397 ns" { key_start {} key_start~out0 {} state_controller:u12|COM~3 {} state_controller:u12|Selector2~1 {} state_controller:u12|next_state.beyond_starting_price_123 {} } { 0.000ns 0.000ns 1.585ns 0.732ns 0.437ns } { 0.000ns 1.469ns 0.292ns 0.590ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 90 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 18:31:27 2019 " "Info: Processing ended: Mon Jan 07 18:31:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
