
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/client_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 4263307 heartbeat IPC: 2.3456 cumulative IPC: 2.3456 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8768894 heartbeat IPC: 2.21947 cumulative IPC: 2.28079 (Simulation time: 0 hr 0 min 22 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 10760516 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 17459257 heartbeat IPC: 1.1507 cumulative IPC: 0.746409 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 29706975 heartbeat IPC: 0.816479 cumulative IPC: 0.791705 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 41099470 heartbeat IPC: 0.877771 cumulative IPC: 0.824023 (Simulation time: 0 hr 1 min 2 sec) 
Finished CPU 0 instructions: 25000001 cycles: 30338954 cumulative IPC: 0.824023 (Simulation time: 0 hr 1 min 2 sec) 

CPU 0 Branch Prediction Accuracy: 93.4235% MPKI: 11.3852

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.824023 instructions: 25000001 cycles: 30338954
L1D TOTAL     ACCESS:    6816088  HIT:    6399656  MISS:     416432
L1D LOAD      ACCESS:    4778874  HIT:    4402592  MISS:     376282
L1D RFO       ACCESS:    2037214  HIT:    1997064  MISS:      40150
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5491283  HIT:    5438407  MISS:      52876
L1I LOAD      ACCESS:    5491283  HIT:    5438407  MISS:      52876
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     723844  HIT:     649270  MISS:      74574
LLC LOAD      ACCESS:     429157  HIT:     382045  MISS:      47112
LLC RFO       ACCESS:      40150  HIT:      15622  MISS:      24528
LLC PREFETCH  ACCESS:     170020  HIT:     167086  MISS:       2934
LLC WRITEBACK ACCESS:      84517  HIT:      84517  MISS:          0
LLC PREFETCH  REQUESTED:     301177  ISSUED:     247045  USEFUL:       3553  USELESS:         61
Major fault: 0 Minor fault: 2679

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 429157
* CPU 0 Total Misses: 47112
* CPU 0 Total Prefetches: 2934
* CPU 0 Total Prefetch Hits: 2572
* CPU 0 Total Non-useful Prefetches: 62
* CPU 0 Total Undecided Prefetches: 300

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 429157
* CPU 0 ROI Misses: 47112
* CPU 0 ROI Prefetches: 2934
* CPU 0 ROI Prefetch Hits: 2572
* CPU 0 ROI Non-useful Prefetches: 62
* CPU 0 ROI Undecided Prefetches: 300

