
%"struct.Yosys::MemRd.3119746" = type { %"struct.Yosys::RTLIL::AttrObject.3119747", i8, ptr, i32, i8, i8, i8, %"struct.Yosys::RTLIL::Const.3119748", %"struct.Yosys::RTLIL::Const.3119748", %"struct.Yosys::RTLIL::Const.3119748", %"class.std::vector.81.3119749", %"class.std::vector.81.3119749", %"struct.Yosys::RTLIL::SigSpec.3119750", %"struct.Yosys::RTLIL::SigSpec.3119750", %"struct.Yosys::RTLIL::SigSpec.3119750", %"struct.Yosys::RTLIL::SigSpec.3119750", %"struct.Yosys::RTLIL::SigSpec.3119750", %"struct.Yosys::RTLIL::SigSpec.3119750" }
%"struct.Yosys::RTLIL::AttrObject.3119747" = type { %"class.Yosys::hashlib::dict.3119751" }
%"class.Yosys::hashlib::dict.3119751" = type <{ %"class.std::vector.3119728", %"class.std::vector.0.3119752", %"struct.Yosys::hashlib::hash_ops.3119753", [7 x i8] }>
%"class.std::vector.3119728" = type { %"struct.std::_Vector_base.3119729" }
%"struct.std::_Vector_base.3119729" = type { %"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl.3119730" }
%"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl.3119730" = type { %"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl_data.3119731" }
%"struct.std::_Vector_base<int, std::allocator<int>>::_Vector_impl_data.3119731" = type { ptr, ptr, ptr }
%"class.std::vector.0.3119752" = type { %"struct.std::_Vector_base.1.3119754" }
%"struct.std::_Vector_base.1.3119754" = type { %"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl.3119755" }
%"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl.3119755" = type { %"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl_data.3119756" }
%"struct.std::_Vector_base<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t, std::allocator<Yosys::hashlib::dict<Yosys::RTLIL::IdString, Yosys::RTLIL::Const>::entry_t>>::_Vector_impl_data.3119756" = type { ptr, ptr, ptr }
%"struct.Yosys::hashlib::hash_ops.3119753" = type { i8 }
%"struct.Yosys::RTLIL::Const.3119748" = type { i32, %"class.std::vector.76.3119757" }
%"class.std::vector.76.3119757" = type { %"struct.std::_Vector_base.77.3119758" }
%"struct.std::_Vector_base.77.3119758" = type { %"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl.3119759" }
%"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl.3119759" = type { %"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl_data.3119760" }
%"struct.std::_Vector_base<Yosys::RTLIL::State, std::allocator<Yosys::RTLIL::State>>::_Vector_impl_data.3119760" = type { ptr, ptr, ptr }
%"class.std::vector.81.3119749" = type { %"struct.std::_Bvector_base.3119761" }
%"struct.std::_Bvector_base.3119761" = type { %"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl.3119762" }
%"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl.3119762" = type { %"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl_data.3119763" }
%"struct.std::_Bvector_base<std::allocator<bool>>::_Bvector_impl_data.3119763" = type { %"struct.std::_Bit_iterator.3119764", %"struct.std::_Bit_iterator.3119764", ptr }
%"struct.std::_Bit_iterator.3119764" = type { %"struct.std::_Bit_iterator_base.base.3119765", [4 x i8] }
%"struct.std::_Bit_iterator_base.base.3119765" = type <{ ptr, i32 }>
%"struct.Yosys::RTLIL::SigSpec.3119750" = type { i32, i64, %"class.std::vector.85.3119766", %"class.std::vector.90.3119767" }
%"class.std::vector.85.3119766" = type { %"struct.std::_Vector_base.86.3119768" }
%"struct.std::_Vector_base.86.3119768" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl.3119769" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl.3119769" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl_data.3119770" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigChunk, std::allocator<Yosys::RTLIL::SigChunk>>::_Vector_impl_data.3119770" = type { ptr, ptr, ptr }
%"class.std::vector.90.3119767" = type { %"struct.std::_Vector_base.91.3119771" }
%"struct.std::_Vector_base.91.3119771" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl.3119772" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl.3119772" = type { %"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl_data.3119773" }
%"struct.std::_Vector_base<Yosys::RTLIL::SigBit, std::allocator<Yosys::RTLIL::SigBit>>::_Vector_impl_data.3119773" = type { ptr, ptr, ptr }

; 2 occurrences:
; darktable/optimized/print_settings.c.ll
; ruby/optimized/parse.ll
; Function Attrs: nounwind
define i1 @func0000000000000004(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr i8, ptr %1, i64 %3
  %5 = getelementptr i8, ptr %4, i64 4
  %6 = getelementptr i8, ptr %0, i64 -2
  %7 = icmp ult ptr %5, %6
  ret i1 %7
}

; 2 occurrences:
; lz4/optimized/lz4hc.c.ll
; ruby/optimized/ripper.ll
; Function Attrs: nounwind
define i1 @func0000000000000564(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr nusw i8, ptr %1, i64 %3
  %5 = getelementptr nusw nuw i8, ptr %4, i64 4
  %6 = getelementptr nusw i8, ptr %0, i64 -2
  %7 = icmp ult ptr %5, %6
  ret i1 %7
}

; 2 occurrences:
; llvm/optimized/CFIInstrInserter.cpp.ll
; yosys/optimized/mem.ll
; Function Attrs: nounwind
define i1 @func00000000000005e1(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr %"struct.Yosys::MemRd.3119746", ptr %1, i64 %3, i32 7, i32 1
  %5 = getelementptr nusw nuw i8, ptr %0, i64 704
  %6 = icmp eq ptr %4, %5
  ret i1 %6
}

; 2 occurrences:
; zxing/optimized/BinaryBitmap.cpp.ll
; zxing/optimized/ODCode128Reader.cpp.ll
; Function Attrs: nounwind
define i1 @func0000000000000561(ptr %0, ptr %1, i32 %2) #0 {
entry:
  %3 = sext i32 %2 to i64
  %4 = getelementptr nusw i16, ptr %1, i64 %3
  %5 = getelementptr nusw nuw i8, ptr %4, i64 14
  %6 = getelementptr nusw i8, ptr %0, i64 -2
  %7 = icmp eq ptr %5, %6
  ret i1 %7
}

attributes #0 = { nounwind }
