{
    "fpgas": {
      "fpga-0006:acl0": "s2s_test_0",
      "fpga-0006:acl1": "s2s_test_0",
      "fpga-0007:acl0": "s2s_test_0",
      "fpga-0007:acl1": "s2s_test_0",
      "fpga-0008:acl0": "s2s_test_0",
      "fpga-0008:acl1": "s2s_test_1",
      "fpga-0009:acl0": "s2s_test_1",
      "fpga-0009:acl1": "s2s_test_1"
    }, 
    "connections": {
      "fpga-0006:acl0:ch2": "fpga-0006:acl1:ch3",
      "fpga-0006:acl0:ch3": "fpga-0006:acl1:ch2",
      "fpga-0007:acl0:ch2": "fpga-0007:acl1:ch3",
      "fpga-0007:acl0:ch3": "fpga-0007:acl1:ch2",
      "fpga-0006:acl0:ch1": "fpga-0007:acl0:ch0",
      "fpga-0006:acl1:ch1": "fpga-0007:acl1:ch0",
      "fpga-0007:acl0:ch1": "fpga-0008:acl0:ch0",
      "fpga-0007:acl1:ch1": "fpga-0008:acl1:ch0",
      "fpga-0008:acl0:ch2": "fpga-0008:acl1:ch3",
      "fpga-0008:acl0:ch3": "fpga-0008:acl1:ch2",
      "fpga-0009:acl0:ch2": "fpga-0009:acl1:ch3",
      "fpga-0009:acl0:ch3": "fpga-0009:acl1:ch2",
      "fpga-0008:acl0:ch1": "fpga-0009:acl0:ch0",
      "fpga-0008:acl1:ch1": "fpga-0009:acl1:ch0",
      "fpga-0006:acl0:ch0": "fpga-0009:acl0:ch1",
      "fpga-0006:acl1:ch0": "fpga-0009:acl1:ch1"
    }
  }
  