Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May  7 00:19:43 2024
| Host         : else running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 128
+-----------+----------+-----------------------------------------------------+------------+
| Rule      | Severity | Description                                         | Violations |
+-----------+----------+-----------------------------------------------------+------------+
| BUFC-1    | Warning  | Input Buffer Connections                            | 1          |
| CFGBVS-1  | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-153  | Warning  | Gated clock check                                   | 91         |
| REQP-101  | Warning  | enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  | 16         |
| REQP-1580 | Warning  | Phase alignment                                     | 16         |
| REQP-1839 | Warning  | RAMB36 async control check                          | 2          |
| RTSTAT-10 | Warning  | No routable loads                                   | 1          |
+-----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer u_zc_ddr_mig/u_zc_ddr3_phy/u_pad_dqs1/IBUFDS (in u_zc_ddr_mig/u_zc_ddr3_phy/u_pad_dqs1 macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[10]_i_2_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[10]_i_2/O, cell u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[10]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[13]_i_2_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[13]_i_2/O, cell u_zc_ddr_mig/u_zc_ddr3_core/addr_send_reg[13]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[2]_i_2/O, cell u_zc_ddr_mig/u_zc_ddr3_core/ba_send_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/cke_send_reg_i_2_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/cke_send_reg_i_2/O, cell u_zc_ddr_mig/u_zc_ddr3_core/cke_send_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[2]_i_2/O, cell u_zc_ddr_mig/u_zc_ddr3_core/cmd_send_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/rst_n_send_reg_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/rst_n_send_reg_i_1/O, cell u_zc_ddr_mig/u_zc_ddr3_core/rst_n_send_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[2]_i_2/O, cell u_zc_ddr_mig/u_zc_ddr3_core/target_nex_state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[0]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[10]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[11]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[12]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[13]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[14]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[15]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[17]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[18]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[19]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[1]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[20]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[21]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[22]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[23]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[24]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[25]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[26]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[27]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[28]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[29]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[2]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[30]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[31]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[3]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[4]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[5]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[6]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[7]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[8]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[9]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_1_user_itf/buffer_rd_addr_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1__0_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1__0/O, cell u_zc_m_axi_0_top/u_zc_m_axi_rd_0_channel/u_zc_m_axi_rd_2_buffer/u_w1xd512_rd_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[0]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[10]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[11]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[12]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[13]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[14]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[15]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[16]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[17]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[18]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[19]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[1]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[20]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[21]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[22]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[23]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[24]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[25]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[26]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[27]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[28]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[29]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[2]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[30]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[31]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[3]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[4]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[5]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[6]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[7]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[8]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[9]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_1_user_itf/buffer_wr_addr_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1/O, cell u_zc_m_axi_0_top/u_zc_m_axi_wr_0_channel/u_zc_m_axi_wr_2_buffer/u_w1xd512_wr_data_fifo_3/sync_r2w_instance/sync_rd_pointer_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-101#1 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#2 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#3 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#4 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#5 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#6 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#7 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#8 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#9 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#10 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#11 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#12 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#13 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#14 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#15 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-101#16 Warning
enum_NUM_CE_1_connects_CE2_ACTIVE_connects_CE2_GND  
u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9: Useless CE2 input pin. With NUM_CE set 1, the CE2 input pin is being ignored.
Related violations: <none>

REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in0/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in1/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in10/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in11/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in12/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in13/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#7 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in14/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#8 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in15/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#9 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in2/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#10 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in3/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#11 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in4/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#12 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in5/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#13 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in6/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#14 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in7/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#15 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in8/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#16 Warning
Phase alignment  
Unsupported clocking topology used for ISERDESE2 u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9. This can result in corrupted data. The u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9/OCLK / u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship and the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9/CLK pin should be driven similarly to the u_zc_ddr_mig/u_zc_ddr3_phy/u_serdes_dq_in9/OCLK pin. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN (net: u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en) which is driven by a register (u_ddr_to_eth_send/reset_sync_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/srst) which is driven by a register (u_ddr_to_eth_send/reset_sync_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
51 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENA_dly_D, u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_frame_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], u_udp_protocol_stack/u_mac_layer/u_mac_receive/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, u_ddr_to_eth_send/u_ddr_to_eth_fifo_w9xd4096/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, u_udp_protocol_stack/u_mac_layer/u_mac_send/u_rx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0] (the first 15 of 49 listed).
Related violations: <none>


