
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.14 source latency wr_ptr[0]$_SDFFE_PN0P_/CK ^
  -0.15 target latency mem[3][14]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: clear_errors (input port clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    1.13    0.00    0.00    0.20 ^ clear_errors (in)
                                         clear_errors (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     1    1.86    0.01    0.02    0.22 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.01    0.00    0.22 ^ _3138_/A (INV_X1)
     1    1.70    0.00    0.01    0.23 v _3138_/ZN (INV_X1)
                                         _0857_ (net)
                  0.00    0.00    0.23 v _3139_/A2 (NAND2_X1)
     1    1.86    0.01    0.01    0.24 ^ _3139_/ZN (NAND2_X1)
                                         _0858_ (net)
                  0.01    0.00    0.24 ^ _3140_/B2 (AOI21_X1)
     1    1.22    0.01    0.01    0.25 v _3140_/ZN (AOI21_X1)
                                         _0030_ (net)
                  0.01    0.00    0.25 v error_detected$_SDFF_PN0_/D (DFF_X1)
                                  0.25   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   30.31    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   23.74    0.02    0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_38_clk/A (CLKBUF_X3)
     8    9.45    0.01    0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
                                         clknet_leaf_38_clk (net)
                  0.01    0.00    0.14 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.14   clock reconvergence pessimism
                          0.00    0.15   library hold time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.25   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   30.31    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   23.74    0.02    0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_36_clk/A (CLKBUF_X3)
     8    9.57    0.01    0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
                                         clknet_leaf_36_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5    9.44    0.02    0.12    0.27 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.27 ^ _4097_/A (HA_X1)
     2    2.91    0.01    0.04    0.30 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.01    0.00    0.30 ^ _2358_/A (INV_X1)
     1    3.79    0.01    0.01    0.31 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.31 v _4087_/A (FA_X1)
     2    5.98    0.02    0.08    0.40 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.40 v _2324_/A (XOR2_X2)
     7   11.18    0.02    0.06    0.46 v _2324_/Z (XOR2_X2)
                                         net6 (net)
                  0.02    0.00    0.46 v _2349_/A4 (OR4_X2)
     1    1.63    0.02    0.11    0.57 v _2349_/ZN (OR4_X2)
                                         _0604_ (net)
                  0.02    0.00    0.57 v _2350_/B (MUX2_X2)
     4   18.70    0.02    0.07    0.64 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.02    0.00    0.64 v _2351_/A1 (NOR2_X4)
     2    9.35    0.02    0.03    0.67 ^ _2351_/ZN (NOR2_X4)
                                         net9 (net)
                  0.02    0.00    0.67 ^ _2352_/A (INV_X4)
     2   12.71    0.01    0.01    0.69 v _2352_/ZN (INV_X4)
                                         _0606_ (net)
                  0.01    0.00    0.69 v _2353_/A (BUF_X16)
    10   53.83    0.01    0.03    0.71 v _2353_/Z (BUF_X16)
                                         _0607_ (net)
                  0.01    0.01    0.72 v _4048_/A (BUF_X16)
    10   46.46    0.01    0.03    0.75 v _4048_/Z (BUF_X16)
                                         _1704_ (net)
                  0.01    0.00    0.75 v _4049_/B2 (OAI21_X2)
     1    3.28    0.02    0.03    0.78 ^ _4049_/ZN (OAI21_X2)
                                         net48 (net)
                  0.02    0.00    0.78 ^ output48/A (BUF_X1)
     1    0.46    0.00    0.02    0.80 ^ output48/Z (BUF_X1)
                                         rd_data[27] (net)
                  0.00    0.00    0.80 ^ rd_data[27] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[27] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   11.74    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   30.31    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   23.74    0.02    0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.02    0.00    0.10 ^ clkbuf_leaf_36_clk/A (CLKBUF_X3)
     8    9.57    0.01    0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
                                         clknet_leaf_36_clk (net)
                  0.01    0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5    9.44    0.02    0.12    0.27 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.27 ^ _4097_/A (HA_X1)
     2    2.91    0.01    0.04    0.30 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.01    0.00    0.30 ^ _2358_/A (INV_X1)
     1    3.79    0.01    0.01    0.31 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.31 v _4087_/A (FA_X1)
     2    5.98    0.02    0.08    0.40 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.40 v _2324_/A (XOR2_X2)
     7   11.18    0.02    0.06    0.46 v _2324_/Z (XOR2_X2)
                                         net6 (net)
                  0.02    0.00    0.46 v _2349_/A4 (OR4_X2)
     1    1.63    0.02    0.11    0.57 v _2349_/ZN (OR4_X2)
                                         _0604_ (net)
                  0.02    0.00    0.57 v _2350_/B (MUX2_X2)
     4   18.70    0.02    0.07    0.64 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.02    0.00    0.64 v _2351_/A1 (NOR2_X4)
     2    9.35    0.02    0.03    0.67 ^ _2351_/ZN (NOR2_X4)
                                         net9 (net)
                  0.02    0.00    0.67 ^ _2352_/A (INV_X4)
     2   12.71    0.01    0.01    0.69 v _2352_/ZN (INV_X4)
                                         _0606_ (net)
                  0.01    0.00    0.69 v _2353_/A (BUF_X16)
    10   53.83    0.01    0.03    0.71 v _2353_/Z (BUF_X16)
                                         _0607_ (net)
                  0.01    0.01    0.72 v _4048_/A (BUF_X16)
    10   46.46    0.01    0.03    0.75 v _4048_/Z (BUF_X16)
                                         _1704_ (net)
                  0.01    0.00    0.75 v _4049_/B2 (OAI21_X2)
     1    3.28    0.02    0.03    0.78 ^ _4049_/ZN (OAI21_X2)
                                         net48 (net)
                  0.02    0.00    0.78 ^ output48/A (BUF_X1)
     1    0.46    0.00    0.02    0.80 ^ output48/Z (BUF_X1)
                                         rd_data[27] (net)
                  0.00    0.00    0.80 ^ rd_data[27] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.07053224742412567

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3553

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2048625349998474

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0178

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_count[9]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_36_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.27 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.30 ^ _4097_/CO (HA_X1)
   0.01    0.31 v _2358_/ZN (INV_X1)
   0.08    0.40 v _4087_/CO (FA_X1)
   0.06    0.46 v _2324_/Z (XOR2_X2)
   0.11    0.57 v _2349_/ZN (OR4_X2)
   0.07    0.64 v _2350_/Z (MUX2_X2)
   0.04    0.68 v _3085_/Z (BUF_X4)
   0.07    0.75 ^ _3135_/ZN (NOR4_X1)
   0.06    0.81 v _3136_/Z (MUX2_X1)
   0.00    0.81 v error_count[9]$_SDFFE_PN0P_/D (DFF_X1)
           0.81   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    1.14 ^ clkbuf_leaf_39_clk/Z (CLKBUF_X3)
   0.00    1.14 ^ error_count[9]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.14   clock reconvergence pessimism
  -0.04    1.11   library setup time
           1.11   data required time
---------------------------------------------------------
           1.11   data required time
          -0.81   data arrival time
---------------------------------------------------------
           0.30   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error_detected$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
   0.09    0.23 v error_detected$_SDFF_PN0_/Q (DFF_X1)
   0.01    0.24 ^ _3139_/ZN (NAND2_X1)
   0.01    0.26 v _3140_/ZN (AOI21_X1)
   0.00    0.26 v error_detected$_SDFF_PN0_/D (DFF_X1)
           0.26   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.04    0.14 ^ clkbuf_leaf_38_clk/Z (CLKBUF_X3)
   0.00    0.14 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.14   clock reconvergence pessimism
   0.00    0.15   library hold time
           0.15   data required time
---------------------------------------------------------
           0.15   data required time
          -0.26   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1439

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1437

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.8001

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0001

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-0.012498

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.60e-03   4.13e-04   4.46e-05   6.05e-03  36.5%
Combinational          4.45e-03   3.67e-03   6.25e-05   8.18e-03  49.3%
Clock                  1.13e-03   1.23e-03   3.58e-06   2.37e-03  14.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.12e-02   5.31e-03   1.11e-04   1.66e-02 100.0%
                          67.3%      32.0%       0.7%
