Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Mon Nov 10 23:47:43 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ./report/FIR_HLS_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.649        0.000                      0                27391        0.073        0.000                      0                27391        4.238        0.000                       0                  3895  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.649        0.000                      0                27391        0.073        0.000                      0                27391        4.238        0.000                       0                  3895  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 0.267ns (3.934%)  route 6.520ns (96.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.473     6.830    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[23]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  2.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_38_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_37_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.082ns (65.600%)  route 0.043ns (34.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.014     0.014    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X40Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_38_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y200        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.082     0.096 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_38_reg[2]/Q
                         net (fo=1, routed)           0.043     0.139    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_38[2]
    SLICE_X40Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_37_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.021     0.021    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/ap_clk
    SLICE_X40Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_37_reg[2]/C
                         clock pessimism              0.000     0.021    
    SLICE_X40Y200        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.045     0.066    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_37_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.524         10.000      8.476      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_110_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_110_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.762         5.000       4.238      SLICE_X34Y199  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_110_reg[0]_srl2/CLK



