// Seed: 1014897691
module module_0 ();
  id_1(
      .id_0(&id_2)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_8,
    input supply1 id_5,
    output logic id_6
);
  wire id_9;
  wire id_10;
  always @(1) begin
    id_6 <= 1'b0;
  end
  wire id_11;
  wire id_12;
  module_0(); id_13(
      .id_0((1)), .id_1(id_12), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(1'h0)
  );
endmodule
