begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Rubicon Communications, LLC (Netgate)  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/resource.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_include
include|#
directive|include
file|<dev/fdt/fdt_common.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_include
include|#
directive|include
file|<dev/spibus/spi.h>
end_include

begin_include
include|#
directive|include
file|<dev/spibus/spibusvar.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_prcm.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_hwmods.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_spireg.h>
end_include

begin_include
include|#
directive|include
file|<arm/ti/ti_spivar.h>
end_include

begin_include
include|#
directive|include
file|"spibus_if.h"
end_include

begin_function_decl
specifier|static
name|void
name|ti_spi_intr
parameter_list|(
name|void
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|ti_spi_detach
parameter_list|(
name|device_t
parameter_list|)
function_decl|;
end_function_decl

begin_undef
undef|#
directive|undef
name|TI_SPI_DEBUG
end_undef

begin_ifdef
ifdef|#
directive|ifdef
name|TI_SPI_DEBUG
end_ifdef

begin_define
define|#
directive|define
name|IRQSTATUSBITS
define|\
value|"\020\1TX0_EMPTY\2TX0_UNDERFLOW\3RX0_FULL\4RX0_OVERFLOW"	\ 	"\5TX1_EMPTY\6TX1_UNDERFLOW\7RX1_FULL\11TX2_EMPTY"		\ 	"\12TX1_UNDERFLOW\13RX2_FULL\15TX3_EMPTY\16TX3_UNDERFLOW"	\ 	"\17RX3_FULL\22EOW"
end_define

begin_define
define|#
directive|define
name|CONFBITS
define|\
value|"\020\1PHA\2POL\7EPOL\17DMAW\20DMAR\21DPE0\22DPE1\23IS"		\ 	"\24TURBO\25FORCE\30SBE\31SBPOL\34FFEW\35FFER\36CLKG"
end_define

begin_define
define|#
directive|define
name|STATBITS
define|\
value|"\020\1RXS\2TXS\3EOT\4TXFFE\5TXFFF\6RXFFE\7RXFFFF"
end_define

begin_define
define|#
directive|define
name|MODULCTRLBITS
define|\
value|"\020\1SINGLE\2NOSPIEN\3SLAVE\4SYST\10MOA\11FDAA"
end_define

begin_define
define|#
directive|define
name|CTRLBITS
define|\
value|"\020\1ENABLED"
end_define

begin_function
specifier|static
name|void
name|ti_spi_printr
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|int
name|clk
decl_stmt|,
name|conf
decl_stmt|,
name|ctrl
decl_stmt|,
name|div
decl_stmt|,
name|i
decl_stmt|,
name|j
decl_stmt|,
name|wl
decl_stmt|;
name|struct
name|ti_spi_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_SYSCONFIG
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"SYSCONFIG: %#x\n"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_SYSSTATUS
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"SYSSTATUS: %#x\n"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQSTATUS
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"IRQSTATUS: 0x%b\n"
argument_list|,
name|reg
argument_list|,
name|IRQSTATUSBITS
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQENABLE
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"IRQENABLE: 0x%b\n"
argument_list|,
name|reg
argument_list|,
name|IRQSTATUSBITS
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_MODULCTRL
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"MODULCTRL: 0x%b\n"
argument_list|,
name|reg
argument_list|,
name|MODULCTRLBITS
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|sc_numcs
condition|;
name|i
operator|++
control|)
block|{
name|ctrl
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
name|conf
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"CH%dCONF: 0x%b\n"
argument_list|,
name|i
argument_list|,
name|conf
argument_list|,
name|CONFBITS
argument_list|)
expr_stmt|;
if|if
condition|(
name|conf
operator|&
name|MCSPI_CONF_CLKG
condition|)
block|{
name|div
operator|=
operator|(
name|conf
operator|>>
name|MCSPI_CONF_CLK_SHIFT
operator|)
operator|&
name|MCSPI_CONF_CLK_MSK
expr_stmt|;
name|div
operator||=
operator|(
operator|(
name|ctrl
operator|>>
name|MCSPI_CTRL_EXTCLK_SHIFT
operator|)
operator|&
name|MCSPI_CTRL_EXTCLK_MSK
operator|)
operator|<<
literal|4
expr_stmt|;
block|}
else|else
block|{
name|div
operator|=
literal|1
expr_stmt|;
name|j
operator|=
operator|(
name|conf
operator|>>
name|MCSPI_CONF_CLK_SHIFT
operator|)
operator|&
name|MCSPI_CONF_CLK_MSK
expr_stmt|;
while|while
condition|(
name|j
operator|--
operator|>
literal|0
condition|)
name|div
operator|<<=
literal|1
expr_stmt|;
block|}
name|clk
operator|=
name|TI_SPI_GCLK
operator|/
name|div
expr_stmt|;
name|wl
operator|=
operator|(
operator|(
name|conf
operator|>>
name|MCSPI_CONF_WL_SHIFT
operator|)
operator|&
name|MCSPI_CONF_WL_MSK
operator|)
operator|+
literal|1
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"wordlen: %-2d clock: %d\n"
argument_list|,
name|wl
argument_list|,
name|clk
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_STAT_CH
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"CH%dSTAT: 0x%b\n"
argument_list|,
name|i
argument_list|,
name|reg
argument_list|,
name|STATBITS
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"CH%dCTRL: 0x%b\n"
argument_list|,
name|i
argument_list|,
name|ctrl
argument_list|,
name|CTRLBITS
argument_list|)
expr_stmt|;
block|}
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_XFERLEVEL
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"XFERLEVEL: %#x\n"
argument_list|,
name|reg
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|void
name|ti_spi_set_clock
parameter_list|(
name|struct
name|ti_spi_softc
modifier|*
name|sc
parameter_list|,
name|int
name|ch
parameter_list|,
name|int
name|freq
parameter_list|)
block|{
name|uint32_t
name|clkdiv
decl_stmt|,
name|conf
decl_stmt|,
name|div
decl_stmt|,
name|extclk
decl_stmt|,
name|reg
decl_stmt|;
name|clkdiv
operator|=
name|TI_SPI_GCLK
operator|/
name|freq
expr_stmt|;
if|if
condition|(
name|clkdiv
operator|>
name|MCSPI_EXTCLK_MSK
condition|)
block|{
name|extclk
operator|=
literal|0
expr_stmt|;
name|clkdiv
operator|=
literal|0
expr_stmt|;
name|div
operator|=
literal|1
expr_stmt|;
while|while
condition|(
name|TI_SPI_GCLK
operator|/
name|div
operator|>
name|freq
operator|&&
name|clkdiv
operator|<=
literal|0xf
condition|)
block|{
name|clkdiv
operator|++
expr_stmt|;
name|div
operator|<<=
literal|1
expr_stmt|;
block|}
name|conf
operator|=
name|clkdiv
operator|<<
name|MCSPI_CONF_CLK_SHIFT
expr_stmt|;
block|}
else|else
block|{
name|extclk
operator|=
name|clkdiv
operator|>>
literal|4
expr_stmt|;
name|clkdiv
operator|&=
name|MCSPI_CONF_CLK_MSK
expr_stmt|;
name|conf
operator|=
name|MCSPI_CONF_CLKG
operator||
name|clkdiv
operator|<<
name|MCSPI_CONF_CLK_SHIFT
expr_stmt|;
block|}
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|MCSPI_CTRL_EXTCLK_MSK
operator|<<
name|MCSPI_CTRL_EXTCLK_SHIFT
operator|)
expr_stmt|;
name|reg
operator||=
name|extclk
operator|<<
name|MCSPI_CTRL_EXTCLK_SHIFT
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|ch
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|ch
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|MCSPI_CONF_CLKG
operator||
name|MCSPI_CONF_CLK_MSK
operator|<<
name|MCSPI_CONF_CLK_SHIFT
operator|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|ch
argument_list|)
argument_list|,
name|reg
operator||
name|conf
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_probe
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
if|if
condition|(
operator|!
name|ofw_bus_status_okay
argument_list|(
name|dev
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
if|if
condition|(
operator|!
name|ofw_bus_is_compatible
argument_list|(
name|dev
argument_list|,
literal|"ti,omap4-mcspi"
argument_list|)
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
name|device_set_desc
argument_list|(
name|dev
argument_list|,
literal|"TI McSPI controller"
argument_list|)
expr_stmt|;
return|return
operator|(
name|BUS_PROBE_DEFAULT
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|int
name|clk_id
decl_stmt|,
name|err
decl_stmt|,
name|i
decl_stmt|,
name|rid
decl_stmt|,
name|timeout
decl_stmt|;
name|struct
name|ti_spi_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|rev
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_dev
operator|=
name|dev
expr_stmt|;
comment|/* 	 * Get the MMCHS device id from FDT.  If it's not there use the newbus 	 * unit number (which will work as long as the devices are in order and 	 * none are skipped in the fdt).  Note that this is a property we made 	 * up and added in freebsd, it doesn't exist in the published bindings. 	 */
name|clk_id
operator|=
name|ti_hwmods_get_clock
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk_id
operator|==
name|INVALID_CLK_IDENT
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"failed to get clock based on hwmods property\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* Activate the McSPI module. */
name|err
operator|=
name|ti_prcm_clk_enable
argument_list|(
name|clk_id
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Error: failed to activate source clock\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
comment|/* Get the number of available channels. */
if|if
condition|(
operator|(
name|OF_getencprop
argument_list|(
name|ofw_bus_get_node
argument_list|(
name|dev
argument_list|)
argument_list|,
literal|"ti,spi-num-cs"
argument_list|,
operator|&
name|sc
operator|->
name|sc_numcs
argument_list|,
sizeof|sizeof
argument_list|(
name|sc
operator|->
name|sc_numcs
argument_list|)
argument_list|)
operator|)
operator|<=
literal|0
condition|)
block|{
name|sc
operator|->
name|sc_numcs
operator|=
literal|2
expr_stmt|;
block|}
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_mem_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|sc
operator|->
name|sc_mem_res
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot allocate memory window\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|sc
operator|->
name|sc_bst
operator|=
name|rman_get_bustag
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
name|sc
operator|->
name|sc_bsh
operator|=
name|rman_get_bushandle
argument_list|(
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
name|rid
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_irq_res
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|sc
operator|->
name|sc_irq_res
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot allocate interrupt\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* Hook up our interrupt handler. */
if|if
condition|(
name|bus_setup_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|,
name|INTR_TYPE_MISC
operator||
name|INTR_MPSAFE
argument_list|,
name|NULL
argument_list|,
name|ti_spi_intr
argument_list|,
name|sc
argument_list|,
operator|&
name|sc
operator|->
name|sc_intrhand
argument_list|)
condition|)
block|{
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|)
expr_stmt|;
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"cannot setup the interrupt handler\n"
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
literal|"ti_spi"
argument_list|,
name|NULL
argument_list|,
name|MTX_DEF
argument_list|)
expr_stmt|;
comment|/* Issue a softreset to the controller */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_SYSCONFIG
argument_list|,
name|MCSPI_SYSCONFIG_SOFTRESET
argument_list|)
expr_stmt|;
name|timeout
operator|=
literal|1000
expr_stmt|;
while|while
condition|(
operator|!
operator|(
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_SYSSTATUS
argument_list|)
operator|&
name|MCSPI_SYSSTATUS_RESETDONE
operator|)
condition|)
block|{
if|if
condition|(
operator|--
name|timeout
operator|==
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Error: Controller reset operation timed out\n"
argument_list|)
expr_stmt|;
name|ti_spi_detach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
block|}
comment|/* Print the McSPI module revision. */
name|rev
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_REVISION
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"scheme: %#x func: %#x rtl: %d rev: %d.%d custom rev: %d\n"
argument_list|,
operator|(
name|rev
operator|>>
name|MCSPI_REVISION_SCHEME_SHIFT
operator|)
operator|&
name|MCSPI_REVISION_SCHEME_MSK
argument_list|,
operator|(
name|rev
operator|>>
name|MCSPI_REVISION_FUNC_SHIFT
operator|)
operator|&
name|MCSPI_REVISION_FUNC_MSK
argument_list|,
operator|(
name|rev
operator|>>
name|MCSPI_REVISION_RTL_SHIFT
operator|)
operator|&
name|MCSPI_REVISION_RTL_MSK
argument_list|,
operator|(
name|rev
operator|>>
name|MCSPI_REVISION_MAJOR_SHIFT
operator|)
operator|&
name|MCSPI_REVISION_MAJOR_MSK
argument_list|,
operator|(
name|rev
operator|>>
name|MCSPI_REVISION_MINOR_SHIFT
operator|)
operator|&
name|MCSPI_REVISION_MINOR_MSK
argument_list|,
operator|(
name|rev
operator|>>
name|MCSPI_REVISION_CUSTOM_SHIFT
operator|)
operator|&
name|MCSPI_REVISION_CUSTOM_MSK
argument_list|)
expr_stmt|;
comment|/* Set Master mode, single channel. */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_MODULCTRL
argument_list|,
name|MCSPI_MODULCTRL_SINGLE
argument_list|)
expr_stmt|;
comment|/* Clear pending interrupts and disable interrupts. */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQENABLE
argument_list|,
literal|0x0
argument_list|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQSTATUS
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|sc_numcs
condition|;
name|i
operator|++
control|)
block|{
comment|/* 		 * Default to SPI mode 0, CS active low, 8 bits word length and 		 * 500kHz clock. 		 */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|i
argument_list|)
argument_list|,
name|MCSPI_CONF_DPE0
operator||
name|MCSPI_CONF_EPOL
operator||
operator|(
literal|8
operator|-
literal|1
operator|)
operator|<<
name|MCSPI_CONF_WL_SHIFT
argument_list|)
expr_stmt|;
comment|/* Set initial clock - 500kHz. */
name|ti_spi_set_clock
argument_list|(
name|sc
argument_list|,
name|i
argument_list|,
literal|500000
argument_list|)
expr_stmt|;
block|}
ifdef|#
directive|ifdef
name|TI_SPI_DEBUG
name|ti_spi_printr
argument_list|(
name|dev
argument_list|)
expr_stmt|;
endif|#
directive|endif
name|device_add_child
argument_list|(
name|dev
argument_list|,
literal|"spibus"
argument_list|,
operator|-
literal|1
argument_list|)
expr_stmt|;
return|return
operator|(
name|bus_generic_attach
argument_list|(
name|dev
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|ti_spi_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
comment|/* Clear pending interrupts and disable interrupts. */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQENABLE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQSTATUS
argument_list|,
literal|0xffff
argument_list|)
expr_stmt|;
comment|/* Reset controller. */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_SYSCONFIG
argument_list|,
name|MCSPI_SYSCONFIG_SOFTRESET
argument_list|)
expr_stmt|;
name|bus_generic_detach
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|mtx_destroy
argument_list|(
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_intrhand
condition|)
name|bus_teardown_intr
argument_list|(
name|dev
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|,
name|sc
operator|->
name|sc_intrhand
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_irq_res
condition|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_IRQ
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_irq_res
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_mem_res
condition|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
literal|0
argument_list|,
name|sc
operator|->
name|sc_mem_res
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_fill_fifo
parameter_list|(
name|struct
name|ti_spi_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|bytes
decl_stmt|,
name|timeout
decl_stmt|;
name|struct
name|spi_command
modifier|*
name|cmd
decl_stmt|;
name|uint32_t
name|written
decl_stmt|;
name|uint8_t
modifier|*
name|data
decl_stmt|;
name|cmd
operator|=
name|sc
operator|->
name|sc_cmd
expr_stmt|;
name|bytes
operator|=
name|min
argument_list|(
name|sc
operator|->
name|sc_len
operator|-
name|sc
operator|->
name|sc_written
argument_list|,
name|sc
operator|->
name|sc_fifolvl
argument_list|)
expr_stmt|;
while|while
condition|(
name|bytes
operator|--
operator|>
literal|0
condition|)
block|{
name|data
operator|=
operator|(
name|uint8_t
operator|*
operator|)
name|cmd
operator|->
name|tx_cmd
expr_stmt|;
name|written
operator|=
name|sc
operator|->
name|sc_written
operator|++
expr_stmt|;
if|if
condition|(
name|written
operator|>=
name|cmd
operator|->
name|tx_cmd_sz
condition|)
block|{
name|data
operator|=
operator|(
name|uint8_t
operator|*
operator|)
name|cmd
operator|->
name|tx_data
expr_stmt|;
name|written
operator|-=
name|cmd
operator|->
name|tx_cmd_sz
expr_stmt|;
block|}
if|if
condition|(
name|sc
operator|->
name|sc_fifolvl
operator|==
literal|1
condition|)
block|{
comment|/* FIFO disabled. */
name|timeout
operator|=
literal|1000
expr_stmt|;
while|while
condition|(
operator|--
name|timeout
operator|>
literal|0
operator|&&
operator|(
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_STAT_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
operator|&
name|MCSPI_STAT_TXS
operator|)
operator|==
literal|0
condition|)
block|{
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|timeout
operator|==
literal|0
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_TX_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|data
index|[
name|written
index|]
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_drain_fifo
parameter_list|(
name|struct
name|ti_spi_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|bytes
decl_stmt|,
name|timeout
decl_stmt|;
name|struct
name|spi_command
modifier|*
name|cmd
decl_stmt|;
name|uint32_t
name|read
decl_stmt|;
name|uint8_t
modifier|*
name|data
decl_stmt|;
name|cmd
operator|=
name|sc
operator|->
name|sc_cmd
expr_stmt|;
name|bytes
operator|=
name|min
argument_list|(
name|sc
operator|->
name|sc_len
operator|-
name|sc
operator|->
name|sc_read
argument_list|,
name|sc
operator|->
name|sc_fifolvl
argument_list|)
expr_stmt|;
while|while
condition|(
name|bytes
operator|--
operator|>
literal|0
condition|)
block|{
name|data
operator|=
operator|(
name|uint8_t
operator|*
operator|)
name|cmd
operator|->
name|rx_cmd
expr_stmt|;
name|read
operator|=
name|sc
operator|->
name|sc_read
operator|++
expr_stmt|;
if|if
condition|(
name|read
operator|>=
name|cmd
operator|->
name|rx_cmd_sz
condition|)
block|{
name|data
operator|=
operator|(
name|uint8_t
operator|*
operator|)
name|cmd
operator|->
name|rx_data
expr_stmt|;
name|read
operator|-=
name|cmd
operator|->
name|rx_cmd_sz
expr_stmt|;
block|}
if|if
condition|(
name|sc
operator|->
name|sc_fifolvl
operator|==
literal|1
condition|)
block|{
comment|/* FIFO disabled. */
name|timeout
operator|=
literal|1000
expr_stmt|;
while|while
condition|(
operator|--
name|timeout
operator|>
literal|0
operator|&&
operator|(
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_STAT_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
operator|&
name|MCSPI_STAT_RXS
operator|)
operator|==
literal|0
condition|)
block|{
name|DELAY
argument_list|(
literal|100
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|timeout
operator|==
literal|0
condition|)
return|return
operator|(
operator|-
literal|1
operator|)
return|;
block|}
name|data
index|[
name|read
index|]
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_RX_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|ti_spi_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|int
name|eow
decl_stmt|;
name|struct
name|ti_spi_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|status
decl_stmt|;
name|eow
operator|=
literal|0
expr_stmt|;
name|sc
operator|=
operator|(
expr|struct
name|ti_spi_softc
operator|*
operator|)
name|arg
expr_stmt|;
name|TI_SPI_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|status
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQSTATUS
argument_list|)
expr_stmt|;
comment|/* 	 * No new TX_empty or RX_full event will be asserted while the CPU has 	 * not performed the number of writes or reads defined by 	 * MCSPI_XFERLEVEL[AEL] and MCSPI_XFERLEVEL[AFL].  It is responsibility 	 * of CPU perform the right number of writes and reads. 	 */
if|if
condition|(
name|status
operator|&
name|MCSPI_IRQ_TX0_EMPTY
condition|)
name|ti_spi_fill_fifo
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|MCSPI_IRQ_RX0_FULL
condition|)
name|ti_spi_drain_fifo
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|status
operator|&
name|MCSPI_IRQ_EOW
condition|)
name|eow
operator|=
literal|1
expr_stmt|;
comment|/* Clear interrupt status. */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQSTATUS
argument_list|,
name|status
argument_list|)
expr_stmt|;
comment|/* Check for end of transfer. */
if|if
condition|(
name|sc
operator|->
name|sc_written
operator|==
name|sc
operator|->
name|sc_len
operator|&&
name|sc
operator|->
name|sc_read
operator|==
name|sc
operator|->
name|sc_len
condition|)
block|{
name|sc
operator|->
name|sc_flags
operator||=
name|TI_SPI_DONE
expr_stmt|;
name|wakeup
argument_list|(
name|sc
operator|->
name|sc_dev
argument_list|)
expr_stmt|;
block|}
name|TI_SPI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_pio_transfer
parameter_list|(
name|struct
name|ti_spi_softc
modifier|*
name|sc
parameter_list|)
block|{
while|while
condition|(
name|sc
operator|->
name|sc_len
operator|-
name|sc
operator|->
name|sc_written
operator|>
literal|0
condition|)
block|{
if|if
condition|(
name|ti_spi_fill_fifo
argument_list|(
name|sc
argument_list|)
operator|==
operator|-
literal|1
condition|)
return|return
operator|(
name|EIO
operator|)
return|;
if|if
condition|(
name|ti_spi_drain_fifo
argument_list|(
name|sc
argument_list|)
operator|==
operator|-
literal|1
condition|)
return|return
operator|(
name|EIO
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_gcd
parameter_list|(
name|int
name|a
parameter_list|,
name|int
name|b
parameter_list|)
block|{
name|int
name|m
decl_stmt|;
while|while
condition|(
operator|(
name|m
operator|=
name|a
operator|%
name|b
operator|)
operator|!=
literal|0
condition|)
block|{
name|a
operator|=
name|b
expr_stmt|;
name|b
operator|=
name|m
expr_stmt|;
block|}
return|return
operator|(
name|b
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|ti_spi_transfer
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|child
parameter_list|,
name|struct
name|spi_command
modifier|*
name|cmd
parameter_list|)
block|{
name|int
name|cs
decl_stmt|,
name|err
decl_stmt|;
name|struct
name|ti_spi_softc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|cmd
operator|->
name|tx_cmd_sz
operator|==
name|cmd
operator|->
name|rx_cmd_sz
argument_list|,
operator|(
literal|"TX/RX command sizes should be equal"
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|cmd
operator|->
name|tx_data_sz
operator|==
name|cmd
operator|->
name|rx_data_sz
argument_list|,
operator|(
literal|"TX/RX data sizes should be equal"
operator|)
argument_list|)
expr_stmt|;
comment|/* Get the proper chip select for this child. */
name|spibus_get_cs
argument_list|(
name|child
argument_list|,
operator|&
name|cs
argument_list|)
expr_stmt|;
if|if
condition|(
name|cs
operator|<
literal|0
operator|||
name|cs
operator|>
name|sc
operator|->
name|sc_numcs
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Invalid chip select %d requested by %s\n"
argument_list|,
name|cs
argument_list|,
name|device_get_nameunit
argument_list|(
name|child
argument_list|)
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
name|TI_SPI_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* If the controller is in use wait until it is available. */
while|while
condition|(
name|sc
operator|->
name|sc_flags
operator|&
name|TI_SPI_BUSY
condition|)
name|mtx_sleep
argument_list|(
name|dev
argument_list|,
operator|&
name|sc
operator|->
name|sc_mtx
argument_list|,
literal|0
argument_list|,
literal|"ti_spi"
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* Now we have control over SPI controller. */
name|sc
operator|->
name|sc_flags
operator|=
name|TI_SPI_BUSY
expr_stmt|;
comment|/* Save the SPI command data. */
name|sc
operator|->
name|sc_cs
operator|=
name|cs
expr_stmt|;
name|sc
operator|->
name|sc_cmd
operator|=
name|cmd
expr_stmt|;
name|sc
operator|->
name|sc_read
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_written
operator|=
literal|0
expr_stmt|;
name|sc
operator|->
name|sc_len
operator|=
name|cmd
operator|->
name|tx_cmd_sz
operator|+
name|cmd
operator|->
name|tx_data_sz
expr_stmt|;
name|sc
operator|->
name|sc_fifolvl
operator|=
name|ti_spi_gcd
argument_list|(
name|sc
operator|->
name|sc_len
argument_list|,
name|TI_SPI_FIFOSZ
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_fifolvl
operator|<
literal|2
operator|||
name|sc
operator|->
name|sc_len
operator|>
literal|0xffff
condition|)
name|sc
operator|->
name|sc_fifolvl
operator|=
literal|1
expr_stmt|;
comment|/* FIFO disabled. */
comment|/* Disable FIFO for now. */
name|sc
operator|->
name|sc_fifolvl
operator|=
literal|1
expr_stmt|;
comment|/* Use a safe clock - 500kHz. */
name|ti_spi_set_clock
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|sc_cs
argument_list|,
literal|500000
argument_list|)
expr_stmt|;
comment|/* Disable the FIFO. */
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_XFERLEVEL
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|/* 8 bits word, d0 miso, d1 mosi, mode 0 and CS active low. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|MCSPI_CONF_FFER
operator||
name|MCSPI_CONF_FFEW
operator||
name|MCSPI_CONF_SBPOL
operator||
name|MCSPI_CONF_SBE
operator||
name|MCSPI_CONF_TURBO
operator||
name|MCSPI_CONF_IS
operator||
name|MCSPI_CONF_DPE1
operator||
name|MCSPI_CONF_DPE0
operator||
name|MCSPI_CONF_DMAR
operator||
name|MCSPI_CONF_DMAW
operator||
name|MCSPI_CONF_EPOL
operator|)
expr_stmt|;
name|reg
operator||=
name|MCSPI_CONF_DPE0
operator||
name|MCSPI_CONF_EPOL
operator||
name|MCSPI_CONF_WL8BITS
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
if|#
directive|if
literal|0
comment|/* Enable channel interrupts. */
block|reg = TI_SPI_READ(sc, MCSPI_IRQENABLE); 	reg |= 0xf; 	TI_SPI_WRITE(sc, MCSPI_IRQENABLE, reg);
endif|#
directive|endif
comment|/* Start the transfer. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|reg
operator||
name|MCSPI_CTRL_ENABLE
argument_list|)
expr_stmt|;
comment|/* Force CS on. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|reg
operator||=
name|MCSPI_CONF_FORCE
argument_list|)
expr_stmt|;
name|err
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|sc_fifolvl
operator|==
literal|1
condition|)
name|err
operator|=
name|ti_spi_pio_transfer
argument_list|(
name|sc
argument_list|)
expr_stmt|;
comment|/* Force CS off. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|MCSPI_CONF_FORCE
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Disable IRQs. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQENABLE
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
literal|0xf
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQENABLE
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_IRQSTATUS
argument_list|,
literal|0xf
argument_list|)
expr_stmt|;
comment|/* Disable the SPI channel. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
name|MCSPI_CTRL_ENABLE
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CTRL_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Disable FIFO. */
name|reg
operator|=
name|TI_SPI_READ
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|)
expr_stmt|;
name|reg
operator|&=
operator|~
operator|(
name|MCSPI_CONF_FFER
operator||
name|MCSPI_CONF_FFEW
operator|)
expr_stmt|;
name|TI_SPI_WRITE
argument_list|(
name|sc
argument_list|,
name|MCSPI_CONF_CH
argument_list|(
name|sc
operator|->
name|sc_cs
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
comment|/* Release the controller and wakeup the next thread waiting for it. */
name|sc
operator|->
name|sc_flags
operator|=
literal|0
expr_stmt|;
name|wakeup_one
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|TI_SPI_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|phandle_t
name|ti_spi_get_node
parameter_list|(
name|device_t
name|bus
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
comment|/* Share controller node with spibus. */
return|return
operator|(
name|ofw_bus_get_node
argument_list|(
name|bus
argument_list|)
operator|)
return|;
block|}
end_function

begin_decl_stmt
specifier|static
name|device_method_t
name|ti_spi_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_probe
argument_list|,
name|ti_spi_probe
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_attach
argument_list|,
name|ti_spi_attach
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|ti_spi_detach
argument_list|)
block|,
comment|/* SPI interface */
name|DEVMETHOD
argument_list|(
name|spibus_transfer
argument_list|,
name|ti_spi_transfer
argument_list|)
block|,
comment|/* ofw_bus interface */
name|DEVMETHOD
argument_list|(
name|ofw_bus_get_node
argument_list|,
name|ti_spi_get_node
argument_list|)
block|,
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|devclass_t
name|ti_spi_devclass
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|driver_t
name|ti_spi_driver
init|=
block|{
literal|"spi"
block|,
name|ti_spi_methods
block|,
sizeof|sizeof
argument_list|(
expr|struct
name|ti_spi_softc
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DRIVER_MODULE
argument_list|(
name|ti_spi
argument_list|,
name|simplebus
argument_list|,
name|ti_spi_driver
argument_list|,
name|ti_spi_devclass
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
expr_stmt|;
end_expr_stmt

end_unit

