VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob150_review2015_fsmonehot_test.sv:22: $finish called at 1501 (1ps)
Hint: Output 'B3_next' has 79 mismatches. First mismatch occurred at time 55.
Hint: Output 'S_next' has 12 mismatches. First mismatch occurred at time 115.
Hint: Output 'S1_next' has 39 mismatches. First mismatch occurred at time 25.
Hint: Output 'Count_next' has no mismatches.
Hint: Output 'Wait_next' has no mismatches.
Hint: Output 'done' has no mismatches.
Hint: Output 'counting' has no mismatches.
Hint: Output 'shift_ena' has no mismatches.
Hint: Total mismatched samples is 130 out of 300 samples

Simulation finished at 1501 ps
Mismatches: 130 in 300 samples
