
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002476                       # Number of seconds simulated
sim_ticks                                  2476052500                       # Number of ticks simulated
final_tick                                 2476052500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52459                       # Simulator instruction rate (inst/s)
host_op_rate                                   111310                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34688672                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212280                       # Number of bytes of host memory used
host_seconds                                    71.38                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61376                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30080                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                470                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                959                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1429                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             12148369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             24787843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36936212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        12148369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           12148369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            12148369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            24787843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36936212                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        924.836568                       # Cycle average of tags in use
system.l2.total_refs                               12                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1005                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.011940                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.283475                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             418.868856                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             488.684237                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.102263                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119308                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.225790                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                    6                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       9                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               25                       # number of Writeback hits
system.l2.Writeback_hits::total                    25                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                     6                       # number of demand (read+write) hits
system.l2.demand_hits::total                        9                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::cpu.data                    6                       # number of overall hits
system.l2.overall_hits::total                       9                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                471                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                514                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   985                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 445                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 471                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 959                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1430                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                471                       # number of overall misses
system.l2.overall_misses::cpu.data                959                       # number of overall misses
system.l2.overall_misses::total                  1430                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25206500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27752500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52959000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23412000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51164500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76371000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25206500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51164500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76371000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              474                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 994                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           25                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                25                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               445                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               474                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               965                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1439                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              474                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              965                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1439                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.993671                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.988462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.990946                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.993671                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.993782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993746                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.993671                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.993782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993746                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53516.985138                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53993.190661                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53765.482234                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52611.235955                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52611.235955                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53516.985138                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53351.929093                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53406.293706                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53516.985138                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53351.929093                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53406.293706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              985                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1430                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19482000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21470000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40952000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17992000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17992000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19482000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39462000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58944000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19482000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39462000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58944000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.993671                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.988462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.990946                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.993671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.993782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.993671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.993782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993746                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41363.057325                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41770.428016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41575.634518                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40431.460674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40431.460674                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41363.057325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41149.113660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41219.580420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41363.057325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41149.113660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41219.580420                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1373010                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1373010                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128915                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               705229                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  684580                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.072015                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          4952106                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             790393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5422878                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1373010                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             684580                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3338444                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  706995                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 221650                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            82                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    762203                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32614                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4928604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.281669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.841842                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1692875     34.35%     34.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   323102      6.56%     40.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   275059      5.58%     46.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   178049      3.61%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2459519     49.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4928604                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.277258                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.095065                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1062022                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                165906                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3065097                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 57558                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 578021                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10836920                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 578021                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1185680                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   31249                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19229                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2998877                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                115548                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10592523                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   100                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7085                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 50328                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            12094067                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26100113                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24012089                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2088024                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2816120                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1353                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1354                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    143640                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               971848                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              930288                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             20025                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7803                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10027376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9272313                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            185298                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2069392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3023823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4928604                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.881326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.460331                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1447452     29.37%     29.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              572971     11.63%     40.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              692312     14.05%     55.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1548758     31.42%     86.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              667111     13.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4928604                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  350361     70.34%     70.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                147722     29.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            211126      2.28%      2.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7099042     76.56%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              230347      2.48%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               921755      9.94%     91.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              810043      8.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9272313                       # Type of FU issued
system.cpu.iq.rate                           1.872398                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      498083                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.053717                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22775162                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11429052                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8347034                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1381449                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             669147                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       611596                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8796749                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  762521                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44422                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       237770                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       171885                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 578021                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28076                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1393                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10028774                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6969                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                971848                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               930288                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    962                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40351                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       146243                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               186594                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9082750                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                883206                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            189563                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1661617                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1066293                       # Number of branches executed
system.cpu.iew.exec_stores                     778411                       # Number of stores executed
system.cpu.iew.exec_rate                     1.834119                       # Inst execution rate
system.cpu.iew.wb_sent                        8973267                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8958630                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6109322                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9257719                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.809055                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.659917                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2083529                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            128928                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4350583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.826251                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.626079                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1424465     32.74%     32.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       771652     17.74%     50.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       440131     10.12%     60.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       563997     12.96%     73.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1150338     26.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4350583                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1150338                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     13229031                       # The number of ROB reads
system.cpu.rob.rob_writes                    20635775                       # The number of ROB writes
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.322509                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.322509                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.756138                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756138                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17600989                       # number of integer regfile reads
system.cpu.int_regfile_writes                10011040                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    782667                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   220652                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3623487                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                421.822821                       # Cycle average of tags in use
system.cpu.icache.total_refs                   761623                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    472                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                1613.608051                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     421.822821                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.411936                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.411936                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       761623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          761623                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        761623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           761623                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       761623                       # number of overall hits
system.cpu.icache.overall_hits::total          761623                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          580                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           580                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          580                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            580                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          580                       # number of overall misses
system.cpu.icache.overall_misses::total           580                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     31093000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31093000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     31093000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31093000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     31093000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31093000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       762203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       762203                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       762203                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       762203                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       762203                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       762203                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000761                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000761                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53608.620690                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53608.620690                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53608.620690                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53608.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53608.620690                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53608.620690                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          474                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          474                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          474                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          474                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          474                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          474                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     25711500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25711500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     25711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     25711500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25711500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000622                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000622                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000622                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000622                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000622                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54243.670886                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54243.670886                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54243.670886                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54243.670886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54243.670886                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54243.670886                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                     86                       # number of replacements
system.cpu.dcache.tagsinuse                854.281652                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1596681                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    965                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1654.591710                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     854.281652                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.834259                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.834259                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       838174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          838174                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758507                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758507                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1596681                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1596681                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1596681                       # number of overall hits
system.cpu.dcache.overall_hits::total         1596681                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1716                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2163                       # number of overall misses
system.cpu.dcache.overall_misses::total          2163                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     85732500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     85732500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24843500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24843500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    110576000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    110576000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    110576000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    110576000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       839890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       839890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1598844                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1598844                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1598844                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1598844                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002043                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000589                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000589                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001353                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49960.664336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49960.664336                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55578.299776                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55578.299776                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51121.590384                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51121.590384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51121.590384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51121.590384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu.dcache.writebacks::total                25                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1196                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1198                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1198                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1198                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          445                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          965                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     28335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28335500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23857000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23857000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     52192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     52192500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     52192500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     52192500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000586                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000604                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54491.346154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54491.346154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53611.235955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53611.235955                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54085.492228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54085.492228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54085.492228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54085.492228                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
