Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Mar 12 11:21:36 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_xgriscv/dp/pr1D/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 906 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     40.362        0.000                      0                 1192        0.067        0.000                      0                 1192       48.750        0.000                       0                   618  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        40.362        0.000                      0                 1192        0.067        0.000                      0                 1192       48.750        0.000                       0                   618  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       40.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.362ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        9.215ns  (logic 3.017ns (32.740%)  route 6.198ns (67.260%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          1.057    63.480    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X56Y131        LUT4 (Prop_lut4_I2_O)        0.116    63.596 r  U_xgriscv/dp/pr1D/q[0]_i_1__10/O
                         net (fo=1, routed)           0.832    64.428    U_xgriscv/dp/pr2D/q_reg[31]_0[0]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[0]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.262   104.791    U_xgriscv/dp/pr2D/q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.791    
                         arrival time                         -64.428    
  -------------------------------------------------------------------
                         slack                                 40.362    

Slack (MET) :             40.533ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        9.052ns  (logic 3.053ns (33.726%)  route 5.999ns (66.275%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          1.213    63.637    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X54Y132        LUT4 (Prop_lut4_I2_O)        0.152    63.789 r  U_xgriscv/dp/pr1D/q[6]_i_1__8/O
                         net (fo=1, routed)           0.477    64.266    U_xgriscv/dp/pr2D/q_reg[31]_0[6]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[6]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.254   104.799    U_xgriscv/dp/pr2D/q_reg[6]
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -64.266    
  -------------------------------------------------------------------
                         slack                                 40.533    

Slack (MET) :             40.678ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.912ns  (logic 3.051ns (34.236%)  route 5.861ns (65.765%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 104.905 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          1.075    63.498    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X54Y136        LUT4 (Prop_lut4_I2_O)        0.150    63.648 r  U_xgriscv/dp/pr1D/q[8]_i_1__8/O
                         net (fo=1, routed)           0.477    64.125    U_xgriscv/dp/pr2D/q_reg[31]_0[8]
    SLICE_X54Y135        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.483   104.905    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y135        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[8]/C
                         clock pessimism              0.188   105.093    
                         clock uncertainty           -0.035   105.058    
    SLICE_X54Y135        FDCE (Setup_fdce_C_D)       -0.255   104.803    U_xgriscv/dp/pr2D/q_reg[8]
  -------------------------------------------------------------------
                         required time                        104.803    
                         arrival time                         -64.125    
  -------------------------------------------------------------------
                         slack                                 40.678    

Slack (MET) :             40.702ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.890ns  (logic 3.051ns (34.319%)  route 5.839ns (65.681%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          1.223    63.647    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X54Y132        LUT4 (Prop_lut4_I2_O)        0.150    63.797 r  U_xgriscv/dp/pr1D/q[10]_i_1__8/O
                         net (fo=1, routed)           0.307    64.104    U_xgriscv/dp/pr2D/q_reg[31]_0[10]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[10]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.247   104.806    U_xgriscv/dp/pr2D/q_reg[10]
  -------------------------------------------------------------------
                         required time                        104.806    
                         arrival time                         -64.104    
  -------------------------------------------------------------------
                         slack                                 40.702    

Slack (MET) :             40.707ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.863ns  (logic 3.018ns (34.051%)  route 5.845ns (65.950%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          1.030    63.454    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X54Y133        LUT4 (Prop_lut4_I2_O)        0.117    63.571 r  U_xgriscv/dp/pr1D/q[12]_i_1__8/O
                         net (fo=1, routed)           0.506    64.077    U_xgriscv/dp/pr2D/q_reg[31]_0[12]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[12]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.269   104.784    U_xgriscv/dp/pr2D/q_reg[12]
  -------------------------------------------------------------------
                         required time                        104.784    
                         arrival time                         -64.077    
  -------------------------------------------------------------------
                         slack                                 40.707    

Slack (MET) :             40.803ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.792ns  (logic 3.020ns (34.349%)  route 5.772ns (65.651%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          0.978    63.402    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X54Y133        LUT4 (Prop_lut4_I2_O)        0.119    63.521 r  U_xgriscv/dp/pr1D/q[9]_i_1__8/O
                         net (fo=1, routed)           0.485    64.006    U_xgriscv/dp/pr2D/q_reg[31]_0[9]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[9]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.244   104.809    U_xgriscv/dp/pr2D/q_reg[9]
  -------------------------------------------------------------------
                         required time                        104.809    
                         arrival time                         -64.006    
  -------------------------------------------------------------------
                         slack                                 40.803    

Slack (MET) :             40.838ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.749ns  (logic 3.018ns (34.495%)  route 5.731ns (65.505%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          0.974    63.398    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X54Y133        LUT4 (Prop_lut4_I2_O)        0.117    63.515 r  U_xgriscv/dp/pr1D/q[11]_i_1__8/O
                         net (fo=1, routed)           0.447    63.962    U_xgriscv/dp/pr2D/q_reg[31]_0[11]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[11]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.252   104.801    U_xgriscv/dp/pr2D/q_reg[11]
  -------------------------------------------------------------------
                         required time                        104.801    
                         arrival time                         -63.962    
  -------------------------------------------------------------------
                         slack                                 40.838    

Slack (MET) :             40.924ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.688ns  (logic 3.019ns (34.748%)  route 5.669ns (65.252%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 104.906 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          0.978    63.401    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X57Y135        LUT4 (Prop_lut4_I2_O)        0.118    63.519 r  U_xgriscv/dp/pr1D/q[5]_i_1__8/O
                         net (fo=1, routed)           0.382    63.902    U_xgriscv/dp/pr2D/q_reg[31]_0[5]
    SLICE_X56Y135        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.484   104.906    U_xgriscv/dp/pr2D/CLK
    SLICE_X56Y135        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[5]/C
                         clock pessimism              0.188   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X56Y135        FDCE (Setup_fdce_C_D)       -0.233   104.826    U_xgriscv/dp/pr2D/q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.826    
                         arrival time                         -63.902    
  -------------------------------------------------------------------
                         slack                                 40.924    

Slack (MET) :             40.939ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.685ns  (logic 3.019ns (34.762%)  route 5.666ns (65.239%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 104.900 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          0.817    63.240    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X55Y136        LUT4 (Prop_lut4_I2_O)        0.118    63.358 r  U_xgriscv/dp/pr1D/q[7]_i_1__8/O
                         net (fo=1, routed)           0.540    63.898    U_xgriscv/dp/pr2D/q_reg[31]_0[7]
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.478   104.900    U_xgriscv/dp/pr2D/CLK
    SLICE_X54Y131        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[7]/C
                         clock pessimism              0.188   105.088    
                         clock uncertainty           -0.035   105.053    
    SLICE_X54Y131        FDCE (Setup_fdce_C_D)       -0.215   104.838    U_xgriscv/dp/pr2D/q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.838    
                         arrival time                         -63.898    
  -------------------------------------------------------------------
                         slack                                 40.939    

Slack (MET) :             40.947ns  (required time - arrival time)
  Source:                 U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin fall@50.000ns)
  Data Path Delay:        8.663ns  (logic 3.019ns (34.850%)  route 5.644ns (65.150%))
  Logic Levels:           7  (CARRY4=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 104.904 - 100.000 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 55.213 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.611    55.213    U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X46Y134        RAMD32                                       r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y134        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    56.563 r  U_xgriscv/dp/rf/rf_reg_r1_0_31_18_23/RAMA/O
                         net (fo=4, routed)           0.849    57.412    U_xgriscv/dp/pr1D/rd20[18]
    SLICE_X46Y133        LUT4 (Prop_lut4_I2_O)        0.354    57.766 r  U_xgriscv/dp/pr1D/zero_carry__0_i_8/O
                         net (fo=2, routed)           0.838    58.604    U_xgriscv/dp/pr1D/rdata2D[18]
    SLICE_X50Y134        LUT4 (Prop_lut4_I0_O)        0.328    58.932 r  U_xgriscv/dp/pr1D/lt1_carry__1_i_3/O
                         net (fo=2, routed)           0.834    59.766    U_xgriscv/dp/cmp/q_reg[22][1]
    SLICE_X44Y134        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    60.273 r  U_xgriscv/dp/cmp/lt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    60.273    U_xgriscv/dp/cmp/lt1_carry__1_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.387 r  U_xgriscv/dp/cmp/lt1_carry__2/CO[3]
                         net (fo=1, routed)           1.069    61.456    U_xgriscv/dp/pr1D/q_reg[28]_0[0]
    SLICE_X52Y135        LUT6 (Prop_lut6_I0_O)        0.124    61.580 f  U_xgriscv/dp/pr1D/q[31]_i_11/O
                         net (fo=1, routed)           0.720    62.300    U_xgriscv/dp/pr1D/q[31]_i_11_n_0
    SLICE_X52Y139        LUT4 (Prop_lut4_I3_O)        0.124    62.424 f  U_xgriscv/dp/pr1D/q[31]_i_6/O
                         net (fo=95, routed)          0.952    63.376    U_xgriscv/dp/pr1D/flushD1__3
    SLICE_X57Y133        LUT4 (Prop_lut4_I2_O)        0.118    63.494 r  U_xgriscv/dp/pr1D/q[4]_i_1__11/O
                         net (fo=1, routed)           0.382    63.876    U_xgriscv/dp/pr2D/q_reg[31]_0[4]
    SLICE_X56Y133        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         1.482   104.904    U_xgriscv/dp/pr2D/CLK
    SLICE_X56Y133        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[4]/C
                         clock pessimism              0.188   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X56Y133        FDCE (Setup_fdce_C_D)       -0.233   104.824    U_xgriscv/dp/pr2D/q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.824    
                         arrival time                         -63.876    
  -------------------------------------------------------------------
                         slack                                 40.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_Multi/disp_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.157%)  route 0.235ns (55.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.547     1.466    U_xgriscv/dp/pr2M/CLK
    SLICE_X51Y126        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_xgriscv/dp/pr2M/q_reg[0]/Q
                         net (fo=3, routed)           0.235     1.843    U_xgriscv/dp/pr1M/q_reg[31]_0[0]
    SLICE_X52Y127        LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  U_xgriscv/dp/pr1M/disp_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    U_Multi/D[0]
    SLICE_X52Y127        FDCE                                         r  U_Multi/disp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.814     1.980    U_Multi/CLK
    SLICE_X52Y127        FDCE                                         r  U_Multi/disp_data_reg[0]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X52Y127        FDCE (Hold_fdce_C_D)         0.091     1.820    U_Multi/disp_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.230%)  route 0.283ns (66.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.548     1.467    U_xgriscv/dp/pr2E/CLK
    SLICE_X52Y128        FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y128        FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_xgriscv/dp/pr2E/q_reg[8]/Q
                         net (fo=2, routed)           0.283     1.892    U_xgriscv/dp/pr2M/D[8]
    SLICE_X49Y125        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.815     1.980    U_xgriscv/dp/pr2M/CLK
    SLICE_X49Y125        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[8]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X49Y125        FDCE (Hold_fdce_C_D)         0.070     1.799    U_xgriscv/dp/pr2M/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pcreg/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.206ns (41.512%)  route 0.290ns (58.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.555     1.474    U_xgriscv/dp/pcreg/CLK
    SLICE_X50Y136        FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_xgriscv/dp/pcreg/q_reg[21]/Q
                         net (fo=5, routed)           0.290     1.929    U_xgriscv/dp/pr1D/q_reg[31]_8[21]
    SLICE_X52Y135        LUT4 (Prop_lut4_I3_O)        0.042     1.971 r  U_xgriscv/dp/pr1D/q[21]_i_1__7/O
                         net (fo=1, routed)           0.000     1.971    U_xgriscv/dp/pr2D/q_reg[31]_0[21]
    SLICE_X52Y135        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.822     1.988    U_xgriscv/dp/pr2D/CLK
    SLICE_X52Y135        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[21]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y135        FDCE (Hold_fdce_C_D)         0.107     1.844    U_xgriscv/dp/pr2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr1D/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/regE/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.210ns (42.491%)  route 0.284ns (57.509%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.555     1.474    U_xgriscv/dp/pr1D/CLK
    SLICE_X50Y135        FDCE                                         r  U_xgriscv/dp/pr1D/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_xgriscv/dp/pr1D/q_reg[14]/Q
                         net (fo=18, routed)          0.284     1.923    U_xgriscv/dp/pr1D/funct3D[2]
    SLICE_X55Y132        LUT4 (Prop_lut4_I2_O)        0.046     1.969 r  U_xgriscv/dp/pr1D/q[13]_i_1__6/O
                         net (fo=1, routed)           0.000     1.969    U_xgriscv/dp/regE/D[12]
    SLICE_X55Y132        FDCE                                         r  U_xgriscv/dp/regE/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.819     1.985    U_xgriscv/dp/regE/CLK
    SLICE_X55Y132        FDCE                                         r  U_xgriscv/dp/regE/q_reg[13]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X55Y132        FDCE (Hold_fdce_C_D)         0.107     1.841    U_xgriscv/dp/regE/q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pcreg/q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.187ns (36.929%)  route 0.319ns (63.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.556     1.475    U_xgriscv/dp/pcreg/CLK
    SLICE_X48Y136        FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_xgriscv/dp/pcreg/q_reg[22]/Q
                         net (fo=5, routed)           0.319     1.936    U_xgriscv/dp/pr1D/q_reg[31]_8[22]
    SLICE_X53Y134        LUT4 (Prop_lut4_I3_O)        0.046     1.982 r  U_xgriscv/dp/pr1D/q[22]_i_1__7/O
                         net (fo=1, routed)           0.000     1.982    U_xgriscv/dp/pr2D/q_reg[31]_0[22]
    SLICE_X53Y134        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.822     1.987    U_xgriscv/dp/pr2D/CLK
    SLICE_X53Y134        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[22]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X53Y134        FDCE (Hold_fdce_C_D)         0.107     1.843    U_xgriscv/dp/pr2D/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr3M/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr3W/q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.353%)  route 0.324ns (69.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.555     1.474    U_xgriscv/dp/pr3M/CLK
    SLICE_X53Y137        FDCE                                         r  U_xgriscv/dp/pr3M/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y137        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_xgriscv/dp/pr3M/q_reg[1]/Q
                         net (fo=5, routed)           0.324     1.939    U_xgriscv/dp/pr3W/q_reg[4]_1[1]
    SLICE_X51Y135        FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.824     1.989    U_xgriscv/dp/pr3W/CLK
    SLICE_X51Y135        FDCE                                         r  U_xgriscv/dp/pr3W/q_reg[1]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X51Y135        FDCE (Hold_fdce_C_D)         0.059     1.797    U_xgriscv/dp/pr3W/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr1D/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/regE/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.374%)  route 0.284ns (57.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.555     1.474    U_xgriscv/dp/pr1D/CLK
    SLICE_X50Y135        FDCE                                         r  U_xgriscv/dp/pr1D/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164     1.638 f  U_xgriscv/dp/pr1D/q_reg[14]/Q
                         net (fo=18, routed)          0.284     1.923    U_xgriscv/dp/pr1D/funct3D[2]
    SLICE_X55Y132        LUT4 (Prop_lut4_I1_O)        0.045     1.968 r  U_xgriscv/dp/pr1D/q[12]_i_1__6/O
                         net (fo=1, routed)           0.000     1.968    U_xgriscv/dp/regE/D[11]
    SLICE_X55Y132        FDCE                                         r  U_xgriscv/dp/regE/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.819     1.985    U_xgriscv/dp/regE/CLK
    SLICE_X55Y132        FDCE                                         r  U_xgriscv/dp/regE/q_reg[12]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X55Y132        FDCE (Hold_fdce_C_D)         0.091     1.825    U_xgriscv/dp/regE/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pcreg/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2D/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.209ns (40.523%)  route 0.307ns (59.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.555     1.474    U_xgriscv/dp/pcreg/CLK
    SLICE_X50Y136        FDCE                                         r  U_xgriscv/dp/pcreg/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_xgriscv/dp/pcreg/q_reg[25]/Q
                         net (fo=5, routed)           0.307     1.945    U_xgriscv/dp/pr1D/q_reg[31]_8[25]
    SLICE_X52Y136        LUT4 (Prop_lut4_I3_O)        0.045     1.990 r  U_xgriscv/dp/pr1D/q[25]_i_1__7/O
                         net (fo=1, routed)           0.000     1.990    U_xgriscv/dp/pr2D/q_reg[31]_0[25]
    SLICE_X52Y136        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.822     1.988    U_xgriscv/dp/pr2D/CLK
    SLICE_X52Y136        FDCE                                         r  U_xgriscv/dp/pr2D/q_reg[25]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y136        FDCE (Hold_fdce_C_D)         0.107     1.844    U_xgriscv/dp/pr2D/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.010%)  route 0.345ns (70.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.550     1.469    U_xgriscv/dp/pr2E/CLK
    SLICE_X53Y130        FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_xgriscv/dp/pr2E/q_reg[0]/Q
                         net (fo=2, routed)           0.345     1.955    U_xgriscv/dp/pr2M/D[0]
    SLICE_X51Y126        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.814     1.979    U_xgriscv/dp/pr2M/CLK
    SLICE_X51Y126        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[0]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.070     1.798    U_xgriscv/dp/pr2M/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_xgriscv/dp/pr2E/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_xgriscv/dp/pr2M/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.554     1.473    U_xgriscv/dp/pr2E/CLK
    SLICE_X41Y130        FDCE                                         r  U_xgriscv/dp/pr2E/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y130        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_xgriscv/dp/pr2E/q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.739    U_xgriscv/dp/pr2M/D[14]
    SLICE_X43Y130        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=617, routed)         0.822     1.987    U_xgriscv/dp/pr2M/CLK
    SLICE_X43Y130        FDCE                                         r  U_xgriscv/dp/pr2M/q_reg[14]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X43Y130        FDCE (Hold_fdce_C_D)         0.070     1.577    U_xgriscv/dp/pr2M/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y109   U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y111   U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y111   U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y112   U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y112   U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y112   U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y109   U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y109   U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         100.000     99.000     SLICE_X34Y109   U_7SEG/cnt_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y129   U_xgriscv/dp/rf/rf_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y130   U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y130   U_xgriscv/dp/rf/rf_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         50.000      48.750     SLICE_X50Y130   U_xgriscv/dp/rf/rf_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y135   U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         50.000      48.750     SLICE_X46Y135   U_xgriscv/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK



