 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: O-2018.06
Date   : Sat Feb 25 19:11:15 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: num_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  counter_reg[0]/CK (DFFRHQX4)             0.00       0.50 r
  counter_reg[0]/Q (DFFRHQX4)              0.37       0.87 r
  U408/Y (INVX12)                          0.16       1.03 f
  U520/Y (CLKAND2X12)                      0.16       1.19 f
  U486/Y (AO22XL)                          0.43       1.62 f
  U412/Y (AOI221X1)                        0.41       2.03 r
  U379/Y (OAI21X4)                         0.20       2.23 f
  U536/Y (MX2X1)                           0.37       2.60 f
  U551/CO (ADDFHX2)                        0.43       3.03 f
  U450/CO (ADDFHX2)                        0.23       3.26 f
  U449/CO (ADDFX2)                         0.35       3.61 f
  U568/Y (CLKINVX2)                        0.11       3.71 r
  U522/Y (AOI22X2)                         0.14       3.85 f
  U569/Y (OAI21X4)                         0.15       4.01 r
  U475/Y (CLKINVX2)                        0.30       4.31 f
  U474/Y (MXI2X2)                          0.24       4.55 r
  U657/Y (AOI211X4)                        0.32       4.87 f
  U572/Y (NOR2X8)                          0.14       5.01 r
  U463/Y (INVX12)                          0.10       5.11 f
  U395/Y (NOR2X4)                          0.22       5.32 r
  sub_286/B[2] (SET_DW01_sub_0)            0.00       5.32 r
  sub_286/U1/Y (CLKINVX1)                  0.25       5.58 f
  sub_286/U2_2/CO (ADDFHX2)                0.34       5.92 f
  sub_286/U2_3/CO (ADDFHX2)                0.25       6.16 f
  sub_286/U2_4/CO (ADDFHX4)                0.21       6.37 f
  sub_286/U2_5/CO (ADDFHX2)                0.22       6.59 f
  sub_286/U2_6/CO (ADDFX1)                 0.34       6.94 f
  sub_286/U2_7/S (ADDFX1)                  0.33       7.27 f
  sub_286/DIFF[7] (SET_DW01_sub_0)         0.00       7.27 f
  U518/Y (NAND2X2)                         0.13       7.40 r
  U437/Y (NAND3X2)                         0.18       7.58 f
  U523/Y (NOR2X4)                          0.19       7.76 r
  U538/Y (OA21X4)                          0.18       7.95 r
  U570/Y (OAI211X2)                        0.20       8.15 f
  U387/Y (CLKAND2X8)                       0.17       8.32 f
  U471/Y (MXI2X2)                          0.16       8.49 r
  U535/Y (NOR2BX4)                         0.26       8.74 r
  U384/Y (NAND2X6)                         0.09       8.84 f
  U461/Y (NAND4X4)                         0.17       9.01 r
  U432/Y (CLKINVX1)                        0.23       9.24 f
  U421/Y (NAND2X1)                         0.22       9.46 r
  U552/Y (MXI2X2)                          0.17       9.63 f
  U485/Y (AOI2BB2X4)                       0.25       9.88 f
  U420/Y (BUFX12)                          0.20      10.07 f
  U482/Y (OAI2BB2X4)                       0.13      10.20 r
  num_reg[0]/D (DFFRX2)                    0.00      10.20 r
  data arrival time                                  10.20

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  num_reg[0]/CK (DFFRX2)                   0.00      10.40 r
  library setup time                      -0.17      10.23
  data required time                                 10.23
  -----------------------------------------------------------
  data required time                                 10.23
  data arrival time                                 -10.20
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
