// Seed: 1375360459
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign module_2.type_26 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output tri id_1,
    output tri id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wire id_14,
    output wire id_15,
    input uwire id_16,
    input supply0 id_17,
    input uwire id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_6
  );
endmodule
