;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 102
	JMZ <127, #506
	JMZ <127, #6
	JMZ <127, #6
	SPL 771, @-725
	SUB -130, 9
	JMN 0, <-902
	CMP -7, <-420
	CMP 432, 200
	CMP -7, <420
	SPL <-3, @-410
	ADD 210, 27
	CMP -7, <420
	SUB @121, 102
	SLT -547, <20
	MOV 17, <-20
	MOV -517, <20
	SPL 771, @-725
	JMZ <127, #6
	MOV 17, <-20
	SPL <427, 120
	MOV 17, <-20
	CMP <-3, @56
	CMP -7, <-420
	ADD 210, 61
	SUB @127, @-106
	SLT 843, <120
	ADD 271, 60
	SUB @121, 106
	CMP -7, <-420
	MOV 210, 331
	SUB #172, @706
	SUB -7, <420
	MOV @-210, 80
	JMP 172, #202
	MOV @-210, 80
	CMP 432, 200
	CMP -7, <-420
	SLT -621, 0
	SUB @127, @-106
	SPL 300, #90
	ADD -700, -10
	CMP -7, <-420
	SUB #72, @200
	SPL 0, <-902
