// Seed: 2438249088
module module_0 ();
  wire id_1;
  assign module_2.type_4 = 0;
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input logic id_1,
    input wire id_2
    , id_10,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output logic id_6
    , id_11,
    input wand id_7,
    input uwire id_8
);
  always @(negedge 1) begin : LABEL_0
    id_6 <= id_10;
    id_6 <= id_1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output wor id_0,
    output wire id_1,
    input wor id_2,
    output tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri id_7
);
  initial begin : LABEL_0
    assert (id_5) $display(id_5, 1, id_5, 1'd0, id_4);
  end
  wire id_9;
  wire id_10;
  wire id_11;
  module_0 modCall_1 ();
endmodule
