module SISO_tb;
reg data_in,clk;
wire data_out;
SISO uut(.data_in(data_in),.clk(clk),.data_out(data_out));
initial
begin
clk=0;
forever #5 clk=~clk;
end
initial
begin
#10 data_in=1;
#10 data_in=0;
#10 data_in=1;
#10 data_in=1;
#10 data_in=0;
#10 data_in=1;
#10 data_in=0;
#10 data_in=1;
end
endmodule
