// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module equalizer_cpe_estimate (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sample_in_M_real_0_0_0_address0,
        sample_in_M_real_0_0_0_ce0,
        sample_in_M_real_0_0_0_q0,
        sample_in_M_imag_0_0_0_address0,
        sample_in_M_imag_0_0_0_ce0,
        sample_in_M_imag_0_0_0_q0,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        atan_lut_V_address0,
        atan_lut_V_ce0,
        atan_lut_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 43'd1;
parameter    ap_ST_fsm_state2 = 43'd2;
parameter    ap_ST_fsm_state3 = 43'd4;
parameter    ap_ST_fsm_state4 = 43'd8;
parameter    ap_ST_fsm_state5 = 43'd16;
parameter    ap_ST_fsm_state6 = 43'd32;
parameter    ap_ST_fsm_state7 = 43'd64;
parameter    ap_ST_fsm_state8 = 43'd128;
parameter    ap_ST_fsm_state9 = 43'd256;
parameter    ap_ST_fsm_state10 = 43'd512;
parameter    ap_ST_fsm_state11 = 43'd1024;
parameter    ap_ST_fsm_state12 = 43'd2048;
parameter    ap_ST_fsm_state13 = 43'd4096;
parameter    ap_ST_fsm_state14 = 43'd8192;
parameter    ap_ST_fsm_state15 = 43'd16384;
parameter    ap_ST_fsm_state16 = 43'd32768;
parameter    ap_ST_fsm_state17 = 43'd65536;
parameter    ap_ST_fsm_state18 = 43'd131072;
parameter    ap_ST_fsm_state19 = 43'd262144;
parameter    ap_ST_fsm_state20 = 43'd524288;
parameter    ap_ST_fsm_state21 = 43'd1048576;
parameter    ap_ST_fsm_state22 = 43'd2097152;
parameter    ap_ST_fsm_state23 = 43'd4194304;
parameter    ap_ST_fsm_state24 = 43'd8388608;
parameter    ap_ST_fsm_state25 = 43'd16777216;
parameter    ap_ST_fsm_state26 = 43'd33554432;
parameter    ap_ST_fsm_state27 = 43'd67108864;
parameter    ap_ST_fsm_state28 = 43'd134217728;
parameter    ap_ST_fsm_state29 = 43'd268435456;
parameter    ap_ST_fsm_state30 = 43'd536870912;
parameter    ap_ST_fsm_state31 = 43'd1073741824;
parameter    ap_ST_fsm_state32 = 43'd2147483648;
parameter    ap_ST_fsm_state33 = 43'd4294967296;
parameter    ap_ST_fsm_state34 = 43'd8589934592;
parameter    ap_ST_fsm_state35 = 43'd17179869184;
parameter    ap_ST_fsm_state36 = 43'd34359738368;
parameter    ap_ST_fsm_state37 = 43'd68719476736;
parameter    ap_ST_fsm_state38 = 43'd137438953472;
parameter    ap_ST_fsm_state39 = 43'd274877906944;
parameter    ap_ST_fsm_state40 = 43'd549755813888;
parameter    ap_ST_fsm_state41 = 43'd1099511627776;
parameter    ap_ST_fsm_state42 = 43'd2199023255552;
parameter    ap_ST_fsm_state43 = 43'd4398046511104;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] sample_in_M_real_0_0_0_address0;
output   sample_in_M_real_0_0_0_ce0;
input  [15:0] sample_in_M_real_0_0_0_q0;
output  [5:0] sample_in_M_imag_0_0_0_address0;
output   sample_in_M_imag_0_0_0_ce0;
input  [15:0] sample_in_M_imag_0_0_0_q0;
input  [15:0] p_read;
input  [15:0] p_read1;
input  [15:0] p_read2;
input  [15:0] p_read3;
input  [15:0] p_read4;
input  [15:0] p_read5;
input  [15:0] p_read6;
input  [15:0] p_read7;
input  [0:0] p_read8;
input  [0:0] p_read9;
input  [0:0] p_read10;
input  [0:0] p_read11;
output  [8:0] atan_lut_V_address0;
output   atan_lut_V_ce0;
input  [8:0] atan_lut_V_q0;
output  [11:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg atan_lut_V_ce0;

(* fsm_encoding = "none" *) reg   [42:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] abs_i_V_fu_251_p3;
reg   [31:0] abs_i_V_reg_668;
wire    ap_CS_fsm_state3;
wire   [31:0] abs_q_V_fu_284_p3;
reg   [31:0] abs_q_V_reg_675;
reg   [0:0] tmp_reg_682;
reg   [0:0] tmp_17_reg_687;
wire   [0:0] grp_fu_217_p2;
reg   [0:0] icmp_ln1061_reg_692;
reg   [0:0] icmp_ln1057_reg_697;
wire    ap_CS_fsm_state4;
wire   [31:0] dividend_V_2_fu_338_p3;
reg   [31:0] dividend_V_2_reg_702;
wire   [22:0] divisor_V_fu_360_p3;
reg   [22:0] divisor_V_reg_707;
wire    ap_CS_fsm_state5;
wire   [8:0] atan_addr_V_2_fu_388_p3;
reg   [8:0] atan_addr_V_2_reg_717;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
reg   [8:0] p_phase_V_reg_727;
wire    ap_CS_fsm_state42;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_done;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_idle;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_ready;
wire   [5:0] grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_real_0_0_0_address0;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_real_0_0_0_ce0;
wire   [5:0] grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_imag_0_0_0_address0;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_imag_0_0_0_ce0;
wire   [31:0] grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out_ap_vld;
wire   [31:0] grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1;
wire    grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1_ap_vld;
reg    grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [63:0] zext_ln573_fu_396_p1;
reg   [31:0] grp_fu_217_p0;
reg   [31:0] grp_fu_217_p1;
wire   [31:0] p_Val2_s_fu_227_p2;
wire   [0:0] p_Result_s_fu_243_p3;
wire   [31:0] p_Result_7_fu_233_p4;
wire   [31:0] p_Val2_5_fu_260_p2;
wire   [0:0] p_Result_6_fu_276_p3;
wire   [31:0] p_Result_8_fu_266_p4;
wire   [0:0] xor_ln1061_fu_309_p2;
wire   [31:0] max_V_fu_314_p3;
wire   [31:0] min_V_2_fu_320_p3;
wire   [0:0] icmp_ln1065_fu_326_p2;
wire   [31:0] r_fu_332_p2;
wire   [22:0] tmp_s_fu_346_p4;
wire   [22:0] trunc_ln26_fu_356_p1;
wire   [22:0] grp_fu_371_p1;
wire   [31:0] grp_fu_371_p2;
wire   [0:0] tmp_18_fu_376_p3;
wire   [8:0] atan_addr_V_fu_384_p1;
wire    ap_CS_fsm_state43;
wire   [11:0] zext_ln70_7_fu_413_p1;
wire   [9:0] zext_ln70_6_fu_410_p1;
wire   [9:0] ret_28_fu_428_p2;
wire   [10:0] zext_ln70_fu_407_p1;
wire   [2:0] quadrant_fu_400_p4;
wire   [0:0] icmp_ln33_6_fu_498_p2;
wire   [9:0] phase_out_V_2_fu_422_p2;
wire   [9:0] select_ln33_fu_504_p3;
wire   [0:0] icmp_ln33_5_fu_492_p2;
wire   [0:0] icmp_ln33_4_fu_486_p2;
wire  signed [10:0] sext_ln41_fu_434_p1;
wire   [10:0] phase_out_V_4_fu_438_p2;
wire   [0:0] icmp_ln33_3_fu_480_p2;
wire   [0:0] icmp_ln33_2_fu_474_p2;
wire   [10:0] phase_out_V_5_fu_444_p2;
wire   [10:0] phase_out_V_6_fu_450_p2;
wire   [10:0] select_ln33_2_fu_536_p3;
wire   [0:0] icmp_ln33_1_fu_468_p2;
wire   [0:0] icmp_ln33_fu_462_p2;
wire   [11:0] phase_out_V_7_fu_456_p2;
wire   [11:0] phase_out_V_fu_416_p2;
wire   [0:0] or_ln33_fu_516_p2;
wire   [10:0] zext_ln33_fu_512_p1;
wire   [10:0] select_ln33_1_fu_522_p3;
wire   [10:0] select_ln33_4_fu_562_p3;
wire   [0:0] or_ln33_1_fu_530_p2;
wire   [0:0] or_ln33_2_fu_548_p2;
wire   [11:0] zext_ln33_1_fu_544_p1;
wire   [11:0] select_ln33_3_fu_554_p3;
wire   [0:0] or_ln33_3_fu_574_p2;
wire  signed [11:0] sext_ln33_fu_570_p1;
wire   [11:0] select_ln33_5_fu_580_p3;
reg    grp_fu_371_ap_start;
wire    grp_fu_371_ap_done;
reg   [42:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire   [31:0] grp_fu_371_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 43'd1;
#0 grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start_reg = 1'b0;
end

equalizer_cpe_estimate_Pipeline_cpe_est grp_cpe_estimate_Pipeline_cpe_est_fu_183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start),
    .ap_done(grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_done),
    .ap_idle(grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_idle),
    .ap_ready(grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_ready),
    .p_read8(p_read8),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .p_read11(p_read11),
    .sample_in_M_real_0_0_0_address0(grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_real_0_0_0_address0),
    .sample_in_M_real_0_0_0_ce0(grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_real_0_0_0_ce0),
    .sample_in_M_real_0_0_0_q0(sample_in_M_real_0_0_0_q0),
    .sample_in_M_imag_0_0_0_address0(grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_imag_0_0_0_address0),
    .sample_in_M_imag_0_0_0_ce0(grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_imag_0_0_0_ce0),
    .sample_in_M_imag_0_0_0_q0(sample_in_M_imag_0_0_0_q0),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_out(grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out),
    .p_out_ap_vld(grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out_ap_vld),
    .p_out1(grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1),
    .p_out1_ap_vld(grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1_ap_vld)
);

equalizer_udiv_32ns_23ns_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 32 ))
udiv_32ns_23ns_32_36_seq_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_371_ap_start),
    .done(grp_fu_371_ap_done),
    .din0(dividend_V_2_reg_702),
    .din1(grp_fu_371_p1),
    .ce(1'b1),
    .dout(grp_fu_371_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start_reg <= 1'b1;
        end else if ((grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_ready == 1'b1)) begin
            grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        abs_i_V_reg_668 <= abs_i_V_fu_251_p3;
        abs_q_V_reg_675 <= abs_q_V_fu_284_p3;
        icmp_ln1061_reg_692 <= grp_fu_217_p2;
        tmp_17_reg_687 <= grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out[32'd31];
        tmp_reg_682 <= grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        atan_addr_V_2_reg_717 <= atan_addr_V_2_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        dividend_V_2_reg_702 <= dividend_V_2_fu_338_p3;
        divisor_V_reg_707 <= divisor_V_fu_360_p3;
        icmp_ln1057_reg_697 <= grp_fu_217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        p_phase_V_reg_727 <= atan_lut_V_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        atan_lut_V_ce0 = 1'b1;
    end else begin
        atan_lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_217_p0 = abs_i_V_reg_668;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_217_p0 = abs_i_V_fu_251_p3;
    end else begin
        grp_fu_217_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_217_p1 = abs_q_V_reg_675;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_217_p1 = abs_q_V_fu_284_p3;
    end else begin
        grp_fu_217_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_371_ap_start = 1'b1;
    end else begin
        grp_fu_371_ap_start = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_i_V_fu_251_p3 = ((p_Result_s_fu_243_p3[0:0] == 1'b1) ? p_Result_7_fu_233_p4 : grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out);

assign abs_q_V_fu_284_p3 = ((p_Result_6_fu_276_p3[0:0] == 1'b1) ? p_Result_8_fu_266_p4 : grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_return = ((or_ln33_3_fu_574_p2[0:0] == 1'b1) ? sext_ln33_fu_570_p1 : select_ln33_5_fu_580_p3);

assign atan_addr_V_2_fu_388_p3 = ((tmp_18_fu_376_p3[0:0] == 1'b1) ? 9'd511 : atan_addr_V_fu_384_p1);

assign atan_addr_V_fu_384_p1 = grp_fu_371_p2[8:0];

assign atan_lut_V_address0 = zext_ln573_fu_396_p1;

assign dividend_V_2_fu_338_p3 = ((icmp_ln1065_fu_326_p2[0:0] == 1'b1) ? min_V_2_fu_320_p3 : r_fu_332_p2);

assign divisor_V_fu_360_p3 = ((icmp_ln1065_fu_326_p2[0:0] == 1'b1) ? tmp_s_fu_346_p4 : trunc_ln26_fu_356_p1);

assign grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start = grp_cpe_estimate_Pipeline_cpe_est_fu_183_ap_start_reg;

assign grp_fu_217_p2 = (($signed(grp_fu_217_p0) < $signed(grp_fu_217_p1)) ? 1'b1 : 1'b0);

assign grp_fu_371_p1 = grp_fu_371_p10;

assign grp_fu_371_p10 = divisor_V_reg_707;

assign icmp_ln1065_fu_326_p2 = ((max_V_fu_314_p3 > 32'd4194304) ? 1'b1 : 1'b0);

assign icmp_ln33_1_fu_468_p2 = ((quadrant_fu_400_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln33_2_fu_474_p2 = ((quadrant_fu_400_p4 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln33_3_fu_480_p2 = ((quadrant_fu_400_p4 == 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln33_4_fu_486_p2 = ((quadrant_fu_400_p4 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln33_5_fu_492_p2 = ((quadrant_fu_400_p4 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln33_6_fu_498_p2 = ((quadrant_fu_400_p4 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_462_p2 = ((quadrant_fu_400_p4 == 3'd6) ? 1'b1 : 1'b0);

assign max_V_fu_314_p3 = ((xor_ln1061_fu_309_p2[0:0] == 1'b1) ? abs_i_V_reg_668 : abs_q_V_reg_675);

assign min_V_2_fu_320_p3 = ((xor_ln1061_fu_309_p2[0:0] == 1'b1) ? abs_q_V_reg_675 : abs_i_V_reg_668);

assign or_ln33_1_fu_530_p2 = (icmp_ln33_4_fu_486_p2 | icmp_ln33_3_fu_480_p2);

assign or_ln33_2_fu_548_p2 = (icmp_ln33_2_fu_474_p2 | icmp_ln33_1_fu_468_p2);

assign or_ln33_3_fu_574_p2 = (or_ln33_fu_516_p2 | or_ln33_1_fu_530_p2);

assign or_ln33_fu_516_p2 = (icmp_ln33_6_fu_498_p2 | icmp_ln33_5_fu_492_p2);

assign p_Result_6_fu_276_p3 = grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1[32'd31];

assign p_Result_7_fu_233_p4 = {|(1'd0), p_Val2_s_fu_227_p2[31 - 1:0]};

assign p_Result_8_fu_266_p4 = {|(1'd0), p_Val2_5_fu_260_p2[31 - 1:0]};

assign p_Result_s_fu_243_p3 = grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out[32'd31];

assign p_Val2_5_fu_260_p2 = (32'd0 - grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out1);

assign p_Val2_s_fu_227_p2 = (32'd0 - grp_cpe_estimate_Pipeline_cpe_est_fu_183_p_out);

assign phase_out_V_2_fu_422_p2 = ($signed(10'd804) - $signed(zext_ln70_6_fu_410_p1));

assign phase_out_V_4_fu_438_p2 = ($signed(zext_ln70_fu_407_p1) + $signed(11'd1244));

assign phase_out_V_5_fu_444_p2 = ($signed(11'd1608) - $signed(zext_ln70_fu_407_p1));

assign phase_out_V_6_fu_450_p2 = (zext_ln70_fu_407_p1 + 11'd804);

assign phase_out_V_7_fu_456_p2 = ($signed(zext_ln70_7_fu_413_p1) + $signed(12'd2488));

assign phase_out_V_fu_416_p2 = ($signed(12'd3292) - $signed(zext_ln70_7_fu_413_p1));

assign quadrant_fu_400_p4 = {{{tmp_17_reg_687}, {tmp_reg_682}}, {icmp_ln1057_reg_697}};

assign r_fu_332_p2 = min_V_2_fu_320_p3 << 32'd9;

assign ret_28_fu_428_p2 = (10'd0 - zext_ln70_6_fu_410_p1);

assign sample_in_M_imag_0_0_0_address0 = grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_imag_0_0_0_address0;

assign sample_in_M_imag_0_0_0_ce0 = grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_imag_0_0_0_ce0;

assign sample_in_M_real_0_0_0_address0 = grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_real_0_0_0_address0;

assign sample_in_M_real_0_0_0_ce0 = grp_cpe_estimate_Pipeline_cpe_est_fu_183_sample_in_M_real_0_0_0_ce0;

assign select_ln33_1_fu_522_p3 = ((icmp_ln33_4_fu_486_p2[0:0] == 1'b1) ? sext_ln41_fu_434_p1 : phase_out_V_4_fu_438_p2);

assign select_ln33_2_fu_536_p3 = ((icmp_ln33_2_fu_474_p2[0:0] == 1'b1) ? phase_out_V_5_fu_444_p2 : phase_out_V_6_fu_450_p2);

assign select_ln33_3_fu_554_p3 = ((icmp_ln33_fu_462_p2[0:0] == 1'b1) ? phase_out_V_7_fu_456_p2 : phase_out_V_fu_416_p2);

assign select_ln33_4_fu_562_p3 = ((or_ln33_fu_516_p2[0:0] == 1'b1) ? zext_ln33_fu_512_p1 : select_ln33_1_fu_522_p3);

assign select_ln33_5_fu_580_p3 = ((or_ln33_2_fu_548_p2[0:0] == 1'b1) ? zext_ln33_1_fu_544_p1 : select_ln33_3_fu_554_p3);

assign select_ln33_fu_504_p3 = ((icmp_ln33_6_fu_498_p2[0:0] == 1'b1) ? zext_ln70_6_fu_410_p1 : phase_out_V_2_fu_422_p2);

assign sext_ln33_fu_570_p1 = $signed(select_ln33_4_fu_562_p3);

assign sext_ln41_fu_434_p1 = $signed(ret_28_fu_428_p2);

assign tmp_18_fu_376_p3 = grp_fu_371_p2[32'd9];

assign tmp_s_fu_346_p4 = {{max_V_fu_314_p3[31:9]}};

assign trunc_ln26_fu_356_p1 = max_V_fu_314_p3[22:0];

assign xor_ln1061_fu_309_p2 = (icmp_ln1061_reg_692 ^ 1'd1);

assign zext_ln33_1_fu_544_p1 = select_ln33_2_fu_536_p3;

assign zext_ln33_fu_512_p1 = select_ln33_fu_504_p3;

assign zext_ln573_fu_396_p1 = atan_addr_V_2_reg_717;

assign zext_ln70_6_fu_410_p1 = p_phase_V_reg_727;

assign zext_ln70_7_fu_413_p1 = p_phase_V_reg_727;

assign zext_ln70_fu_407_p1 = p_phase_V_reg_727;

endmodule //equalizer_cpe_estimate
