// Seed: 2677009035
module module_0 (
    input wand  id_0,
    input uwire id_1
    , id_3
);
  wire id_4;
  assign module_1.id_2 = 0;
  wire id_5;
  assign id_5.id_4 = id_0;
endmodule
module module_0 #(
    parameter id_2 = 32'd64,
    parameter id_3 = 32'd24
) (
    input wor id_0,
    input uwire id_1,
    output wire _id_2,
    input uwire _id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    output wand module_1
);
  wire id_10;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  logic [id_2 : id_3] id_11;
endmodule
