
// File generated by noodle version N-2018.03#7d02e3ca79#180723, Thu Feb 28 14:35:13 2019
// Copyright 2014-2018 Synopsys, Inc. All rights reserved.
// noodle -B -I. -I./isg -I./runtime/include -I../../io_modules -I/CMC/tools/synopsys/asip_designer_vN-2018.03-SP3/linux64/chessdir/../examples/io_modules -D__tct_patch__=300 -itlx_chess.h +wRelease/chesswork tlx_mul.c tlx

toolrelease _18R1;

// int mul_called(int, int)
F__sint_mul_called___sint___sint : user_defined, called {
    fnm : "mul_called" 'int mul_called(int, int)'; 
    arg : ( w32:i w32:r w32:i w32:i );
    loc : ( R[2] R[3] R[4] R[5] );
    frm : ( );
    llv : 1 0 0 0 0 ;
}

// long long lmul_called(long long, long long)
F__slonglong_lmul_called___slonglong___slonglong : user_defined, called {
    fnm : "lmul_called" 'long long lmul_called(long long, long long)'; 
    arg : ( w32:i w32:r w32:r w32:i w32:i w32:i w32:i );
    loc : ( R[2] __spill_DMw[-8] __spill_DMw[-4] R[4] R[5] R[6] R[7] );
    frm : ( );
    llv : 1 0 0 0 0 ;
}

