verilog xil_defaultlib --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/ec67/hdl" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/70cf/hdl" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ip/design_TEST_CDMA_processing_system7_0_1" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/979d/hdl/verilog" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_processing_system7_0_1/sim/design_TEST_CDMA_processing_system7_0_1.v" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_bram_ctrl_0_bram_1/sim/design_TEST_CDMA_axi_bram_ctrl_0_bram_1.v" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/sim/bd_b9dd.v" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_0/sim/bd_b9dd_one_0.v" \

sv xil_defaultlib --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/ec67/hdl" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/70cf/hdl" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ip/design_TEST_CDMA_processing_system7_0_1" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/979d/hdl/verilog" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_2/sim/bd_b9dd_s00mmu_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_3/sim/bd_b9dd_s00tr_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_4/sim/bd_b9dd_s00sic_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_5/sim/bd_b9dd_s00a2s_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_6/sim/bd_b9dd_sarn_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_7/sim/bd_b9dd_srn_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_8/sim/bd_b9dd_m00s2a_0.sv" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_axi_smc_0/bd_0/ip/ip_9/sim/bd_b9dd_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/ec67/hdl" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/70cf/hdl" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ip/design_TEST_CDMA_processing_system7_0_1" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/979d/hdl/verilog" --include "../../../../TEST_CDMA.srcs/sources_1/bd/design_TEST_CDMA/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_xbar_0/sim/design_TEST_CDMA_xbar_0.v" \
"../../../bd/design_TEST_CDMA/ip/design_TEST_CDMA_auto_pc_0/sim/design_TEST_CDMA_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
