{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711050079461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711050079632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711050079690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711050079690 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clocks:u1\|pll:u1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"clocks:u1\|pll:u1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 10881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711050079983 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 10883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1711050079983 ""}  } { { "altpll.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 10881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1711050079983 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a0 " "Atom \"fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_3tdp_rom_fft_130:twrom\|asj_fft_twid_rom_tdp_fft_130:\\gen_auto:sin_1n\|altsyncram:altsyncram_component\|altsyncram_gu72:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1711050079998 "|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1711050079998 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1711050080554 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711050080583 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711050082031 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711050082031 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711050082100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711050082100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711050082100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711050082100 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711050082100 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711050082100 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711050082149 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711050084476 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "YPHP7743 " "Entity YPHP7743" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical VVYU6267_0\] " "set_disable_timing \[get_cells -hierarchical VVYU6267_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_0\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_1\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_2\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_3\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_4\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_5\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_6\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical XWCN9723_7\] " "set_disable_timing \[get_cells -hierarchical XWCN9723_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BVXN3148_0\] " "set_disable_timing \[get_cells -hierarchical BVXN3148_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711050087373 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1711050087373 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711050087600 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[0\]\} \{u1\|u1\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[0\]\} \{u1\|u1\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711050087617 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[2\]\} \{u1\|u1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u1\|u1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|u1\|altpll_component\|pll\|clk\[2\]\} \{u1\|u1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1711050087617 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1711050087617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1711050087618 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clocks:u1\|clock_slow\[3\] " "Node: clocks:u1\|clock_slow\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:u59\|lcd_response clocks:u1\|clock_slow\[3\] " "Register lcd:u59\|lcd_response is being clocked by clocks:u1\|clock_slow\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711050087687 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711050087687 "|top|clocks:u1|clock_slow[3]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1711050087887 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711050087892 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711050087892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711050087892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711050087892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       OSC_50 " "  20.000       OSC_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711050087892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|u1\|altpll_component\|pll\|clk\[0\] " "  10.000 u1\|u1\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711050087892 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1\|u1\|altpll_component\|pll\|clk\[2\] " "  40.000 u1\|u1\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711050087892 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711050087892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node clocks:u1\|pll:u1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089344 ""}  } { { "altpll.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 10881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node clocks:u1\|pll:u1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089344 ""}  } { { "altpll.tdf" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 10881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089344 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OSC_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node OSC_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DRAM_CLK~output " "Destination node DRAM_CLK~output" {  } { { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711050089356 ""}  } { { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 54419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089356 ""}  } { { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 53384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clocks:u1\|clock_slow\[3\]  " "Automatically promoted node clocks:u1\|clock_slow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089356 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clocks:u1\|clock_slow\[3\]~10 " "Destination node clocks:u1\|clock_slow\[3\]~10" {  } { { "clocks.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/clocks.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 25285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089356 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711050089356 ""}  } { { "clocks.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/clocks.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 10916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089356 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi:u147\|comb~0  " "Automatically promoted node spi:u147\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089358 ""}  } { { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 20251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089358 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 53632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089358 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711050089358 ""}  } { { "pzdyqx.vhd" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 845 -1 0 } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|XWCN9723_7" } } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 53470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089358 ""}  } { { "pzdyqx.vhd" "" { Text "c:/vapps/intelfpga_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 957 -1 0 } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|YPHP7743:\\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1\|BVXN3148_0" } } } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 53492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089358 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synchronizer:u5\|out\[0\]  " "Automatically promoted node synchronizer:u5\|out\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:u77\|i2c_video_done " "Destination node i2c_config:u77\|i2c_video_done" {  } { { "i2c_config.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/i2c_config.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 9809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_send:u120\|UART_TXD " "Destination node serial_send:u120\|UART_TXD" {  } { { "serial_send.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/serial_send.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 7425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|have_data " "Destination node fft:u131\|have_data" {  } { { "fft.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/fft.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 6788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|force_reset " "Destination node fft:u131\|force_reset" {  } { { "fft.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/fft.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 6786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd:u109\|buffer_dirty " "Destination node sd:u109\|buffer_dirty" {  } { { "sd.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/sd.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 9011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sd:u109\|buffer_valid " "Destination node sd:u109\|buffer_valid" {  } { { "sd.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/sd.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 9010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:u77\|i2c_audio_done " "Destination node i2c_config:u77\|i2c_audio_done" {  } { { "i2c_config.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/i2c_config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 9808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_config:u77\|sclk " "Destination node i2c_config:u77\|sclk" {  } { { "i2c_config.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/i2c_config.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 9806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "serial_send:u120\|shift_reg\[0\] " "Destination node serial_send:u120\|shift_reg\[0\]" {  } { { "serial_send.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/serial_send.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 7416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb:u96\|out_port:u53\|register:u1\|data_out\[0\] " "Destination node usb:u96\|out_port:u53\|register:u1\|data_out\[0\]" {  } { { "register.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 18475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089362 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711050089362 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711050089362 ""}  } { { "synchronizer.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/synchronizer.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 20235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089362 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fft:u131\|reset_n  " "Automatically promoted node fft:u131\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|master_sink_ena " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|master_sink_ena" {  } { { "asj_fft_si_de_so_b_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_si_de_so_b_fft_130.vhd" 1890 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 6522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|rdy_for_next_block " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|rdy_for_next_block" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 508 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 5167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|disable_wr " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|disable_wr" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 47 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 5169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.DISABLE " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.DISABLE" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_bfp_o_fft_130.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 3016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.ENABLE " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.ENABLE" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_bfp_o_fft_130.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 3013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|burst_count_en " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\|burst_count_en" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 97 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 5166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.BLOCK_READY " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_dft_bfp_fft_130:bfpdft_x\|asj_fft_bfp_o_fft_130:\\gen_disc:bfp_detect\|sdetd.BLOCK_READY" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_bfp_o_fft_130.vhd" 96 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 3012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr\|en_i " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr\|en_i" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 2002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:lpp\|data_val_i " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_de_lpp_ad:gen_radix_4_last_pass:lpp\|data_val_i" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_lpp_serial_fft_130.vhd" 137 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\|lpp_c_i " "Destination node fft:u131\|fft_core:core\|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\|lpp_c_i" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "/windat.V2/Desktop/chessToy/chessToy/fft-library/asj_fft_wrengen_fft_130.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 5182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711050089363 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1711050089363 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711050089363 ""}  } { { "fft.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/fft.v" 106 -1 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 6821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711050089363 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711050091598 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711050091621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711050091623 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711050091652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711050091701 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711050091745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711050092884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711050092921 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "100 Embedded multiplier block " "Packed 100 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711050092921 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "100 " "Created 100 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1711050092921 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711050092921 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1711050095898 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1711050100307 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC2_50 " "Node \"OSC2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC3_50 " "Node \"OSC3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711050100516 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711050100516 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711050100557 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711050100680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711050104397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711050107669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711050107896 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711050156146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711050156146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711050159417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 12 { 0 ""} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711050170621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711050170621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711050195470 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.67 " "Total time spent on timing analysis during the Fitter is 17.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711050196234 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711050196369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711050197558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711050197602 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711050198761 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711050201711 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711050204924 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "125 Cyclone IV E " "125 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CLK 3.3-V LVTTL AE13 " "Pin SD_CLK uses I/O standard 3.3-V LVTTL at AE13" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50 3.3-V LVTTL Y2 " "Pin OSC_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { OSC_50 } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711050205248 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711050205248 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CLK a permanently enabled " "Pin SD_CLK has a permanently enabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vapps/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vapps/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "top.v" "" { Text "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1711050205358 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1711050205358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.fit.smsg " "Generated suppressed messages file //engin-labs.m.storage.umich.edu/strmark/windat.V2/Desktop/chessToy/chessToy/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711050206507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 198 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 198 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6494 " "Peak virtual memory: 6494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711050214790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 15:43:34 2024 " "Processing ended: Thu Mar 21 15:43:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711050214790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711050214790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711050214790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711050214790 ""}
