QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 16:20:07 on Oct 19,2023
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/Multiplexers/NBit_4t1Mux.vhd proj/src/TopLevel/Multiplexers/mux2t1.vhd proj/src/TopLevel/Multiplexers/NBit_2t1Mux.vhd proj/src/TopLevel/Multiplexers/32Bit_32t1Mux.vhd proj/src/TopLevel/Basic Gates/org2.vhd proj/src/TopLevel/Basic Gates/andg2.vhd proj/src/TopLevel/Basic Gates/xorg2.vhd proj/src/TopLevel/Basic Gates/invg.vhd proj/src/TopLevel/RegisterFile/NBit_Register.vhd proj/src/TopLevel/RegisterFile/RegisterFile.vhd proj/src/TopLevel/RegisterFile/DFlipFlop.vhd proj/src/TopLevel/Decoders/5t32_Decoder.vhd proj/src/TopLevel/PC Register/PC_Register.vhd proj/src/TopLevel/Extender/16bit_Extender.vhd proj/src/TopLevel/Adder/FullAdder.vhd proj/src/TopLevel/Adder/NBit_LookAheadAdder.vhd proj/src/TopLevel/Adder/NBit_RippleAdder.vhd proj/src/TopLevel/Adder/NBit_AdderSubtracter.vhd proj/src/TopLevel/Control/Control.vhd proj/src/TopLevel/BarrelShifter/BarrelShifter.vhd proj/src/TopLevel/ALU/ALU_ControlUnit.vhd proj/src/TopLevel/ALU/ALU.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(31): (vcom-1615) Existing package body 'MIPS_types(body)' at line 31 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling architecture rtl of mem
-- Loading package MIPS_types
-- Compiling entity MIPS_Processor
-- Compiling architecture structure of MIPS_Processor
** Error: proj/src/TopLevel/MIPS_Processor.vhd(254): near "port": syntax error
** Error: proj/src/TopLevel/MIPS_Processor.vhd(263): near "port": syntax error
** Error: proj/src/TopLevel/MIPS_Processor.vhd(253): (vcom-1035) Formal port "InputSelect_Signal" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(253): (vcom-1035) Formal port "InputA_In" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(253): (vcom-1035) Formal port "InputB_In" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(262): (vcom-1035) Formal port "InputSelect_Signal" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(262): (vcom-1035) Formal port "InputA_In" has OPEN or no actual associated with it.
** Error: proj/src/TopLevel/MIPS_Processor.vhd(262): (vcom-1035) Formal port "InputB_In" has OPEN or no actual associated with it.
** Note: proj/src/TopLevel/MIPS_Processor.vhd(421): VHDL Compiler exiting
End time: 16:20:07 on Oct 19,2023, Elapsed time: 0:00:00
Errors: 8, Warnings: 2
