
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17936 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 376.480 ; gain = 98.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'TopData' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/TopData.v:23]
	Parameter WL1 bound to: 1 - type: integer 
	Parameter WL5 bound to: 5 - type: integer 
	Parameter WL32 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-3876] $readmem data file 'Inst.mem' is read successfully [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/IM.v:26]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/IM.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstDecoder' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/InstDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstDecoder' (3#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/InstDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (4#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-3876] $readmem data file 'Data.mem' is read successfully [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/DM.v:28]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (6#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/DM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2to1' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux2to1.v:23]
	Parameter WL bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1' (7#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'StallRegister' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/StallRegister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'StallRegister' (8#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/StallRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'FlushRegister' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
	Parameter WL bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlushRegister' (9#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'FlushRegister__parameterized0' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
	Parameter WL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlushRegister__parameterized0' (9#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux2to1__parameterized0' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux2to1.v:23]
	Parameter WL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1__parameterized0' (9#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux4to1.v:23]
	Parameter WL bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux4to1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (10#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Mux4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Register.v:23]
	Parameter WL bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (11#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized0' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Register.v:23]
	Parameter WL bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized0' (11#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopData' (12#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/TopData.v:23]
INFO: [Synth 8-6157] synthesizing module 'TopControl' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/TopControl.v:23]
	Parameter WL1 bound to: 1 - type: integer 
	Parameter WL3 bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MainDecoder' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/MainDecoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MainDecoder' (13#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/MainDecoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALUDecoder' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/ALUDecoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/ALUDecoder.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ALUDecoder' (14#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/ALUDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'FlushRegister__parameterized1' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
	Parameter WL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlushRegister__parameterized1' (14#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'FlushRegister__parameterized2' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
	Parameter WL bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FlushRegister__parameterized2' (14#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/FlushRegister.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register__parameterized1' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Register.v:23]
	Parameter WL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register__parameterized1' (14#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopControl' (15#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/TopControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardUnit' [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardUnit' (16#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/HazardUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top' (17#1) [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[15]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[14]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[13]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[12]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[11]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[10]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[9]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[8]
WARNING: [Synth 8-3331] design DataMem has unconnected port DMA[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 431.266 ; gain = 153.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 431.266 ; gain = 153.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 431.266 ; gain = 153.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "Mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/5StagePipeline/5StagePipeline.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-5546] ROM "MtoRFSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DMWE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "RFWE" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 431.266 ; gain = 153.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 2     
Module Mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module StallRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FlushRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module FlushRegister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module Mux2to1__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module TopData 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module MainDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module ALUDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
Module FlushRegister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module FlushRegister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module HazardUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design IM has unconnected port IMA[31]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[30]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[29]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[28]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[27]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[26]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[25]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[24]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[23]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[22]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[21]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[20]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[19]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[18]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[17]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[16]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[15]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[14]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[13]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[12]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[11]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[10]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[9]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[8]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[7]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[6]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[5]
WARNING: [Synth 8-3331] design IM has unconnected port IMA[4]
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[7]' (FDRE) to 'U0/InstReg_FtoD/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[9]' (FDRE) to 'U0/InstReg_FtoD/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[6]' (FDRE) to 'U0/InstReg_FtoD/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[10]' (FDRE) to 'U0/InstReg_FtoD/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[4]' (FDRE) to 'U0/InstReg_FtoD/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[8]' (FDRE) to 'U0/InstReg_FtoD/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/shamtReg_DtoE/out_reg[4]' (FDR) to 'U0/shamtReg_DtoE/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/shamtReg_DtoE/out_reg[3]' (FDR) to 'U0/shamtReg_DtoE/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/shamtReg_DtoE/out_reg[2]' (FDR) to 'U0/shamtReg_DtoE/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/shamtReg_DtoE/out_reg[1]' (FDR) to 'U0/shamtReg_DtoE/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/shamtReg_DtoE/out_reg[0]' (FDR) to 'U0/SImmReg_DtoE/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[31]' (FDR) to 'U0/SImmReg_DtoE/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[15]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[23]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[7]' (FDR) to 'U0/SImmReg_DtoE/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[27]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[11]' (FDR) to 'U0/rdReg_DtoE/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[19]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[3]' (FDR) to 'U0/SImmReg_DtoE/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[29]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[13]' (FDR) to 'U0/SImmReg_DtoE/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[21]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[25]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[9]' (FDR) to 'U0/SImmReg_DtoE/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[17]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[30]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[14]' (FDR) to 'U0/rdReg_DtoE/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[22]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[6]' (FDR) to 'U0/SImmReg_DtoE/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[26]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[10]' (FDR) to 'U0/SImmReg_DtoE/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[18]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[28]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[12]' (FDR) to 'U0/rdReg_DtoE/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[20]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[24]' (FDR) to 'U0/SImmReg_DtoE/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[8]' (FDR) to 'U0/rdReg_DtoE/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/SImmReg_DtoE/out_reg[16]' (FDR) to 'U0/rdReg_DtoE/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[11]' (FDRE) to 'U0/InstReg_FtoD/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[13]' (FDRE) to 'U0/InstReg_FtoD/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[30]' (FDRE) to 'U0/InstReg_FtoD/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[31]' (FDRE) to 'U0/InstReg_FtoD/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/rdReg_DtoE/out_reg[0]' (FDR) to 'U0/rdReg_DtoE/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/rdReg_DtoE/out_reg[2]' (FDR) to 'U0/rtReg_DtoE/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/InstReg_FtoD/out_reg[23]' (FDRE) to 'U0/InstReg_FtoD/out_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/InstReg_FtoD/out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/rtdReg_EtoM/out_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/rtdReg_EtoM/out_reg[2]' (FD) to 'U0/rtdReg_MtoW/out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/rtdReg_MtoW/out_reg[2] )
WARNING: [Synth 8-3332] Sequential element (U0/InstReg_FtoD/out_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/rsReg_DtoE/out_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/U0/PC_F_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/PCp1Reg_FtoD/out_reg[4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/rtReg_DtoE/out_reg[2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (U0/rtdReg_MtoW/out_reg[2]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | U5/Mem_reg | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|Top         | U0/U3/regFile_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_13/U0/U5/Mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_13/U0/U5/Mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0          | U5/Mem_reg | 128 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|Top         | U0/U3/regFile_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/U5/Mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/U5/Mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    13|
|3     |LUT1     |     7|
|4     |LUT2     |    10|
|5     |LUT3     |    58|
|6     |LUT4     |   147|
|7     |LUT5     |    96|
|8     |LUT6     |   248|
|9     |MUXF7    |    32|
|10    |RAM32M   |    12|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   225|
|13    |IBUF     |     2|
|14    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+---------------------------------+------+
|      |Instance             |Module                           |Cells |
+------+---------------------+---------------------------------+------+
|1     |top                  |                                 |   853|
|2     |  U0                 |TopData                          |   823|
|3     |    ALUOutReg_EtoM   |Register                         |    32|
|4     |    ALUOutReg_MtoW   |Register_8                       |    32|
|5     |    DMdinReg_EtoM    |Register_9                       |    32|
|6     |    InstReg_FtoD     |StallRegister                    |   120|
|7     |    PCp1Reg_FtoD     |StallRegister_10                 |     7|
|8     |    RFReg1_DtoE      |FlushRegister                    |    32|
|9     |    RFReg2_DtoE      |FlushRegister_11                 |    32|
|10    |    SImmReg_DtoE     |FlushRegister_12                 |     5|
|11    |    U0               |PC                               |    30|
|12    |    U3               |RF                               |    21|
|13    |    U4               |ALU                              |     8|
|14    |    U5               |DataMem                          |    33|
|15    |    rdReg_DtoE       |FlushRegister__parameterized0    |    11|
|16    |    rsReg_DtoE       |FlushRegister__parameterized0_13 |   144|
|17    |    rtReg_DtoE       |FlushRegister__parameterized0_14 |   269|
|18    |    rtdReg_EtoM      |Register__parameterized0         |     9|
|19    |    rtdReg_MtoW      |Register__parameterized0_15      |     6|
|20    |  U1                 |TopControl                       |    26|
|21    |    ALUInSelReg_DtoE |FlushRegister__parameterized1    |     1|
|22    |    ALUSelReg_DtoE   |FlushRegister__parameterized2    |    16|
|23    |    DMWEReg_DtoE     |FlushRegister__parameterized1_0  |     1|
|24    |    DMWEReg_EtoM     |Register__parameterized1         |     1|
|25    |    MtoRFSelReg_DtoE |FlushRegister__parameterized1_1  |     1|
|26    |    MtoRFSelReg_EtoM |Register__parameterized1_2       |     1|
|27    |    MtoRFSelReg_MtoW |Register__parameterized1_3       |     1|
|28    |    RFDSelReg_DtoE   |FlushRegister__parameterized1_4  |     1|
|29    |    RFWEReg_DtoE     |FlushRegister__parameterized1_5  |     1|
|30    |    RFWEReg_EtoM     |Register__parameterized1_6       |     1|
|31    |    RFWEReg_MtoW     |Register__parameterized1_7       |     1|
+------+---------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 113 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 613.969 ; gain = 336.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 675.285 ; gain = 409.660
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/5StagePipeline/5StagePipeline.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 675.285 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 13:45:52 2019...
