# Reading D:/AlteraWindoze/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do ServoController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:25:52 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:25:52 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:25:52 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt 
# -- Compiling module ServoController_vlg_tst
# ** Error: D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt(64): near "#": syntax error, unexpected '#'
# End time: 16:25:52 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./ServoController_run_msim_rtl_verilog.do line 10
# D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim {D:/SeniorProject/Cloud-C..."
vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:25:57 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:25:57 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:27:05 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:27:05 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim +altera -do ServoController_run_msim_rtl_verilog.do -l msim_transcript -gui work.pwm_generator
# vsim -gui "+altera" -l msim_transcript -do "ServoController_run_msim_rtl_verilog.do" 
# Start time: 16:27:15 on Oct 14,2016
# Loading work.pwm_generator
# do ServoController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:27:18 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:27:18 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:27:18 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt 
# -- Compiling module ServoController_vlg_tst
# ** Error: D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt(65): near "@": syntax error, unexpected '@'
# End time: 16:27:18 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/AlteraWindoze/14.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./ServoController_run_msim_rtl_verilog.do line 10
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:27:44 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:27:44 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim +altera -do ServoController_run_msim_rtl_verilog.do -l msim_transcript -gui work.pwm_generator
# vsim 
# Start time: 16:27:57 on Oct 14,2016
# Loading work.pwm_generator
# do ServoController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:27:59 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/pwm_generator.v 
# -- Compiling module pwm_generator
# 
# Top level modules:
# 	pwm_generator
# End time: 16:27:59 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim {D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 16:27:59 on Oct 14,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim" D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/ServoController.vt 
# -- Compiling module ServoController_vlg_tst
# 
# Top level modules:
# 	ServoController_vlg_tst
# End time: 16:27:59 on Oct 14,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testBench
# vsim 
# Start time: 16:28:01 on Oct 14,2016
# ** Error: (vsim-3170) Could not find 'D:/SeniorProject/Cloud-Car/VeriLog/QuartusProjects/ServoController/simulation/modelsim/rtl_work.testBench'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ServoController_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 16:28:35 on Oct 14,2016, Elapsed time: 0:00:34
# Errors: 1, Warnings: 0
