# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../PROJ_PROJ/Kuzne4ik/Kuzne4ik.srcs/sources_1/new/main.vhd" \
"C:/Users/Zimus/Downloads/simulation_source.vhd" \

# Do not sort compile order
nosort
