// Seed: 528972311
module module_0 (
    input tri1 id_0,
    input wand id_1
);
  assign id_3 = 1;
  assign module_2.type_3 = 0;
  assign id_3 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri0  id_1,
    inout  uwire id_2,
    output tri1  id_3,
    input  tri0  id_4
);
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_6;
  nor primCall (id_3, id_2, id_0, id_4);
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    input supply0 id_2,
    output wire id_3,
    input wire id_4,
    output tri id_5,
    output tri id_6,
    input tri0 id_7,
    input wand id_8,
    input supply1 id_9,
    output wand id_10,
    output wand id_11,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    input wor id_15,
    input tri id_16,
    output wor id_17
);
  wire id_19;
  generate
    wire id_20;
  endgenerate
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_15
  );
endmodule
