<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source D:/Repo/hls/labA/Multiplexor/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main D:/Repo/hls/labA/Multiplexor/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="Multiplexor" solutionName="solution1" date="2021-04-08T02:16:06.682+0800"/>
        <logs message="ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***" projectName="Multiplexor" solutionName="solution1" date="2021-04-08T02:16:06.515+0800"/>
        <logs message="ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.&#xD;&#xA;error deleting &quot;sim/verilog&quot;: permission denied" projectName="Multiplexor" solutionName="solution1" date="2021-04-08T02:16:06.512+0800"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'leading_ones&lt;32>' to 'leading_ones_32_s'." projectName="Multiplexor" solutionName="solution1" date="2021-04-08T02:15:54.039+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'leading_ones_bruteforce' to 'leading_ones_brutefo' (Multiplexor/leading_ones_bruteforce.cpp:12:6)" projectName="Multiplexor" solutionName="solution1" date="2021-04-08T02:15:54.021+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set max_out_group [add_wave_group max_out(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_out_ap_vld -into $max_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_out -into $max_out_group -radix hex&#xD;&#xA;## set mux_ret_group [add_wave_group mux_ret(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_ret_V_ap_vld -into $mux_ret_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_ret_V -into $mux_ret_group -radix hex&#xD;&#xA;## set leadone_ret_group [add_wave_group leadone_ret(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/leadone_ret_ap_vld -into $leadone_ret_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/leadone_ret -into $leadone_ret_group -radix hex&#xD;&#xA;## set leadone_out_group [add_wave_group leadone_out(wire) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/leadone_out_V_ap_vld -into $leadone_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/leadone_out_V -into $leadone_out_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set mode_group [add_wave_group mode(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mode -into $mode_group -radix hex&#xD;&#xA;## set max_in_group [add_wave_group max_in(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_7 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_6 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_5 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_4 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_3 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_2 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_1 -into $max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/max_in_0 -into $max_in_group -radix hex&#xD;&#xA;## set mux_s_group [add_wave_group mux_s(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_s -into $mux_s_group -radix hex&#xD;&#xA;## set mux_sel1_group [add_wave_group mux_sel1(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_sel1_V -into $mux_sel1_group -radix hex&#xD;&#xA;## set mux_sel0_group [add_wave_group mux_sel0(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_sel0_V -into $mux_sel0_group -radix hex&#xD;&#xA;## set mux_sel_onehot_group [add_wave_group mux_sel_onehot(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_sel_onehot_V -into $mux_sel_onehot_group -radix hex&#xD;&#xA;## set mux_in_group [add_wave_group mux_in(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_7_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_6_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_5_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_4_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_3_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_2_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_1_V -into $mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/mux_in_0_V -into $mux_in_group -radix hex&#xD;&#xA;## set leadone_in_group [add_wave_group leadone_in(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/leadone_in_V -into $leadone_in_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_top_top/AESL_inst_top/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_leadone_in_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_leadone_out_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_leadone_ret -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_0_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_1_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_2_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_3_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_4_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_5_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_6_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_in_7_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_sel_onehot_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_sel0_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_sel1_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_s -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mux_ret_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_in_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_max_out -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/LENGTH_mode -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_max_out_group [add_wave_group max_out(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/max_out_ap_vld -into $tb_max_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_out -into $tb_max_out_group -radix hex&#xD;&#xA;## set tb_mux_ret_group [add_wave_group mux_ret(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mux_ret_V_ap_vld -into $tb_mux_ret_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_ret_V -into $tb_mux_ret_group -radix hex&#xD;&#xA;## set tb_leadone_ret_group [add_wave_group leadone_ret(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/leadone_ret_ap_vld -into $tb_leadone_ret_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/leadone_ret -into $tb_leadone_ret_group -radix hex&#xD;&#xA;## set tb_leadone_out_group [add_wave_group leadone_out(wire) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_top_top/leadone_out_V_ap_vld -into $tb_leadone_out_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_top_top/leadone_out_V -into $tb_leadone_out_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_mode_group [add_wave_group mode(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mode -into $tb_mode_group -radix hex&#xD;&#xA;## set tb_max_in_group [add_wave_group max_in(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/max_in_7 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_6 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_5 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_4 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_3 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_2 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_1 -into $tb_max_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/max_in_0 -into $tb_max_in_group -radix hex&#xD;&#xA;## set tb_mux_s_group [add_wave_group mux_s(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mux_s -into $tb_mux_s_group -radix hex&#xD;&#xA;## set tb_mux_sel1_group [add_wave_group mux_sel1(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mux_sel1_V -into $tb_mux_sel1_group -radix hex&#xD;&#xA;## set tb_mux_sel0_group [add_wave_group mux_sel0(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mux_sel0_V -into $tb_mux_sel0_group -radix hex&#xD;&#xA;## set tb_mux_sel_onehot_group [add_wave_group mux_sel_onehot(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mux_sel_onehot_V -into $tb_mux_sel_onehot_group -radix hex&#xD;&#xA;## set tb_mux_in_group [add_wave_group mux_in(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/mux_in_7_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_6_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_5_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_4_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_3_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_2_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_1_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## add_wave /apatb_top_top/mux_in_0_V -into $tb_mux_in_group -radix hex&#xD;&#xA;## set tb_leadone_in_group [add_wave_group leadone_in(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_top_top/leadone_in_V -into $tb_leadone_in_group -radix hex&#xD;&#xA;## save_wave_config top.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 120 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 120 [100.00%] @ &quot;175000&quot;&#xD;&#xA;// RTL Simulation : 2 / 120 [100.00%] @ &quot;225000&quot;&#xD;&#xA;// RTL Simulation : 3 / 120 [100.00%] @ &quot;255000&quot;&#xD;&#xA;// RTL Simulation : 4 / 120 [100.00%] @ &quot;275000&quot;&#xD;&#xA;// RTL Simulation : 5 / 120 [100.00%] @ &quot;295000&quot;&#xD;&#xA;// RTL Simulation : 6 / 120 [100.00%] @ &quot;315000&quot;&#xD;&#xA;// RTL Simulation : 7 / 120 [100.00%] @ &quot;335000&quot;&#xD;&#xA;// RTL Simulation : 8 / 120 [100.00%] @ &quot;365000&quot;&#xD;&#xA;// RTL Simulation : 9 / 120 [100.00%] @ &quot;385000&quot;&#xD;&#xA;// RTL Simulation : 10 / 120 [100.00%] @ &quot;405000&quot;&#xD;&#xA;// RTL Simulation : 11 / 120 [100.00%] @ &quot;435000&quot;&#xD;&#xA;// RTL Simulation : 12 / 120 [100.00%] @ &quot;485000&quot;&#xD;&#xA;// RTL Simulation : 13 / 120 [100.00%] @ &quot;525000&quot;&#xD;&#xA;// RTL Simulation : 14 / 120 [100.00%] @ &quot;575000&quot;&#xD;&#xA;// RTL Simulation : 15 / 120 [100.00%] @ &quot;605000&quot;&#xD;&#xA;// RTL Simulation : 16 / 120 [100.00%] @ &quot;625000&quot;&#xD;&#xA;// RTL Simulation : 17 / 120 [100.00%] @ &quot;645000&quot;&#xD;&#xA;// RTL Simulation : 18 / 120 [100.00%] @ &quot;665000&quot;&#xD;&#xA;// RTL Simulation : 19 / 120 [100.00%] @ &quot;685000&quot;&#xD;&#xA;// RTL Simulation : 20 / 120 [100.00%] @ &quot;715000&quot;&#xD;&#xA;// RTL Simulation : 21 / 120 [100.00%] @ &quot;735000&quot;&#xD;&#xA;// RTL Simulation : 22 / 120 [100.00%] @ &quot;755000&quot;&#xD;&#xA;// RTL Simulation : 23 / 120 [100.00%] @ &quot;785000&quot;&#xD;&#xA;// RTL Simulation : 24 / 120 [100.00%] @ &quot;835000&quot;&#xD;&#xA;// RTL Simulation : 25 / 120 [100.00%] @ &quot;875000&quot;&#xD;&#xA;// RTL Simulation : 26 / 120 [100.00%] @ &quot;925000&quot;&#xD;&#xA;// RTL Simulation : 27 / 120 [100.00%] @ &quot;955000&quot;&#xD;&#xA;// RTL Simulation : 28 / 120 [100.00%] @ &quot;975000&quot;&#xD;&#xA;// RTL Simulation : 29 / 120 [100.00%] @ &quot;995000&quot;&#xD;&#xA;// RTL Simulation : 30 / 120 [100.00%] @ &quot;1015000&quot;&#xD;&#xA;// RTL Simulation : 31 / 120 [100.00%] @ &quot;1035000&quot;&#xD;&#xA;// RTL Simulation : 32 / 120 [100.00%] @ &quot;1065000&quot;&#xD;&#xA;// RTL Simulation : 33 / 120 [100.00%] @ &quot;1085000&quot;&#xD;&#xA;// RTL Simulation : 34 / 120 [100.00%] @ &quot;1105000&quot;&#xD;&#xA;// RTL Simulation : 35 / 120 [100.00%] @ &quot;1135000&quot;&#xD;&#xA;// RTL Simulation : 36 / 120 [100.00%] @ &quot;1185000&quot;&#xD;&#xA;// RTL Simulation : 37 / 120 [100.00%] @ &quot;1225000&quot;&#xD;&#xA;// RTL Simulation : 38 / 120 [100.00%] @ &quot;1275000&quot;&#xD;&#xA;// RTL Simulation : 39 / 120 [100.00%] @ &quot;1305000&quot;&#xD;&#xA;// RTL Simulation : 40 / 120 [100.00%] @ &quot;1325000&quot;&#xD;&#xA;// RTL Simulation : 41 / 120 [100.00%] @ &quot;1345000&quot;&#xD;&#xA;// RTL Simulation : 42 / 120 [100.00%] @ &quot;1365000&quot;&#xD;&#xA;// RTL Simulation : 43 / 120 [100.00%] @ &quot;1385000&quot;&#xD;&#xA;// RTL Simulation : 44 / 120 [100.00%] @ &quot;1415000&quot;&#xD;&#xA;// RTL Simulation : 45 / 120 [100.00%] @ &quot;1435000&quot;&#xD;&#xA;// RTL Simulation : 46 / 120 [100.00%] @ &quot;1455000&quot;&#xD;&#xA;// RTL Simulation : 47 / 120 [100.00%] @ &quot;1485000&quot;&#xD;&#xA;// RTL Simulation : 48 / 120 [100.00%] @ &quot;1535000&quot;&#xD;&#xA;// RTL Simulation : 49 / 120 [100.00%] @ &quot;1575000&quot;&#xD;&#xA;// RTL Simulation : 50 / 120 [100.00%] @ &quot;1625000&quot;&#xD;&#xA;// RTL Simulation : 51 / 120 [100.00%] @ &quot;1655000&quot;&#xD;&#xA;// RTL Simulation : 52 / 120 [100.00%] @ &quot;1675000&quot;&#xD;&#xA;// RTL Simulation : 53 / 120 [100.00%] @ &quot;1695000&quot;&#xD;&#xA;// RTL Simulation : 54 / 120 [100.00%] @ &quot;1715000&quot;&#xD;&#xA;// RTL Simulation : 55 / 120 [100.00%] @ &quot;1735000&quot;&#xD;&#xA;// RTL Simulation : 56 / 120 [100.00%] @ &quot;1765000&quot;&#xD;&#xA;// RTL Simulation : 57 / 120 [100.00%] @ &quot;1785000&quot;&#xD;&#xA;// RTL Simulation : 58 / 120 [100.00%] @ &quot;1805000&quot;&#xD;&#xA;// RTL Simulation : 59 / 120 [100.00%] @ &quot;1835000&quot;&#xD;&#xA;// RTL Simulation : 60 / 120 [100.00%] @ &quot;1885000&quot;&#xD;&#xA;// RTL Simulation : 61 / 120 [100.00%] @ &quot;1925000&quot;&#xD;&#xA;// RTL Simulation : 62 / 120 [100.00%] @ &quot;1975000&quot;&#xD;&#xA;// RTL Simulation : 63 / 120 [100.00%] @ &quot;2005000&quot;&#xD;&#xA;// RTL Simulation : 64 / 120 [100.00%] @ &quot;2025000&quot;&#xD;&#xA;// RTL Simulation : 65 / 120 [100.00%] @ &quot;2045000&quot;&#xD;&#xA;// RTL Simulation : 66 / 120 [100.00%] @ &quot;2065000&quot;&#xD;&#xA;// RTL Simulation : 67 / 120 [100.00%] @ &quot;2085000&quot;&#xD;&#xA;// RTL Simulation : 68 / 120 [100.00%] @ &quot;2115000&quot;&#xD;&#xA;// RTL Simulation : 69 / 120 [100.00%] @ &quot;2135000&quot;&#xD;&#xA;// RTL Simulation : 70 / 120 [100.00%] @ &quot;2155000&quot;&#xD;&#xA;// RTL Simulation : 71 / 120 [100.00%] @ &quot;2185000&quot;&#xD;&#xA;// RTL Simulation : 72 / 120 [100.00%] @ &quot;2235000&quot;&#xD;&#xA;// RTL Simulation : 73 / 120 [100.00%] @ &quot;2275000&quot;&#xD;&#xA;// RTL Simulation : 74 / 120 [100.00%] @ &quot;2325000&quot;&#xD;&#xA;// RTL Simulation : 75 / 120 [100.00%] @ &quot;2355000&quot;&#xD;&#xA;// RTL Simulation : 76 / 120 [100.00%] @ &quot;2375000&quot;&#xD;&#xA;// RTL Simulation : 77 / 120 [100.00%] @ &quot;2395000&quot;&#xD;&#xA;// RTL Simulation : 78 / 120 [100.00%] @ &quot;2415000&quot;&#xD;&#xA;// RTL Simulation : 79 / 120 [100.00%] @ &quot;2435000&quot;&#xD;&#xA;// RTL Simulation : 80 / 120 [100.00%] @ &quot;2465000&quot;&#xD;&#xA;// RTL Simulation : 81 / 120 [100.00%] @ &quot;2485000&quot;&#xD;&#xA;// RTL Simulation : 82 / 120 [100.00%] @ &quot;2505000&quot;&#xD;&#xA;// RTL Simulation : 83 / 120 [100.00%] @ &quot;2535000&quot;&#xD;&#xA;// RTL Simulation : 84 / 120 [100.00%] @ &quot;2585000&quot;&#xD;&#xA;// RTL Simulation : 85 / 120 [100.00%] @ &quot;2625000&quot;&#xD;&#xA;// RTL Simulation : 86 / 120 [100.00%] @ &quot;2675000&quot;&#xD;&#xA;// RTL Simulation : 87 / 120 [100.00%] @ &quot;2705000&quot;&#xD;&#xA;// RTL Simulation : 88 / 120 [100.00%] @ &quot;2725000&quot;&#xD;&#xA;// RTL Simulation : 89 / 120 [100.00%] @ &quot;2745000&quot;&#xD;&#xA;// RTL Simulation : 90 / 120 [100.00%] @ &quot;2765000&quot;&#xD;&#xA;// RTL Simulation : 91 / 120 [100.00%] @ &quot;2785000&quot;&#xD;&#xA;// RTL Simulation : 92 / 120 [100.00%] @ &quot;2815000&quot;&#xD;&#xA;// RTL Simulation : 93 / 120 [100.00%] @ &quot;2835000&quot;&#xD;&#xA;// RTL Simulation : 94 / 120 [100.00%] @ &quot;2855000&quot;&#xD;&#xA;// RTL Simulation : 95 / 120 [100.00%] @ &quot;2885000&quot;&#xD;&#xA;// RTL Simulation : 96 / 120 [100.00%] @ &quot;2935000&quot;&#xD;&#xA;// RTL Simulation : 97 / 120 [100.00%] @ &quot;2975000&quot;&#xD;&#xA;// RTL Simulation : 98 / 120 [100.00%] @ &quot;3025000&quot;&#xD;&#xA;// RTL Simulation : 99 / 120 [100.00%] @ &quot;3055000&quot;&#xD;&#xA;// RTL Simulation : 100 / 120 [100.00%] @ &quot;3075000&quot;&#xD;&#xA;// RTL Simulation : 101 / 120 [100.00%] @ &quot;3095000&quot;&#xD;&#xA;// RTL Simulation : 102 / 120 [100.00%] @ &quot;3115000&quot;&#xD;&#xA;// RTL Simulation : 103 / 120 [100.00%] @ &quot;3135000&quot;&#xD;&#xA;// RTL Simulation : 104 / 120 [100.00%] @ &quot;3165000&quot;&#xD;&#xA;// RTL Simulation : 105 / 120 [100.00%] @ &quot;3185000&quot;&#xD;&#xA;// RTL Simulation : 106 / 120 [100.00%] @ &quot;3205000&quot;&#xD;&#xA;// RTL Simulation : 107 / 120 [100.00%] @ &quot;3235000&quot;&#xD;&#xA;// RTL Simulation : 108 / 120 [100.00%] @ &quot;3285000&quot;&#xD;&#xA;// RTL Simulation : 109 / 120 [100.00%] @ &quot;3325000&quot;&#xD;&#xA;// RTL Simulation : 110 / 120 [100.00%] @ &quot;3375000&quot;&#xD;&#xA;// RTL Simulation : 111 / 120 [100.00%] @ &quot;3405000&quot;&#xD;&#xA;// RTL Simulation : 112 / 120 [100.00%] @ &quot;3425000&quot;&#xD;&#xA;// RTL Simulation : 113 / 120 [100.00%] @ &quot;3445000&quot;&#xD;&#xA;// RTL Simulation : 114 / 120 [100.00%] @ &quot;3465000&quot;&#xD;&#xA;// RTL Simulation : 115 / 120 [100.00%] @ &quot;3485000&quot;&#xD;&#xA;// RTL Simulation : 116 / 120 [100.00%] @ &quot;3515000&quot;&#xD;&#xA;// RTL Simulation : 117 / 120 [100.00%] @ &quot;3535000&quot;&#xD;&#xA;// RTL Simulation : 118 / 120 [100.00%] @ &quot;3555000&quot;&#xD;&#xA;// RTL Simulation : 119 / 120 [100.00%] @ &quot;3585000&quot;&#xD;&#xA;// RTL Simulation : 120 / 120 [100.00%] @ &quot;3635000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 3675 ns : File &quot;D:/Repo/hls/labA/Multiplexor/solution1/sim/verilog/top.autotb.v&quot; Line 1724&#xD;&#xA;## quit" projectName="Multiplexor" solutionName="solution1" date="2021-04-08T02:17:23.075+0800" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
