# 8-bit ALU using Verilog HDL

## ğŸ“Œ Project Overview
This project implements an 8-bit Arithmetic Logic Unit (ALU) using Verilog HDL.  
The ALU performs arithmetic and logical operations based on a 3-bit select input and generates status flags.

---

## âš™ï¸ Operations Supported

| Select (sel) | Operation |
|--------------|-----------|
| 000 | Addition (A + B) |
| 001 | Subtraction (A - B) |
| 010 | AND |
| 011 | OR |
| 100 | XOR |
| 101 | NOT (A) |
| 110 | Left Shift |
| 111 | Right Shift |

---

## ğŸš© Status Flags Implemented

- **Carry (C)** â€“ Indicates unsigned overflow  
- **Zero (Z)** â€“ Set when result equals zero  
- **Overflow (V)** â€“ Indicates signed overflow  
- **Negative (N)** â€“ Set when MSB of result is 1  

---

## ğŸ§ª Verification

The design was verified using a self-written testbench including:

- Normal arithmetic operations  
- Overflow conditions  
- Negative result cases  
- Zero result validation  

Simulation was executed using Icarus Verilog.

---

## ğŸ“š Learning Outcomes

- Understanding of combinational logic design  
- Implementation of arithmetic and logical circuits  
- Twoâ€™s complement subtraction  
- Signed vs unsigned overflow detection  
- Writing structured Verilog testbenches  
- Flag generation logic  

---

## ğŸ›  Tools Used

- Verilog HDL  
- Icarus Verilog  
- GTKWave  

---

## ğŸ“‚ Project Structure

8bit_ALU_Verilog/
â”‚
â”œâ”€â”€ alu_8bit.v
â”œâ”€â”€ alu_8bit_tb.v
â””â”€â”€ README.md

---

## ğŸ‘¨â€ğŸ’» Author

Manjunath Bhaskar Hebbar  
B.Tech â€“ VLSI  
Presidency University, Bangalore