
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.37 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
go compile
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'inPlaceNTT_DIT' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/src/ntt.cpp (CIN-69)
Pragma 'hls_design<>' detected on routine 'modulo_dev' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
solution file add ./src/ntt_tb.cpp -exclude true
solution file add ./src/ntt.cpp
/INPUTFILES/1
Moving session transcript to file "/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/catapult.log"
/INPUTFILES/2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'inPlaceNTT_DIT.v1': elapsed time 3.65 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 84, Real ops = 32, Vars = 29 (SOL-21)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v1/CDesignChecker/design_checker.sh'
Found top design routine 'inPlaceNTT_DIT' specified by directive (CIN-52)
Found design routine 'modulo_dev' specified by directive (CIN-52)
Inlining routine 'inPlaceNTT_DIT' (CIN-14)
Synthesizing routine 'inPlaceNTT_DIT' (CIN-13)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'inPlaceNTT_DIT.v1' (SOL-8)
Inlining routine 'modulo_dev' (CIN-14)
Synthesizing routine 'modulo_dev' (CIN-13)
Optimizing block '/inPlaceNTT_DIT/modulo_dev' ... (CIN-4)
Inlining routine 'operator>=<64, true>' (CIN-14)
Inlining routine 'operator/<66, true>' (CIN-14)
Inlining routine 'operator-<64, false>' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Inlining routine 'operator><64, false>' (CIN-14)
Inlining routine 'modExp_dev' (CIN-14)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' iterated at most 9 times. (LOOP-2)
Optimizing block '/inPlaceNTT_DIT' ... (CIN-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' iterated at most 513 times. (LOOP-2)
Design 'inPlaceNTT_DIT' was read (SOL-1)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 84, Real ops = 32, Vars = 29 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT.v2': elapsed time 0.88 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v2/CDesignChecker/design_checker.sh'
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
# Info: Branching solution 'inPlaceNTT_DIT.v2' at state 'compile' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Vivado -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
go libraries
solution library add Xilinx_RAMS
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT.v2' (SOL-8)
solution library remove *
go compile
# Info: Design complexity at end of 'libraries': Total ops = 84, Real ops = 32, Vars = 29 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'inPlaceNTT_DIT.v1': elapsed time 0.84 seconds, memory usage 1445860kB, peak memory usage 1445860kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
directive set DSP_EXTRACTION yes
solution library add Xilinx_RAMS
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
solution library add mgc_Xilinx-VIRTEX-uplus-3_beh -- -rtlsyntool Precision -manufacturer Xilinx -family VIRTEX-uplus -speed -3 -part xcvu13p-flga2577-3-e
# Info: Starting transformation 'libraries' on solution 'inPlaceNTT_DIT.v1' (SOL-8)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/mgc_Xilinx-VIRTEX-uplus-3_beh.lib' [mgc_Xilinx-VIRTEX-uplus-3_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_xilinx/Xilinx_RAMS.lib' [Xilinx_RAMS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
/DSP_EXTRACTION yes
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 85, Real ops = 32, Vars = 30 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT.v2': elapsed time 0.29 seconds, memory usage 1454084kB, peak memory usage 1486852kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 20 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'inPlaceNTT_DIT.v2' (SOL-8)
go allocate

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 830, Real ops = 242, Vars = 170 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v11': elapsed time 2.88 seconds, memory usage 1912836kB, peak memory usage 1912836kB (SOL-9)
directive set /inPlaceNTT_DIT/vec:rsc -BLOCK_SIZE 64
/inPlaceNTT_DIT/core/COMP_LOOP/UNROLL 16
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v11/CDesignChecker/design_checker.sh'
directive set /inPlaceNTT_DIT/core/COMP_LOOP -UNROLL 16
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
go extract
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
# Info: Branching solution 'inPlaceNTT_DIT.v11' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
/inPlaceNTT_DIT/vec:rsc/INTERLEAVE 16
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is being partially unrolled 16 times. (LOOP-3)
N_UNROLL parameter 16 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
/inPlaceNTT_DIT/vec:rsc/BLOCK_SIZE 64
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v10': elapsed time 1.40 seconds, memory usage 1781764kB, peak memory usage 1781764kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 438, Real ops = 130, Vars = 98 (SOL-21)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is being partially unrolled 8 times. (LOOP-3)
N_UNROLL parameter 8 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v10/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIT.v10' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIT/vec:rsc/BLOCK_SIZE 128
directive set /inPlaceNTT_DIT/vec:rsc -BLOCK_SIZE 128
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v10' (SOL-8)
go extract
/inPlaceNTT_DIT/core/COMP_LOOP/UNROLL 8
/inPlaceNTT_DIT/vec:rsc/INTERLEAVE 8
directive set /inPlaceNTT_DIT/vec:rsc -INTERLEAVE 8
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 242, Real ops = 74, Vars = 62 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v9': elapsed time 0.95 seconds, memory usage 1650692kB, peak memory usage 1650692kB (SOL-9)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v9' (SOL-8)
go extract
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
/inPlaceNTT_DIT/vec:rsc/INTERLEAVE 4
/inPlaceNTT_DIT/core/COMP_LOOP/UNROLL 4
directive set /inPlaceNTT_DIT/core/COMP_LOOP -UNROLL 4
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is being partially unrolled 4 times. (LOOP-3)
N_UNROLL parameter 4 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v9/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIT.v9' at state 'assembly' (PRJ-2)
# Info: Design complexity at end of 'loops': Total ops = 145, Real ops = 46, Vars = 44 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v7': elapsed time 0.58 seconds, memory usage 1519620kB, peak memory usage 1519620kB (SOL-9)
# Info: Branching solution 'inPlaceNTT_DIT.v7' at state 'assembly' (PRJ-2)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIT/vec:rsc/BLOCK_SIZE 0
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v7' (SOL-8)
go extract
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v7/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
N_UNROLL parameter 2 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
# Info: Design complexity at end of 'loops': Total ops = 145, Real ops = 46, Vars = 44 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v6': elapsed time 0.74 seconds, memory usage 1454084kB, peak memory usage 1495044kB (SOL-9)
directive set /inPlaceNTT_DIT/core/COMP_LOOP -UNROLL 2
/inPlaceNTT_DIT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
/inPlaceNTT_DIT/vec:rsc/INTERLEAVE 2
directive set /inPlaceNTT_DIT/vec:rsc -INTERLEAVE 2
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is being partially unrolled 2 times. (LOOP-3)
N_UNROLL parameter 2 not an exact divisor of 513, the total number of loop iterations. (LOOP-8)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v6' (SOL-8)
go extract
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v6/CDesignChecker/design_checker.sh'
# Info: Branching solution 'inPlaceNTT_DIT.v6' at state 'assembly' (PRJ-2)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
/inPlaceNTT_DIT/vec:rsc/BLOCK_SIZE 512
directive set /inPlaceNTT_DIT/vec:rsc -BLOCK_SIZE 512
/inPlaceNTT_DIT/core/COMP_LOOP/UNROLL 2
# Info: Design complexity at end of 'loops': Total ops = 92, Real ops = 32, Vars = 35 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v5': elapsed time 0.05 seconds, memory usage 1454084kB, peak memory usage 1495044kB (SOL-9)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is left rolled. (LOOP-4)
/inPlaceNTT_DIT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_SPRAM_RBW
# Info: Branching solution 'inPlaceNTT_DIT.v5' at state 'assembly' (PRJ-2)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v5' (SOL-8)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
go extract
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v5/CDesignChecker/design_checker.sh'
# Info: Design complexity at end of 'loops': Total ops = 92, Real ops = 32, Vars = 35 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v4': elapsed time 0.05 seconds, memory usage 1454084kB, peak memory usage 1495044kB (SOL-9)
/inPlaceNTT_DIT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_1R1W_RBW
# Info: Branching solution 'inPlaceNTT_DIT.v4' at state 'assembly' (PRJ-2)
/inPlaceNTT_DIT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
directive set /inPlaceNTT_DIT/vec:rsc -MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v4/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v4' (SOL-8)
go extract
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'loops': Total ops = 92, Real ops = 32, Vars = 35 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v3': elapsed time 0.06 seconds, memory usage 1454084kB, peak memory usage 1495044kB (SOL-9)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
/inPlaceNTT_DIT/vec:rsc/MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v3' (SOL-8)
go extract
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
# Info: CDesignChecker Shell script written to '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v3/CDesignChecker/design_checker.sh'
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is left rolled. (LOOP-4)
# Info: Branching solution 'inPlaceNTT_DIT.v3' at state 'assembly' (PRJ-2)
# Info: Design complexity at end of 'loops': Total ops = 92, Real ops = 32, Vars = 35 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v2': elapsed time 0.09 seconds, memory usage 1454084kB, peak memory usage 1486852kB (SOL-9)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v2' (SOL-8)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
# Error: Couldn't find library component for operation 'rem' ( rem(64,1,64,0,64) ) - invalid resource constraints. (CRAAS-6)
# Error: go cluster: Failed Top-down CCORE Synthesis
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT.v2' (SOL-8)
# Info: Design complexity at end of 'assembly': Total ops = 85, Real ops = 30, Vars = 26 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'inPlaceNTT_DIT.v2': elapsed time 0.87 seconds, memory usage 1454084kB, peak memory usage 1486852kB (SOL-9)
directive set SCHED_USE_MULTICYCLE true
# Error: Top-down synthesis of C-CORE 'modulo_dev' failed (ASM-2)
go memories
# Info: Design complexity at end of 'memories': Total ops = 93, Real ops = 32, Vars = 34 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT.v2': elapsed time 0.44 seconds, memory usage 1454084kB, peak memory usage 1486852kB (SOL-9)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIT/vec:rsc' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 1024 x 64). (MEM-4)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT.v2' (SOL-8)
# Info: Design complexity at end of 'loops': Total ops = 92, Real ops = 32, Vars = 35 (SOL-21)
# Info: Completed transformation 'loops' on solution 'inPlaceNTT_DIT.v2': elapsed time 0.05 seconds, memory usage 1454084kB, peak memory usage 1486852kB (SOL-9)
Loop '/inPlaceNTT_DIT/core/STAGE_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/VEC_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/main' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev:while' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'inPlaceNTT_DIT.v2' (SOL-8)
Loop '/inPlaceNTT_DIT/core/COMP_LOOP' is left rolled. (LOOP-4)
Loop '/inPlaceNTT_DIT/core/modExp_dev#1:while' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 2873, Real ops = 242, Vars = 199 (SOL-21)
# Info: Completed transformation 'memories' on solution 'inPlaceNTT_DIT.v11': elapsed time 33.08 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-9)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(15)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(14)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Running transformation 'memories' on solution 'inPlaceNTT_DIT.v11': elapsed time 26.90 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
I/O-Port Resource '/inPlaceNTT_DIT/r:rsc' (from var: r) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/p:rsc' (from var: p) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/base:rsc' (from var: base) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
# Info: Starting transformation 'memories' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/return:rsc' (from var: return) mapped to 'mgc_ioport.mgc_out_dreg' (size: 64). (MEM-2)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 64). (MEM-2)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(3)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(2)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(5)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(4)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Resource '/inPlaceNTT_DIT/vec:rsc' split into 1 x 16 blocks (MEM-11)
I/O-Port Resource '/inPlaceNTT_DIT/modulo_dev/ccs_ccore_start:rsc' (from var: ccs_ccore_start) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(1)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(0)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(11)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(10)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(13)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(12)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(7)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(6)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(9)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
Memory Resource '/inPlaceNTT_DIT/vec:rsc(0)(8)' (from var: vec) mapped to 'Xilinx_RAMS.BLOCK_1R1W_RBW' (size: 64 x 64). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 2861, Real ops = 240, Vars = 190 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'inPlaceNTT_DIT.v11': elapsed time 8.42 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-9)
Module for CCORE 'modulo_dev_bb61c76201db0c9669a47462bb7d006361ff' has been successfully synthesized (TD-4)
Reading solution library '/home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/.sif/solIndex_2_b18104b7-3372-40f7-886f-384df3329d39.xml' ... (LIB-129)
Module 'modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0' in the cache is valid & accepted for CCORE 'modulo_dev_bb61c76201db0c9669a47462bb7d006361ff' (TD-3)
# Info: Starting transformation 'cluster' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 6955, Real ops = 1238, Vars = 741 (SOL-21)
# Info: Completed transformation 'architect' on solution 'inPlaceNTT_DIT.v11': elapsed time 15.48 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-9)
Design 'inPlaceNTT_DIT' contains '1238' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'inPlaceNTT_DIT.v11' (SOL-8)

# Messages from "go allocate"

# Info: Optimized LOOP 'COMP_LOOP': Latency = 224124, Area (Datapath, Register, Total) = 103403.10, 0.00, 103403.10 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3218.24 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Design complexity at end of 'allocate': Total ops = 6955, Real ops = 1238, Vars = 741 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3219.46 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-9)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2000.82 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1979.69 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1855.76 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1825.77 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1899.34 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1877.90 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2148.58 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2125.88 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2197.22 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2171.27 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2044.86 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2023.75 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2103.52 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2073.51 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2350.97 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2320.98 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2395.48 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2373.13 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2249.21 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2227.20 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2294.31 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2271.97 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 959.52 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 932.08 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1012.01 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 989.52 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 865.76 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 835.78 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 909.44 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2542.25 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 887.96 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2519.61 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1158.48 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2598.58 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1135.99 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2568.58 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1207.06 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2444.77 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1181.07 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2417.54 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1056.63 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2497.23 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1034.19 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2474.77 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1113.29 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2743.32 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1083.32 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2722.35 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1360.72 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2788.27 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1330.72 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2765.72 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1405.40 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2642.76 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1382.96 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2620.80 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1259.38 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2692.35 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1237.04 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2665.59 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1305.05 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2939.81 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1282.19 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2911.40 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1551.23 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2991.92 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1528.86 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2969.81 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1608.19 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2846.05 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1578.19 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2816.07 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1454.45 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2889.48 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1427.33 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 2868.24 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1506.76 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3137.61 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1484.44 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3115.60 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3187.39 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3160.18 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3035.11 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3013.02 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3093.61 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 3063.62 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 168.21 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 145.47 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 216.62 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 190.06 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 67.00 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Optimized LOOP 'COMP_LOOP': Latency = 224124, Area (Datapath, Register, Total) = 103403.10, 0.00, 103403.10 (CRAAS-18)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 122.90 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 92.90 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 370.40 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 340.40 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 415.32 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 392.61 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 268.79 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 246.60 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 314.08 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 291.51 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 561.69 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 539.32 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 618.11 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 588.12 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 464.39 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 438.13 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 516.89 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 494.39 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 764.16 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 741.93 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 808.38 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 786.85 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 663.01 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 640.82 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 711.95 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 685.52 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-15:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-16:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-13:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-14:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-7:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-8:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-5:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-6:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-11:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-12:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-9:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-10:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/VEC_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP' (513 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/STAGE_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/modExp_dev:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-3:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-4:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-1:modExp_dev#1:while' (15 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/COMP_LOOP-2:modExp_dev#1:while' (15 c-steps) (SCHD-7)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 22.31 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
At least one feasible schedule exists. (CRAAS-9)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 44.64 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Final schedule of SEQUENTIAL '/inPlaceNTT_DIT/core': Latency = 223827, Area (Datapath, Register, Total) = 103403.10, 0.00, 103403.10 (CRAAS-12)
Prescheduled LOOP '/inPlaceNTT_DIT/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/inPlaceNTT_DIT/core/main' (2 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/inPlaceNTT_DIT/core': Latency = 223827, Area (Datapath, Register, Total) = 182792.06, 0.00, 182792.06 (CRAAS-11)
Prescheduled SEQUENTIAL '/inPlaceNTT_DIT/core' (total length 223832 c-steps) (SCHD-8)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1754.54 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1732.01 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1799.67 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1777.23 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1651.69 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1630.23 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1702.01 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1674.36 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1949.70 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)
# Info: Running transformation 'allocate' on solution 'inPlaceNTT_DIT.v11': elapsed time 1922.43 seconds, memory usage 1978372kB, peak memory usage 1978372kB (SOL-15)

# Messages from "go schedule"

# Info: Completed transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 309.77 seconds, memory usage 2174980kB, peak memory usage 2196788kB (SOL-9)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 298.58 seconds, memory usage 2174980kB, peak memory usage 2196788kB (SOL-15)
# Info: Design complexity at end of 'schedule': Total ops = 102974, Real ops = 802, Vars = 1442 (SOL-21)
Global signal 'vec:rsc(0)(1).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(2).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(1).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(0).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(1).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(1).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(1)i' (LIB-3)
Global signal 'vec:rsc(0)(3).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(3).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(2).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(2).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(2)i' (LIB-3)
Global signal 'vec:rsc(0)(4).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(4).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(5).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(5).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(4).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(3).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(3)i' (LIB-3)
Global signal 'vec:rsc(0)(4).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(4).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(4)i' (LIB-3)
Global signal 'vec:rsc(0)(6).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(6).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(6).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(6).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(5).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(5).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(6).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(6)i' (LIB-3)
Global signal 'vec:rsc(0)(5).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(5)i' (LIB-3)
Global signal 'vec:rsc(0)(8).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(8)i' (LIB-3)
Global signal 'vec:rsc(0)(7).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(8).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(8)i' (LIB-3)
Global signal 'vec:rsc(0)(8).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(8)i' (LIB-3)
Global signal 'vec:rsc(0)(7).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(7).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(7).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(7).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(7)i' (LIB-3)
Global signal 'vec:rsc(0)(9).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(9)i' (LIB-3)
Global signal 'vec:rsc(0)(9).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(9)i' (LIB-3)
Global signal 'vec:rsc(0)(10).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(10)i' (LIB-3)
Global signal 'vec:rsc(0)(9).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(9)i' (LIB-3)
Global signal 'vec:rsc(0)(8).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(8)i' (LIB-3)
Global signal 'vec:rsc(0)(8).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(8)i' (LIB-3)
Global signal 'vec:rsc(0)(9).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(9)i' (LIB-3)
Global signal 'vec:rsc(0)(9).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(9)i' (LIB-3)
Global signal 'vec:rsc(0)(11).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(11)i' (LIB-3)
Global signal 'vec:rsc(0)(11).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(11)i' (LIB-3)
Global signal 'vec:rsc(0)(11).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(11)i' (LIB-3)
Global signal 'vec:rsc(0)(11).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(11)i' (LIB-3)
Global signal 'vec:rsc(0)(10).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(10)i' (LIB-3)
Global signal 'vec:rsc(0)(10).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(10)i' (LIB-3)
Global signal 'vec:rsc(0)(10).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(10)i' (LIB-3)
Global signal 'vec:rsc(0)(10).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(10)i' (LIB-3)
Global signal 'vec:rsc(0)(12).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(12)i' (LIB-3)
Global signal 'vec:rsc(0)(12).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(12)i' (LIB-3)
Global signal 'vec:rsc(0)(13).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(13)i' (LIB-3)
Global signal 'vec:rsc(0)(13).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(13)i' (LIB-3)
Global signal 'vec:rsc(0)(12).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(12)i' (LIB-3)
Global signal 'vec:rsc(0)(11).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(11)i' (LIB-3)
Global signal 'vec:rsc(0)(12).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(12)i' (LIB-3)
Global signal 'vec:rsc(0)(12).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(12)i' (LIB-3)
Global signal 'vec:rsc(0)(14).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(14)i' (LIB-3)
Global signal 'vec:rsc(0)(14).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(14)i' (LIB-3)
Global signal 'vec:rsc(0)(14).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(14)i' (LIB-3)
Global signal 'vec:rsc(0)(14).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(14)i' (LIB-3)
Global signal 'vec:rsc(0)(13).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(13)i' (LIB-3)
Global signal 'vec:rsc(0)(13).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(13)i' (LIB-3)
Global signal 'vec:rsc(0)(14).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(14)i' (LIB-3)
Global signal 'vec:rsc(0)(13).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(13)i' (LIB-3)
Global signal 'vec:rsc.triosy(0)(15).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(15):obj' (LIB-3)
Global signal 'vec:rsc(0)(15).wadr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(15)i' (LIB-3)
Global signal 'vec:rsc.triosy(0)(13).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(13):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(14).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(14):obj' (LIB-3)
Global signal 'vec:rsc(0)(15).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(15)i' (LIB-3)
Global signal 'vec:rsc(0)(15).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(15)i' (LIB-3)
Global signal 'vec:rsc(0)(15).d' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(15)i' (LIB-3)
Global signal 'vec:rsc(0)(15).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(15)i' (LIB-3)
Global signal 'vec:rsc.triosy(0)(7).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(7):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(8).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(8):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(5).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(5):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(6).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(6):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(11).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(11):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(12).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(12):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(9).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(9):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(10).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(10):obj' (LIB-3)
Global signal 'p:rsc.triosy.lz' added to design 'inPlaceNTT_DIT' for component 'p:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(0).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(0):obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 30.08 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
Global signal 'r:rsc.triosy.lz' added to design 'inPlaceNTT_DIT' for component 'r:rsc.triosy:obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(3).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(3):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(4).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(4):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(1).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(1):obj' (LIB-3)
Global signal 'vec:rsc.triosy(0)(2).lz' added to design 'inPlaceNTT_DIT' for component 'vec:rsc.triosy(0)(2):obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 175.91 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 153.16 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 74.65 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 52.19 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 123.16 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 97.38 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 198.54 seconds, memory usage 2109444kB, peak memory usage 2109444kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 276.94 seconds, memory usage 2109444kB, peak memory usage 2196788kB (SOL-15)
Report written to file 'cycle.rpt'
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 220.53 seconds, memory usage 2109444kB, peak memory usage 2196788kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'inPlaceNTT_DIT.v11': elapsed time 246.97 seconds, memory usage 2109444kB, peak memory usage 2196788kB (SOL-15)
Global signal 'vec:rsc(0)(0).q' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'r:rsc.dat' added to design 'inPlaceNTT_DIT' for component 'r:rsci' (LIB-3)
Global signal 'vec:rsc(0)(0).we' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(0)i' (LIB-3)
Global signal 'vec:rsc(0)(0).radr' added to design 'inPlaceNTT_DIT' for component 'vec:rsc(0)(0)i' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
Global signal 'p:rsc.dat' added to design 'inPlaceNTT_DIT' for component 'p:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/inPlaceNTT_DIT/core' (CRAAS-1)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 19347, Real ops = 7555, Vars = 846 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11': elapsed time 135.55 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-9)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#140.itm' for variables 'COMP_LOOP:COMP_LOOP:and#140.itm, COMP_LOOP:COMP_LOOP:and#20.itm, COMP_LOOP:COMP_LOOP:and#200.itm, COMP_LOOP:COMP_LOOP:and#260.itm, COMP_LOOP:COMP_LOOP:and#320.itm, COMP_LOOP:COMP_LOOP:and#380.itm, COMP_LOOP:COMP_LOOP:and#440.itm, COMP_LOOP:COMP_LOOP:and#500.itm, COMP_LOOP:COMP_LOOP:and#560.itm, COMP_LOOP:COMP_LOOP:and#620.itm, COMP_LOOP:COMP_LOOP:and#680.itm, COMP_LOOP:COMP_LOOP:and#740.itm, COMP_LOOP:COMP_LOOP:and#80.itm, COMP_LOOP:COMP_LOOP:and#800.itm, COMP_LOOP:COMP_LOOP:and#860.itm, COMP_LOOP:COMP_LOOP:and#920.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#139.itm' for variables 'COMP_LOOP:COMP_LOOP:and#139.itm, COMP_LOOP:COMP_LOOP:and#19.itm, COMP_LOOP:COMP_LOOP:and#199.itm, COMP_LOOP:COMP_LOOP:and#259.itm, COMP_LOOP:COMP_LOOP:and#319.itm, COMP_LOOP:COMP_LOOP:and#379.itm, COMP_LOOP:COMP_LOOP:and#439.itm, COMP_LOOP:COMP_LOOP:and#499.itm, COMP_LOOP:COMP_LOOP:and#559.itm, COMP_LOOP:COMP_LOOP:and#619.itm, COMP_LOOP:COMP_LOOP:and#679.itm, COMP_LOOP:COMP_LOOP:and#739.itm, COMP_LOOP:COMP_LOOP:and#79.itm, COMP_LOOP:COMP_LOOP:and#799.itm, COMP_LOOP:COMP_LOOP:and#859.itm, COMP_LOOP:COMP_LOOP:and#919.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#143.itm' for variables 'COMP_LOOP:COMP_LOOP:and#143.itm, COMP_LOOP:COMP_LOOP:and#203.itm, COMP_LOOP:COMP_LOOP:and#23.itm, COMP_LOOP:COMP_LOOP:and#263.itm, COMP_LOOP:COMP_LOOP:and#323.itm, COMP_LOOP:COMP_LOOP:and#383.itm, COMP_LOOP:COMP_LOOP:and#443.itm, COMP_LOOP:COMP_LOOP:and#503.itm, COMP_LOOP:COMP_LOOP:and#563.itm, COMP_LOOP:COMP_LOOP:and#623.itm, COMP_LOOP:COMP_LOOP:and#683.itm, COMP_LOOP:COMP_LOOP:and#743.itm, COMP_LOOP:COMP_LOOP:and#803.itm, COMP_LOOP:COMP_LOOP:and#83.itm, COMP_LOOP:COMP_LOOP:and#863.itm, COMP_LOOP:COMP_LOOP:and#923.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#141.itm' for variables 'COMP_LOOP:COMP_LOOP:and#141.itm, COMP_LOOP:COMP_LOOP:and#201.itm, COMP_LOOP:COMP_LOOP:and#21.itm, COMP_LOOP:COMP_LOOP:and#261.itm, COMP_LOOP:COMP_LOOP:and#321.itm, COMP_LOOP:COMP_LOOP:and#381.itm, COMP_LOOP:COMP_LOOP:and#441.itm, COMP_LOOP:COMP_LOOP:and#501.itm, COMP_LOOP:COMP_LOOP:and#561.itm, COMP_LOOP:COMP_LOOP:and#621.itm, COMP_LOOP:COMP_LOOP:and#681.itm, COMP_LOOP:COMP_LOOP:and#741.itm, COMP_LOOP:COMP_LOOP:and#801.itm, COMP_LOOP:COMP_LOOP:and#81.itm, COMP_LOOP:COMP_LOOP:and#861.itm, COMP_LOOP:COMP_LOOP:and#921.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP-10:acc#8.itm' for variables 'COMP_LOOP-10:acc#8.itm, COMP_LOOP-11:acc#8.itm, COMP_LOOP-12:acc#8.itm, COMP_LOOP-13:acc#8.itm, COMP_LOOP-14:acc#8.itm, COMP_LOOP-15:acc#8.itm, COMP_LOOP-16:acc#8.itm, COMP_LOOP-1:acc#8.itm, COMP_LOOP-2:acc#8.itm, COMP_LOOP-3:acc#8.itm, COMP_LOOP-4:acc#8.itm, COMP_LOOP-5:acc#8.itm, COMP_LOOP-6:acc#8.itm, COMP_LOOP-7:acc#8.itm, COMP_LOOP-8:acc#8.itm, COMP_LOOP-9:acc#8.itm, COMP_LOOP-10:modExp_dev#1:while:mul.itm, COMP_LOOP-11:modExp_dev#1:while:mul.itm, COMP_LOOP-12:modExp_dev#1:while:mul.itm, COMP_LOOP-13:modExp_dev#1:while:mul.itm, COMP_LOOP-14:modExp_dev#1:while:mul.itm, COMP_LOOP-15:modExp_dev#1:while:mul.itm, COMP_LOOP-16:modExp_dev#1:while:mul.itm, COMP_LOOP-1:modExp_dev#1:while:mul.itm, COMP_LOOP-2:modExp_dev#1:while:mul.itm, COMP_LOOP-3:modExp_dev#1:while:mul.itm, COMP_LOOP-4:modExp_dev#1:while:mul.itm, COMP_LOOP-5:modExp_dev#1:while:mul.itm, COMP_LOOP-6:modExp_dev#1:while:mul.itm, COMP_LOOP-7:modExp_dev#1:while:mul.itm, COMP_LOOP-8:modExp_dev#1:while:mul.itm, COMP_LOOP-9:modExp_dev#1:while:mul.itm, modExp_dev:while:mul.itm, modExp_dev#1:result#1.sva, modExp_dev#1:result#10.sva, modExp_dev#1:result#11.sva, modExp_dev#1:result#12.sva, modExp_dev#1:result#13.sva, modExp_dev#1:result#14.sva, modExp_dev#1:result#15.sva, modExp_dev#1:result#2.sva, modExp_dev#1:result#3.sva, modExp_dev#1:result#4.sva, modExp_dev#1:result#5.sva, modExp_dev#1:result#6.sva, modExp_dev#1:result#7.sva, modExp_dev#1:result#8.sva, modExp_dev#1:result#9.sva, modExp_dev#1:result.sva' (48 registers deleted). (FSM-3)
Creating shared register 'tmp#10.lpi#4.dfm' for variables 'tmp#10.lpi#4.dfm, tmp#12.lpi#4.dfm, tmp#14.lpi#4.dfm, tmp#16.lpi#4.dfm, tmp#18.lpi#4.dfm, tmp#2.lpi#4.dfm, tmp#20.lpi#4.dfm, tmp#22.lpi#4.dfm, tmp#24.lpi#4.dfm, tmp#26.lpi#4.dfm, tmp#28.lpi#4.dfm, tmp#30.lpi#4.dfm, tmp#4.lpi#4.dfm, tmp#6.lpi#4.dfm, tmp#8.lpi#4.dfm, tmp.lpi#4.dfm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#137.itm' for variables 'COMP_LOOP:COMP_LOOP:and#137.itm, COMP_LOOP:COMP_LOOP:and#17.itm, COMP_LOOP:COMP_LOOP:and#197.itm, COMP_LOOP:COMP_LOOP:and#257.itm, COMP_LOOP:COMP_LOOP:and#317.itm, COMP_LOOP:COMP_LOOP:and#377.itm, COMP_LOOP:COMP_LOOP:and#437.itm, COMP_LOOP:COMP_LOOP:and#497.itm, COMP_LOOP:COMP_LOOP:and#557.itm, COMP_LOOP:COMP_LOOP:and#617.itm, COMP_LOOP:COMP_LOOP:and#677.itm, COMP_LOOP:COMP_LOOP:and#737.itm, COMP_LOOP:COMP_LOOP:and#77.itm, COMP_LOOP:COMP_LOOP:and#797.itm, COMP_LOOP:COMP_LOOP:and#857.itm, COMP_LOOP:COMP_LOOP:and#917.itm, exit:COMP_LOOP-10:modExp_dev#1:while.sva, exit:COMP_LOOP-11:modExp_dev#1:while.sva, exit:COMP_LOOP-12:modExp_dev#1:while.sva, exit:COMP_LOOP-13:modExp_dev#1:while.sva, exit:COMP_LOOP-14:modExp_dev#1:while.sva, exit:COMP_LOOP-15:modExp_dev#1:while.sva, exit:COMP_LOOP-16:modExp_dev#1:while.sva, exit:COMP_LOOP-1:modExp_dev#1:while.sva, exit:COMP_LOOP-2:modExp_dev#1:while.sva, exit:COMP_LOOP-3:modExp_dev#1:while.sva, exit:COMP_LOOP-4:modExp_dev#1:while.sva, exit:COMP_LOOP-5:modExp_dev#1:while.sva, exit:COMP_LOOP-6:modExp_dev#1:while.sva, exit:COMP_LOOP-7:modExp_dev#1:while.sva, exit:COMP_LOOP-8:modExp_dev#1:while.sva, exit:COMP_LOOP-9:modExp_dev#1:while.sva, exit:modExp_dev:while.sva' (32 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP-10:slc(COMP_LOOP:acc)(9).itm' for variables 'COMP_LOOP-10:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-11:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-13:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-14:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-15:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-5:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-6:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-7:slc(COMP_LOOP:acc)(9).itm, COMP_LOOP-9:slc(COMP_LOOP:acc)(9).itm' (10 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#149.itm' for variables 'COMP_LOOP:COMP_LOOP:and#149.itm, COMP_LOOP:COMP_LOOP:and#209.itm, COMP_LOOP:COMP_LOOP:and#269.itm, COMP_LOOP:COMP_LOOP:and#29.itm, COMP_LOOP:COMP_LOOP:and#329.itm, COMP_LOOP:COMP_LOOP:and#389.itm, COMP_LOOP:COMP_LOOP:and#449.itm, COMP_LOOP:COMP_LOOP:and#509.itm, COMP_LOOP:COMP_LOOP:and#569.itm, COMP_LOOP:COMP_LOOP:and#629.itm, COMP_LOOP:COMP_LOOP:and#689.itm, COMP_LOOP:COMP_LOOP:and#749.itm, COMP_LOOP:COMP_LOOP:and#809.itm, COMP_LOOP:COMP_LOOP:and#869.itm, COMP_LOOP:COMP_LOOP:and#89.itm, COMP_LOOP:COMP_LOOP:and#929.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#148.itm' for variables 'COMP_LOOP:COMP_LOOP:and#148.itm, COMP_LOOP:COMP_LOOP:and#208.itm, COMP_LOOP:COMP_LOOP:and#268.itm, COMP_LOOP:COMP_LOOP:and#28.itm, COMP_LOOP:COMP_LOOP:and#328.itm, COMP_LOOP:COMP_LOOP:and#388.itm, COMP_LOOP:COMP_LOOP:and#448.itm, COMP_LOOP:COMP_LOOP:and#508.itm, COMP_LOOP:COMP_LOOP:and#568.itm, COMP_LOOP:COMP_LOOP:and#628.itm, COMP_LOOP:COMP_LOOP:and#688.itm, COMP_LOOP:COMP_LOOP:and#748.itm, COMP_LOOP:COMP_LOOP:and#808.itm, COMP_LOOP:COMP_LOOP:and#868.itm, COMP_LOOP:COMP_LOOP:and#88.itm, COMP_LOOP:COMP_LOOP:and#928.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:nor#1.itm' for variables 'COMP_LOOP:COMP_LOOP:nor#1.itm, COMP_LOOP:COMP_LOOP:nor#13.itm, COMP_LOOP:COMP_LOOP:nor#17.itm, COMP_LOOP:COMP_LOOP:nor#21.itm, COMP_LOOP:COMP_LOOP:nor#25.itm, COMP_LOOP:COMP_LOOP:nor#29.itm, COMP_LOOP:COMP_LOOP:nor#33.itm, COMP_LOOP:COMP_LOOP:nor#37.itm, COMP_LOOP:COMP_LOOP:nor#41.itm, COMP_LOOP:COMP_LOOP:nor#45.itm, COMP_LOOP:COMP_LOOP:nor#49.itm, COMP_LOOP:COMP_LOOP:nor#5.itm, COMP_LOOP:COMP_LOOP:nor#53.itm, COMP_LOOP:COMP_LOOP:nor#57.itm, COMP_LOOP:COMP_LOOP:nor#61.itm, COMP_LOOP:COMP_LOOP:nor#9.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#145.itm' for variables 'COMP_LOOP:COMP_LOOP:and#145.itm, COMP_LOOP:COMP_LOOP:and#205.itm, COMP_LOOP:COMP_LOOP:and#25.itm, COMP_LOOP:COMP_LOOP:and#265.itm, COMP_LOOP:COMP_LOOP:and#325.itm, COMP_LOOP:COMP_LOOP:and#385.itm, COMP_LOOP:COMP_LOOP:and#445.itm, COMP_LOOP:COMP_LOOP:and#505.itm, COMP_LOOP:COMP_LOOP:and#565.itm, COMP_LOOP:COMP_LOOP:and#625.itm, COMP_LOOP:COMP_LOOP:and#685.itm, COMP_LOOP:COMP_LOOP:and#745.itm, COMP_LOOP:COMP_LOOP:and#805.itm, COMP_LOOP:COMP_LOOP:and#85.itm, COMP_LOOP:COMP_LOOP:and#865.itm, COMP_LOOP:COMP_LOOP:and#925.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#144.itm' for variables 'COMP_LOOP:COMP_LOOP:and#144.itm, COMP_LOOP:COMP_LOOP:and#204.itm, COMP_LOOP:COMP_LOOP:and#24.itm, COMP_LOOP:COMP_LOOP:and#264.itm, COMP_LOOP:COMP_LOOP:and#324.itm, COMP_LOOP:COMP_LOOP:and#384.itm, COMP_LOOP:COMP_LOOP:and#444.itm, COMP_LOOP:COMP_LOOP:and#504.itm, COMP_LOOP:COMP_LOOP:and#564.itm, COMP_LOOP:COMP_LOOP:and#624.itm, COMP_LOOP:COMP_LOOP:and#684.itm, COMP_LOOP:COMP_LOOP:and#744.itm, COMP_LOOP:COMP_LOOP:and#804.itm, COMP_LOOP:COMP_LOOP:and#84.itm, COMP_LOOP:COMP_LOOP:and#864.itm, COMP_LOOP:COMP_LOOP:and#924.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:nor#137.itm' for variables 'COMP_LOOP:nor#137.itm, COMP_LOOP:nor#17.itm, COMP_LOOP:nor#177.itm, COMP_LOOP:nor#217.itm, COMP_LOOP:nor#257.itm, COMP_LOOP:nor#297.itm, COMP_LOOP:nor#337.itm, COMP_LOOP:nor#377.itm, COMP_LOOP:nor#417.itm, COMP_LOOP:nor#457.itm, COMP_LOOP:nor#497.itm, COMP_LOOP:nor#537.itm, COMP_LOOP:nor#57.itm, COMP_LOOP:nor#577.itm, COMP_LOOP:nor#617.itm, COMP_LOOP:nor#97.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#147.itm' for variables 'COMP_LOOP:COMP_LOOP:and#147.itm, COMP_LOOP:COMP_LOOP:and#207.itm, COMP_LOOP:COMP_LOOP:and#267.itm, COMP_LOOP:COMP_LOOP:and#27.itm, COMP_LOOP:COMP_LOOP:and#327.itm, COMP_LOOP:COMP_LOOP:and#387.itm, COMP_LOOP:COMP_LOOP:and#447.itm, COMP_LOOP:COMP_LOOP:and#507.itm, COMP_LOOP:COMP_LOOP:and#567.itm, COMP_LOOP:COMP_LOOP:and#627.itm, COMP_LOOP:COMP_LOOP:and#687.itm, COMP_LOOP:COMP_LOOP:and#747.itm, COMP_LOOP:COMP_LOOP:and#807.itm, COMP_LOOP:COMP_LOOP:and#867.itm, COMP_LOOP:COMP_LOOP:and#87.itm, COMP_LOOP:COMP_LOOP:and#927.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:nor#134.itm' for variables 'COMP_LOOP:nor#134.itm, COMP_LOOP:nor#14.itm, COMP_LOOP:nor#174.itm, COMP_LOOP:nor#214.itm, COMP_LOOP:nor#254.itm, COMP_LOOP:nor#294.itm, COMP_LOOP:nor#334.itm, COMP_LOOP:nor#374.itm, COMP_LOOP:nor#414.itm, COMP_LOOP:nor#454.itm, COMP_LOOP:nor#494.itm, COMP_LOOP:nor#534.itm, COMP_LOOP:nor#54.itm, COMP_LOOP:nor#574.itm, COMP_LOOP:nor#614.itm, COMP_LOOP:nor#94.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:COMP_LOOP:and#146.itm' for variables 'COMP_LOOP:COMP_LOOP:and#146.itm, COMP_LOOP:COMP_LOOP:and#206.itm, COMP_LOOP:COMP_LOOP:and#26.itm, COMP_LOOP:COMP_LOOP:and#266.itm, COMP_LOOP:COMP_LOOP:and#326.itm, COMP_LOOP:COMP_LOOP:and#386.itm, COMP_LOOP:COMP_LOOP:and#446.itm, COMP_LOOP:COMP_LOOP:and#506.itm, COMP_LOOP:COMP_LOOP:and#566.itm, COMP_LOOP:COMP_LOOP:and#626.itm, COMP_LOOP:COMP_LOOP:and#686.itm, COMP_LOOP:COMP_LOOP:and#746.itm, COMP_LOOP:COMP_LOOP:and#806.itm, COMP_LOOP:COMP_LOOP:and#86.itm, COMP_LOOP:COMP_LOOP:and#866.itm, COMP_LOOP:COMP_LOOP:and#926.itm' (15 registers deleted). (FSM-3)
Creating shared register 'modExp_dev:exp#1.sva(3:0)' for variables 'modExp_dev:exp#1.sva(3:0), modExp_dev:exp#10.sva(3:0), modExp_dev:exp#11.sva(3:0), modExp_dev:exp#12.sva(3:0), modExp_dev:exp#13.sva(3:0), modExp_dev:exp#14.sva(3:0), modExp_dev:exp#15.sva(3:0), modExp_dev:exp#16.sva(3:0), modExp_dev:exp#2.sva(3:0), modExp_dev:exp#3.sva(3:0), modExp_dev:exp#4.sva(3:0), modExp_dev:exp#5.sva(3:0), modExp_dev:exp#6.sva(3:0), modExp_dev:exp#7.sva(3:0), modExp_dev:exp#8.sva(3:0), modExp_dev:exp#9.sva(3:0)' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm' for variables 'COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm, COMP_LOOP:slc(COMP_LOOP:acc#15)(6).itm, COMP_LOOP:slc(COMP_LOOP:acc#18)(7).itm, COMP_LOOP:slc(COMP_LOOP:acc#21)(5).itm' (3 registers deleted). (FSM-3)
Creating shared register 'modExp_dev:exp#1.sva(8:4)' for variables 'modExp_dev:exp#1.sva(8:4), modExp_dev:exp#10.sva(8:4), modExp_dev:exp#11.sva(8:4), modExp_dev:exp#12.sva(8:4), modExp_dev:exp#13.sva(8:4), modExp_dev:exp#14.sva(8:4), modExp_dev:exp#15.sva(8:4), modExp_dev:exp#16.sva(8:4), modExp_dev:exp#2.sva(8:4), modExp_dev:exp#3.sva(8:4), modExp_dev:exp#4.sva(8:4), modExp_dev:exp#5.sva(8:4), modExp_dev:exp#6.sva(8:4), modExp_dev:exp#7.sva(8:4), modExp_dev:exp#8.sva(8:4), modExp_dev:exp#9.sva(8:4)' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:acc#10.cse(10:1)#1.sva' for variables 'COMP_LOOP:acc#10.cse(10:1)#1.sva, COMP_LOOP:acc#10.cse(10:1)#10.sva, COMP_LOOP:acc#10.cse(10:1)#11.sva, COMP_LOOP:acc#10.cse(10:1)#12.sva, COMP_LOOP:acc#10.cse(10:1)#13.sva, COMP_LOOP:acc#10.cse(10:1)#14.sva, COMP_LOOP:acc#10.cse(10:1)#15.sva, COMP_LOOP:acc#10.cse(10:1)#2.sva, COMP_LOOP:acc#10.cse(10:1)#3.sva, COMP_LOOP:acc#10.cse(10:1)#4.sva, COMP_LOOP:acc#10.cse(10:1)#5.sva, COMP_LOOP:acc#10.cse(10:1)#6.sva, COMP_LOOP:acc#10.cse(10:1)#7.sva, COMP_LOOP:acc#10.cse(10:1)#8.sva, COMP_LOOP:acc#10.cse(10:1)#9.sva, COMP_LOOP:acc#10.cse(10:1).sva' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:nor#12.itm' for variables 'COMP_LOOP:nor#12.itm, COMP_LOOP:nor#132.itm, COMP_LOOP:nor#172.itm, COMP_LOOP:nor#212.itm, COMP_LOOP:nor#252.itm, COMP_LOOP:nor#292.itm, COMP_LOOP:nor#332.itm, COMP_LOOP:nor#372.itm, COMP_LOOP:nor#412.itm, COMP_LOOP:nor#452.itm, COMP_LOOP:nor#492.itm, COMP_LOOP:nor#52.itm, COMP_LOOP:nor#532.itm, COMP_LOOP:nor#572.itm, COMP_LOOP:nor#612.itm, COMP_LOOP:nor#92.itm' (15 registers deleted). (FSM-3)
Creating shared register 'COMP_LOOP:nor#11.itm' for variables 'COMP_LOOP:nor#11.itm, COMP_LOOP:nor#131.itm, COMP_LOOP:nor#171.itm, COMP_LOOP:nor#211.itm, COMP_LOOP:nor#251.itm, COMP_LOOP:nor#291.itm, COMP_LOOP:nor#331.itm, COMP_LOOP:nor#371.itm, COMP_LOOP:nor#411.itm, COMP_LOOP:nor#451.itm, COMP_LOOP:nor#491.itm, COMP_LOOP:nor#51.itm, COMP_LOOP:nor#531.itm, COMP_LOOP:nor#571.itm, COMP_LOOP:nor#611.itm, COMP_LOOP:nor#91.itm, operator><64,false>#1:slc(operator><64,false>#1:acc)(5).itm' (16 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11': elapsed time 103.61 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11': elapsed time 81.31 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11': elapsed time 125.63 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
# Info: Starting transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11': elapsed time 58.74 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'inPlaceNTT_DIT.v11': elapsed time 28.67 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
Creating shared register 'modExp_dev:exp#1.sva(63:9)' for variables 'modExp_dev:exp#1.sva(63:9), modExp_dev:exp#10.sva(63:9), modExp_dev:exp#11.sva(63:9), modExp_dev:exp#12.sva(63:9), modExp_dev:exp#13.sva(63:9), modExp_dev:exp#14.sva(63:9), modExp_dev:exp#15.sva(63:9), modExp_dev:exp#16.sva(63:9), modExp_dev:exp#2.sva(63:9), modExp_dev:exp#3.sva(63:9), modExp_dev:exp#4.sva(63:9), modExp_dev:exp#5.sva(63:9), modExp_dev:exp#6.sva(63:9), modExp_dev:exp#7.sva(63:9), modExp_dev:exp#8.sva(63:9), modExp_dev:exp#9.sva(63:9)' (15 registers deleted). (FSM-3)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 16609, Real ops = 6480, Vars = 15471 (SOL-21)
# Info: Completed transformation 'instance' on solution 'inPlaceNTT_DIT.v11': elapsed time 54.23 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-9)
# Info: Running transformation 'instance' on solution 'inPlaceNTT_DIT.v11': elapsed time 44.61 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
# Info: Running transformation 'instance' on solution 'inPlaceNTT_DIT.v11': elapsed time 22.55 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
# Info: Starting transformation 'instance' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Design complexity at end of 'extract': Total ops = 16462, Real ops = 6446, Vars = 849 (SOL-21)
# Info: Completed transformation 'extract' on solution 'inPlaceNTT_DIT.v11': elapsed time 116.63 seconds, memory usage 2437124kB, peak memory usage 2437124kB (SOL-9)
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
order file name is: rtl.v_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Netlist written to file 'rtl.v' (NET-4)
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT.v11': elapsed time 82.15 seconds, memory usage 2437124kB, peak memory usage 2437124kB (SOL-15)
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v11/concat_rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.v
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.v
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.v
Add dependent file: ./rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT.v11': elapsed time 52.11 seconds, memory usage 2437124kB, peak memory usage 2437124kB (SOL-15)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.v
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT.v11': elapsed time 99.38 seconds, memory usage 2437124kB, peak memory usage 2437124kB (SOL-15)
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v11/concat_sim_rtl.v
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Finished writing concatenated simulation file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v11/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.vhdl
generate concat
# Error: Top function does not appear to have the CCS_BLOCK macro wrapping the function name
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Generating SCVerify testbench files
order file name is: rtl.vhdl_order.txt
# Info: Running transformation 'extract' on solution 'inPlaceNTT_DIT.v11': elapsed time 22.94 seconds, memory usage 2240516kB, peak memory usage 2240516kB (SOL-15)
Generating scverify_top.cpp ()
Add dependent file: ../td_ccore_solutions/modulo_dev_bb61c76201db0c9669a47462bb7d006361ff_0/rtl.vhdl
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
# Info: Starting transformation 'extract' on solution 'inPlaceNTT_DIT.v11' (SOL-8)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_div_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_out_dreg_v2.vhd
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT/Catapult_1/inPlaceNTT_DIT.v11/concat_rtl.vhdl
Report written to file 'rtl.rpt'
