$date
	Wed Dec 10 00:13:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sr_ff_tb $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#5000
1$
#10000
0$
1#
#15000
1!
1$
#20000
0$
1"
0#
#25000
0!
1$
#30000
0$
0"
#35000
1$
#40000
0$
1"
1#
#45000
x!
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
