{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761625591896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761625591896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 09:56:31 2025 " "Processing started: Tue Oct 28 09:56:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761625591896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761625591896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --functional=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog tfliflop -c tfliflop " "Command: quartus_eda --functional=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog tfliflop -c tfliflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761625591896 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_7_1200mv_125c_slow.vo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_7_1200mv_125c_slow.vo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_7_1200mv_-40c_slow.vo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_7_1200mv_-40c_slow.vo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_min_1200mv_-40c_fast.vo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_min_1200mv_-40c_fast.vo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop.vo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop.vo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_7_1200mv_125c_v_slow.sdo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_7_1200mv_125c_v_slow.sdo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592343 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_7_1200mv_-40c_v_slow.sdo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_7_1200mv_-40c_v_slow.sdo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_min_1200mv_-40c_v_fast.sdo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_min_1200mv_-40c_v_fast.sdo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tfliflop_v.sdo C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/ simulation " "Generated file tfliflop_v.sdo in folder \"C:/altera/13.0sp1/quartus/DE/TFLIPFLOP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1761625592388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761625592448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 09:56:32 2025 " "Processing ended: Tue Oct 28 09:56:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761625592448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761625592448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761625592448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761625592448 ""}
