// Seed: 3344879017
`endcelldefine
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
`define pp_9 0
`define pp_10 0
`define pp_11 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always begin
    wait (1'd0);
    id_2 = 1;
  end
  assign id_4 = 1;
  logic id_4 = 1;
  assign id_1 = 1;
  logic id_5;
  assign id_5 = 1;
  logic id_6;
  always @(1'b0 or posedge 1);
endmodule
