#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000aeee00 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_00000000009edcc0 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_00000000009edcf8 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_00000000009edd30 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_00000000009edd68 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_00000000009edda0 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_00000000009eddd8 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_000000000255b970 .functor BUFZ 1, L_0000000002609e40, C4<0>, C4<0>, C4<0>;
o0000000002596738 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000002630160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000255b740 .functor XOR 1, o0000000002596738, L_0000000002630160, C4<0>, C4<0>;
L_000000000255c230 .functor BUFZ 1, L_0000000002609e40, C4<0>, C4<0>, C4<0>;
o00000000025966d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002558ae0_0 .net "CEN", 0 0, o00000000025966d8;  0 drivers
o0000000002596708 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025584a0_0 .net "CIN", 0 0, o0000000002596708;  0 drivers
v0000000002557be0_0 .net "CLK", 0 0, o0000000002596738;  0 drivers
L_0000000002630088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000000002556ba0_0 .net "COUT", 0 0, L_0000000002630088;  1 drivers
o0000000002596798 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002557460_0 .net "I0", 0 0, o0000000002596798;  0 drivers
o00000000025967c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002557780_0 .net "I1", 0 0, o00000000025967c8;  0 drivers
o00000000025967f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025569c0_0 .net "I2", 0 0, o00000000025967f8;  0 drivers
o0000000002596828 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002558b80_0 .net "I3", 0 0, o0000000002596828;  0 drivers
v00000000025589a0_0 .net "LO", 0 0, L_000000000255b970;  1 drivers
v00000000025585e0_0 .net "O", 0 0, L_000000000255c230;  1 drivers
o00000000025968b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002557140_0 .net "SR", 0 0, o00000000025968b8;  0 drivers
v0000000002557dc0_0 .net *"_s11", 3 0, L_0000000002609940;  1 drivers
v0000000002558cc0_0 .net *"_s15", 1 0, L_000000000260a020;  1 drivers
v00000000025575a0_0 .net *"_s17", 1 0, L_000000000260be20;  1 drivers
L_00000000026300d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002557f00_0 .net/2u *"_s2", 7 0, L_00000000026300d0;  1 drivers
v0000000002557000_0 .net *"_s21", 0 0, L_000000000260aca0;  1 drivers
v0000000002558220_0 .net *"_s23", 0 0, L_000000000260bf60;  1 drivers
v0000000002556ec0_0 .net/2u *"_s28", 0 0, L_0000000002630160;  1 drivers
L_0000000002630118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002558680_0 .net/2u *"_s4", 7 0, L_0000000002630118;  1 drivers
v0000000002556a60_0 .net *"_s9", 3 0, L_000000000260aa20;  1 drivers
v00000000025571e0_0 .net "lut_o", 0 0, L_0000000002609e40;  1 drivers
v0000000002557820_0 .net "lut_s1", 1 0, L_000000000260bec0;  1 drivers
v00000000025587c0_0 .net "lut_s2", 3 0, L_000000000260ae80;  1 drivers
v0000000002558a40_0 .net "lut_s3", 7 0, L_000000000260a980;  1 drivers
v0000000002558d60_0 .var "o_reg", 0 0;
v0000000002558e00_0 .net "polarized_clk", 0 0, L_000000000255b740;  1 drivers
E_0000000002562670 .event posedge, v0000000002557140_0, v0000000002558e00_0;
E_0000000002561ff0 .event posedge, v0000000002558e00_0;
L_000000000260a980 .functor MUXZ 8, L_0000000002630118, L_00000000026300d0, o0000000002596828, C4<>;
L_000000000260aa20 .part L_000000000260a980, 4, 4;
L_0000000002609940 .part L_000000000260a980, 0, 4;
L_000000000260ae80 .functor MUXZ 4, L_0000000002609940, L_000000000260aa20, o00000000025967f8, C4<>;
L_000000000260a020 .part L_000000000260ae80, 2, 2;
L_000000000260be20 .part L_000000000260ae80, 0, 2;
L_000000000260bec0 .functor MUXZ 2, L_000000000260be20, L_000000000260a020, o00000000025967c8, C4<>;
L_000000000260aca0 .part L_000000000260bec0, 1, 1;
L_000000000260bf60 .part L_000000000260bec0, 0, 1;
L_0000000002609e40 .functor MUXZ 1, L_000000000260bf60, L_000000000260aca0, o0000000002596798, C4<>;
S_00000000009ede20 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0000000002596e28 .functor BUFZ 1, C4<z>; HiZ drive
o0000000002596e58 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255a940 .functor AND 1, o0000000002596e28, o0000000002596e58, C4<1>, C4<1>;
L_000000000255b120 .functor OR 1, o0000000002596e28, o0000000002596e58, C4<0>, C4<0>;
o0000000002596dc8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255b510 .functor AND 1, L_000000000255b120, o0000000002596dc8, C4<1>, C4<1>;
L_000000000255ad30 .functor OR 1, L_000000000255a940, L_000000000255b510, C4<0>, C4<0>;
v00000000025566a0_0 .net "CI", 0 0, o0000000002596dc8;  0 drivers
v0000000002556b00_0 .net "CO", 0 0, L_000000000255ad30;  1 drivers
v0000000002559940_0 .net "I0", 0 0, o0000000002596e28;  0 drivers
v0000000002559440_0 .net "I1", 0 0, o0000000002596e58;  0 drivers
v0000000002559ee0_0 .net *"_s0", 0 0, L_000000000255a940;  1 drivers
v0000000002559080_0 .net *"_s2", 0 0, L_000000000255b120;  1 drivers
v00000000025594e0_0 .net *"_s4", 0 0, L_000000000255b510;  1 drivers
S_00000000009ea230 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0000000002596fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002559580_0 .net "C", 0 0, o0000000002596fd8;  0 drivers
o0000000002597008 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002559a80_0 .net "D", 0 0, o0000000002597008;  0 drivers
v0000000002559bc0_0 .var "Q", 0 0;
E_0000000002561ef0 .event posedge, v0000000002559580_0;
S_00000000009ea3b0 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o00000000025970f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fe4e0_0 .net "C", 0 0, o00000000025970f8;  0 drivers
o0000000002597128 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd9a0_0 .net "D", 0 0, o0000000002597128;  0 drivers
o0000000002597158 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd360_0 .net "E", 0 0, o0000000002597158;  0 drivers
v00000000024fd720_0 .var "Q", 0 0;
E_0000000002561eb0 .event posedge, v00000000024fe4e0_0;
S_00000000009ed860 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002597278 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fd7c0_0 .net "C", 0 0, o0000000002597278;  0 drivers
o00000000025972a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fdd60_0 .net "D", 0 0, o00000000025972a8;  0 drivers
o00000000025972d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fbb00_0 .net "E", 0 0, o00000000025972d8;  0 drivers
v00000000024fcaa0_0 .var "Q", 0 0;
o0000000002597338 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fbe20_0 .net "R", 0 0, o0000000002597338;  0 drivers
E_0000000002561cf0 .event posedge, v00000000024fbe20_0, v00000000024fd7c0_0;
S_00000000009ed9e0 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002597458 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb100_0 .net "C", 0 0, o0000000002597458;  0 drivers
o0000000002597488 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fb560_0 .net "D", 0 0, o0000000002597488;  0 drivers
o00000000025974b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000024fbec0_0 .net "E", 0 0, o00000000025974b8;  0 drivers
v00000000024ed720_0 .var "Q", 0 0;
o0000000002597518 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e97b0_0 .net "S", 0 0, o0000000002597518;  0 drivers
E_0000000002561e30 .event posedge, v00000000025e97b0_0, v00000000024fb100_0;
S_00000000009f5be0 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002597638 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9530_0 .net "C", 0 0, o0000000002597638;  0 drivers
o0000000002597668 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e90d0_0 .net "D", 0 0, o0000000002597668;  0 drivers
o0000000002597698 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9ad0_0 .net "E", 0 0, o0000000002597698;  0 drivers
v00000000025ea4d0_0 .var "Q", 0 0;
o00000000025976f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9850_0 .net "R", 0 0, o00000000025976f8;  0 drivers
E_00000000025623b0 .event posedge, v00000000025e9530_0;
S_00000000009f5d60 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002597818 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9030_0 .net "C", 0 0, o0000000002597818;  0 drivers
o0000000002597848 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea070_0 .net "D", 0 0, o0000000002597848;  0 drivers
o0000000002597878 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9df0_0 .net "E", 0 0, o0000000002597878;  0 drivers
v00000000025e92b0_0 .var "Q", 0 0;
o00000000025978d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9f30_0 .net "S", 0 0, o00000000025978d8;  0 drivers
E_0000000002561d70 .event posedge, v00000000025e9030_0;
S_00000000009f9350 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o00000000025979f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9d50_0 .net "C", 0 0, o00000000025979f8;  0 drivers
o0000000002597a28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e95d0_0 .net "D", 0 0, o0000000002597a28;  0 drivers
v00000000025ea250_0 .var "Q", 0 0;
E_00000000025625b0 .event negedge, v00000000025e9d50_0;
S_00000000009f94d0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0000000002597b18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9170_0 .net "C", 0 0, o0000000002597b18;  0 drivers
o0000000002597b48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9210_0 .net "D", 0 0, o0000000002597b48;  0 drivers
o0000000002597b78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9350_0 .net "E", 0 0, o0000000002597b78;  0 drivers
v00000000025e9990_0 .var "Q", 0 0;
E_00000000025619f0 .event negedge, v00000000025e9170_0;
S_0000000000a022a0 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002597c98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea570_0 .net "C", 0 0, o0000000002597c98;  0 drivers
o0000000002597cc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9c10_0 .net "D", 0 0, o0000000002597cc8;  0 drivers
o0000000002597cf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e93f0_0 .net "E", 0 0, o0000000002597cf8;  0 drivers
v00000000025e9e90_0 .var "Q", 0 0;
o0000000002597d58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9b70_0 .net "R", 0 0, o0000000002597d58;  0 drivers
E_0000000002561f70/0 .event negedge, v00000000025ea570_0;
E_0000000002561f70/1 .event posedge, v00000000025e9b70_0;
E_0000000002561f70 .event/or E_0000000002561f70/0, E_0000000002561f70/1;
S_0000000000a02420 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002597e78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9670_0 .net "C", 0 0, o0000000002597e78;  0 drivers
o0000000002597ea8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9710_0 .net "D", 0 0, o0000000002597ea8;  0 drivers
o0000000002597ed8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9490_0 .net "E", 0 0, o0000000002597ed8;  0 drivers
v00000000025ea390_0 .var "Q", 0 0;
o0000000002597f38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea110_0 .net "S", 0 0, o0000000002597f38;  0 drivers
E_0000000002561b70/0 .event negedge, v00000000025e9670_0;
E_0000000002561b70/1 .event posedge, v00000000025ea110_0;
E_0000000002561b70 .event/or E_0000000002561b70/0, E_0000000002561b70/1;
S_0000000000a00ed0 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0000000002598058 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9a30_0 .net "C", 0 0, o0000000002598058;  0 drivers
o0000000002598088 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea610_0 .net "D", 0 0, o0000000002598088;  0 drivers
o00000000025980b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e98f0_0 .net "E", 0 0, o00000000025980b8;  0 drivers
v00000000025e9cb0_0 .var "Q", 0 0;
o0000000002598118 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e9fd0_0 .net "R", 0 0, o0000000002598118;  0 drivers
E_00000000025620b0 .event negedge, v00000000025e9a30_0;
S_0000000000a01050 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0000000002598238 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8f90_0 .net "C", 0 0, o0000000002598238;  0 drivers
o0000000002598268 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea1b0_0 .net "D", 0 0, o0000000002598268;  0 drivers
o0000000002598298 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea2f0_0 .net "E", 0 0, o0000000002598298;  0 drivers
v00000000025ea430_0 .var "Q", 0 0;
o00000000025982f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7050_0 .net "S", 0 0, o00000000025982f8;  0 drivers
E_00000000025625f0 .event negedge, v00000000025e8f90_0;
S_00000000009fb730 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002598418 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e70f0_0 .net "C", 0 0, o0000000002598418;  0 drivers
o0000000002598448 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8b30_0 .net "D", 0 0, o0000000002598448;  0 drivers
v00000000025e8c70_0 .var "Q", 0 0;
o00000000025984a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7af0_0 .net "R", 0 0, o00000000025984a8;  0 drivers
E_0000000002562030/0 .event negedge, v00000000025e70f0_0;
E_0000000002562030/1 .event posedge, v00000000025e7af0_0;
E_0000000002562030 .event/or E_0000000002562030/0, E_0000000002562030/1;
S_00000000009fb8b0 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002598598 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8d10_0 .net "C", 0 0, o0000000002598598;  0 drivers
o00000000025985c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7a50_0 .net "D", 0 0, o00000000025985c8;  0 drivers
v00000000025e7f50_0 .var "Q", 0 0;
o0000000002598628 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8950_0 .net "S", 0 0, o0000000002598628;  0 drivers
E_0000000002562270/0 .event negedge, v00000000025e8d10_0;
E_0000000002562270/1 .event posedge, v00000000025e8950_0;
E_0000000002562270 .event/or E_0000000002562270/0, E_0000000002562270/1;
S_00000000009fe6e0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002598718 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8db0_0 .net "C", 0 0, o0000000002598718;  0 drivers
o0000000002598748 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7410_0 .net "D", 0 0, o0000000002598748;  0 drivers
v00000000025e7e10_0 .var "Q", 0 0;
o00000000025987a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7190_0 .net "R", 0 0, o00000000025987a8;  0 drivers
E_00000000025620f0 .event negedge, v00000000025e8db0_0;
S_0000000000a6d730 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002598898 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7eb0_0 .net "C", 0 0, o0000000002598898;  0 drivers
o00000000025988c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e68d0_0 .net "D", 0 0, o00000000025988c8;  0 drivers
v00000000025e72d0_0 .var "Q", 0 0;
o0000000002598928 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8a90_0 .net "S", 0 0, o0000000002598928;  0 drivers
E_0000000002561a70 .event negedge, v00000000025e7eb0_0;
S_0000000000a6e1b0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002598a18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e81d0_0 .net "C", 0 0, o0000000002598a18;  0 drivers
o0000000002598a48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e6b50_0 .net "D", 0 0, o0000000002598a48;  0 drivers
v00000000025e8bd0_0 .var "Q", 0 0;
o0000000002598aa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e6c90_0 .net "R", 0 0, o0000000002598aa8;  0 drivers
E_0000000002562130 .event posedge, v00000000025e6c90_0, v00000000025e81d0_0;
S_0000000000a6d5b0 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002598b98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7b90_0 .net "C", 0 0, o0000000002598b98;  0 drivers
o0000000002598bc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7ff0_0 .net "D", 0 0, o0000000002598bc8;  0 drivers
v00000000025e7c30_0 .var "Q", 0 0;
o0000000002598c28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8ef0_0 .net "S", 0 0, o0000000002598c28;  0 drivers
E_0000000002562530 .event posedge, v00000000025e8ef0_0, v00000000025e7b90_0;
S_0000000000a6d8b0 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0000000002598d18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7550_0 .net "C", 0 0, o0000000002598d18;  0 drivers
o0000000002598d48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7870_0 .net "D", 0 0, o0000000002598d48;  0 drivers
v00000000025e7cd0_0 .var "Q", 0 0;
o0000000002598da8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7370_0 .net "R", 0 0, o0000000002598da8;  0 drivers
E_0000000002562170 .event posedge, v00000000025e7550_0;
S_0000000000a6d430 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0000000002598e98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8270_0 .net "C", 0 0, o0000000002598e98;  0 drivers
o0000000002598ec8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7d70_0 .net "D", 0 0, o0000000002598ec8;  0 drivers
v00000000025e8590_0 .var "Q", 0 0;
o0000000002598f28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e6bf0_0 .net "S", 0 0, o0000000002598f28;  0 drivers
E_0000000002561970 .event posedge, v00000000025e8270_0;
S_0000000000a6dbb0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0000000002599048 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255bb30 .functor BUFZ 1, o0000000002599048, C4<0>, C4<0>, C4<0>;
v00000000025e84f0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_000000000255bb30;  1 drivers
v00000000025e75f0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0000000002599048;  0 drivers
S_0000000000a6e030 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_00000000024ae0e0 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_00000000024ae118 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_00000000024ae150 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_00000000024ae188 .param/l "PULLUP" 0 2 87, C4<0>;
o0000000002599288 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255ab70 .functor BUFZ 1, o0000000002599288, C4<0>, C4<0>, C4<0>;
o00000000025990d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7230_0 .net "CLOCK_ENABLE", 0 0, o00000000025990d8;  0 drivers
v00000000025e6fb0_0 .net "D_IN_0", 0 0, L_000000000255ada0;  1 drivers
v00000000025e7690_0 .net "D_IN_1", 0 0, L_000000000255c1c0;  1 drivers
o0000000002599168 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e77d0_0 .net "D_OUT_0", 0 0, o0000000002599168;  0 drivers
o0000000002599198 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e7730_0 .net "D_OUT_1", 0 0, o0000000002599198;  0 drivers
v00000000025e89f0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_000000000255ab70;  1 drivers
o00000000025991c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e79b0_0 .net "INPUT_CLK", 0 0, o00000000025991c8;  0 drivers
o00000000025991f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e8810_0 .net "LATCH_INPUT_VALUE", 0 0, o00000000025991f8;  0 drivers
o0000000002599228 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025e88b0_0 .net "OUTPUT_CLK", 0 0, o0000000002599228;  0 drivers
o0000000002599258 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ead40_0 .net "OUTPUT_ENABLE", 0 0, o0000000002599258;  0 drivers
v00000000025eb240_0 .net "PACKAGE_PIN", 0 0, o0000000002599288;  0 drivers
S_0000000000a113c0 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0000000000a6e030;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_00000000009fc330 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_00000000009fc368 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_00000000009fc3a0 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_00000000009fc3d8 .param/l "PULLUP" 0 2 20, C4<0>;
L_000000000255ada0 .functor BUFZ 1, v00000000025e6ab0_0, C4<0>, C4<0>, C4<0>;
L_000000000255c1c0 .functor BUFZ 1, v00000000025e6790_0, C4<0>, C4<0>, C4<0>;
v00000000025e8310_0 .net "CLOCK_ENABLE", 0 0, o00000000025990d8;  alias, 0 drivers
v00000000025e6f10_0 .net "D_IN_0", 0 0, L_000000000255ada0;  alias, 1 drivers
v00000000025e74b0_0 .net "D_IN_1", 0 0, L_000000000255c1c0;  alias, 1 drivers
v00000000025e8090_0 .net "D_OUT_0", 0 0, o0000000002599168;  alias, 0 drivers
v00000000025e6e70_0 .net "D_OUT_1", 0 0, o0000000002599198;  alias, 0 drivers
v00000000025e6d30_0 .net "INPUT_CLK", 0 0, o00000000025991c8;  alias, 0 drivers
v00000000025e8e50_0 .net "LATCH_INPUT_VALUE", 0 0, o00000000025991f8;  alias, 0 drivers
v00000000025e83b0_0 .net "OUTPUT_CLK", 0 0, o0000000002599228;  alias, 0 drivers
v00000000025e6dd0_0 .net "OUTPUT_ENABLE", 0 0, o0000000002599258;  alias, 0 drivers
v00000000025e7910_0 .net "PACKAGE_PIN", 0 0, o0000000002599288;  alias, 0 drivers
v00000000025e6ab0_0 .var "din_0", 0 0;
v00000000025e6790_0 .var "din_1", 0 0;
v00000000025e8130_0 .var "din_q_0", 0 0;
v00000000025e6830_0 .var "din_q_1", 0 0;
v00000000025e6970_0 .var "dout", 0 0;
v00000000025e6a10_0 .var "dout_q_0", 0 0;
v00000000025e8450_0 .var "dout_q_1", 0 0;
v00000000025e8630_0 .var "outclk_delayed_1", 0 0;
v00000000025e86d0_0 .var "outclk_delayed_2", 0 0;
v00000000025e8770_0 .var "outena_q", 0 0;
E_0000000002561730 .event edge, v00000000025e86d0_0, v00000000025e6a10_0, v00000000025e8450_0;
E_00000000025621b0 .event edge, v00000000025e8630_0;
E_00000000025626b0 .event edge, v00000000025e83b0_0;
E_0000000002561a30 .event edge, v00000000025e8e50_0, v00000000025e8130_0, v00000000025e6830_0;
S_0000000000a10dc0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0000000000a113c0;
 .timescale 0 0;
E_00000000025621f0 .event posedge, v00000000025e83b0_0;
E_00000000025622f0 .event negedge, v00000000025e83b0_0;
E_0000000002561ab0 .event negedge, v00000000025e6d30_0;
E_0000000002561b30 .event posedge, v00000000025e6d30_0;
S_0000000000a6deb0 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_00000000025618b0 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o00000000025998b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec5a0_0 .net "I0", 0 0, o00000000025998b8;  0 drivers
o00000000025998e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec6e0_0 .net "I1", 0 0, o00000000025998e8;  0 drivers
o0000000002599918 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec960_0 .net "I2", 0 0, o0000000002599918;  0 drivers
o0000000002599948 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea7a0_0 .net "I3", 0 0, o0000000002599948;  0 drivers
v00000000025ec0a0_0 .net "O", 0 0, L_000000000260c1e0;  1 drivers
L_00000000026301a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000025ece60_0 .net/2u *"_s0", 7 0, L_00000000026301a8;  1 drivers
v00000000025ec140_0 .net *"_s13", 1 0, L_000000000260c3c0;  1 drivers
v00000000025eade0_0 .net *"_s15", 1 0, L_000000000260c0a0;  1 drivers
v00000000025ecbe0_0 .net *"_s19", 0 0, L_000000000260c140;  1 drivers
L_00000000026301f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000000025ec500_0 .net/2u *"_s2", 7 0, L_00000000026301f0;  1 drivers
v00000000025eafc0_0 .net *"_s21", 0 0, L_000000000260c280;  1 drivers
v00000000025eac00_0 .net *"_s7", 3 0, L_000000000260a0c0;  1 drivers
v00000000025ec1e0_0 .net *"_s9", 3 0, L_000000000260a160;  1 drivers
v00000000025eaf20_0 .net "s1", 1 0, L_000000000260c640;  1 drivers
v00000000025eb2e0_0 .net "s2", 3 0, L_000000000260c500;  1 drivers
v00000000025ebce0_0 .net "s3", 7 0, L_00000000026099e0;  1 drivers
L_00000000026099e0 .functor MUXZ 8, L_00000000026301f0, L_00000000026301a8, o0000000002599948, C4<>;
L_000000000260a0c0 .part L_00000000026099e0, 4, 4;
L_000000000260a160 .part L_00000000026099e0, 0, 4;
L_000000000260c500 .functor MUXZ 4, L_000000000260a160, L_000000000260a0c0, o0000000002599918, C4<>;
L_000000000260c3c0 .part L_000000000260c500, 2, 2;
L_000000000260c0a0 .part L_000000000260c500, 0, 2;
L_000000000260c640 .functor MUXZ 2, L_000000000260c0a0, L_000000000260c3c0, o00000000025998e8, C4<>;
L_000000000260c140 .part L_000000000260c640, 1, 1;
L_000000000260c280 .part L_000000000260c640, 0, 1;
L_000000000260c1e0 .functor MUXZ 1, L_000000000260c280, L_000000000260c140, o00000000025998b8, C4<>;
S_0000000000a6da30 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000009f5410 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_00000000009f5448 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_00000000009f5480 .param/l "DIVF" 0 2 831, C4<0000000>;
P_00000000009f54b8 .param/l "DIVQ" 0 2 832, C4<000>;
P_00000000009f54f0 .param/l "DIVR" 0 2 830, C4<0000>;
P_00000000009f5528 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_00000000009f5560 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_00000000009f5598 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_00000000009f55d0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_00000000009f5608 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_00000000009f5640 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_00000000009f5678 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_00000000009f56b0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_00000000009f56e8 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_00000000009f5720 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_00000000009f5758 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0000000002599ca8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec3c0_0 .net "BYPASS", 0 0, o0000000002599ca8;  0 drivers
o0000000002599cd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000025ebd80_0 .net "DYNAMICDELAY", 7 0, o0000000002599cd8;  0 drivers
o0000000002599d08 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eaac0_0 .net "EXTFEEDBACK", 0 0, o0000000002599d08;  0 drivers
o0000000002599d38 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb1a0_0 .net "LATCHINPUTVALUE", 0 0, o0000000002599d38;  0 drivers
o0000000002599d68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ebb00_0 .net "LOCK", 0 0, o0000000002599d68;  0 drivers
o0000000002599d98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ecdc0_0 .net "PLLOUTCOREA", 0 0, o0000000002599d98;  0 drivers
o0000000002599dc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea8e0_0 .net "PLLOUTCOREB", 0 0, o0000000002599dc8;  0 drivers
o0000000002599df8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ebe20_0 .net "PLLOUTGLOBALA", 0 0, o0000000002599df8;  0 drivers
o0000000002599e28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb060_0 .net "PLLOUTGLOBALB", 0 0, o0000000002599e28;  0 drivers
o0000000002599e58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec280_0 .net "REFERENCECLK", 0 0, o0000000002599e58;  0 drivers
o0000000002599e88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ebc40_0 .net "RESETB", 0 0, o0000000002599e88;  0 drivers
o0000000002599eb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eaa20_0 .net "SCLK", 0 0, o0000000002599eb8;  0 drivers
o0000000002599ee8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec780_0 .net "SDI", 0 0, o0000000002599ee8;  0 drivers
o0000000002599f18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec320_0 .net "SDO", 0 0, o0000000002599f18;  0 drivers
S_0000000000a6dd30 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000009f3fc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_00000000009f3ff8 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_00000000009f4030 .param/l "DIVF" 0 2 866, C4<0000000>;
P_00000000009f4068 .param/l "DIVQ" 0 2 867, C4<000>;
P_00000000009f40a0 .param/l "DIVR" 0 2 865, C4<0000>;
P_00000000009f40d8 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_00000000009f4110 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_00000000009f4148 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_00000000009f4180 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_00000000009f41b8 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_00000000009f41f0 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_00000000009f4228 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_00000000009f4260 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_00000000009f4298 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_00000000009f42d0 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_00000000009f4308 .param/l "TEST_MODE" 0 2 871, C4<0>;
o000000000259a1e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec640_0 .net "BYPASS", 0 0, o000000000259a1e8;  0 drivers
o000000000259a218 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000025ecc80_0 .net "DYNAMICDELAY", 7 0, o000000000259a218;  0 drivers
o000000000259a248 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea980_0 .net "EXTFEEDBACK", 0 0, o000000000259a248;  0 drivers
o000000000259a278 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb380_0 .net "LATCHINPUTVALUE", 0 0, o000000000259a278;  0 drivers
o000000000259a2a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb9c0_0 .net "LOCK", 0 0, o000000000259a2a8;  0 drivers
o000000000259a2d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ecf00_0 .net "PACKAGEPIN", 0 0, o000000000259a2d8;  0 drivers
o000000000259a308 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb100_0 .net "PLLOUTCOREA", 0 0, o000000000259a308;  0 drivers
o000000000259a338 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ecd20_0 .net "PLLOUTCOREB", 0 0, o000000000259a338;  0 drivers
o000000000259a368 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ebec0_0 .net "PLLOUTGLOBALA", 0 0, o000000000259a368;  0 drivers
o000000000259a398 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb420_0 .net "PLLOUTGLOBALB", 0 0, o000000000259a398;  0 drivers
o000000000259a3c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ea840_0 .net "RESETB", 0 0, o000000000259a3c8;  0 drivers
o000000000259a3f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eba60_0 .net "SCLK", 0 0, o000000000259a3f8;  0 drivers
o000000000259a428 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ebf60_0 .net "SDI", 0 0, o000000000259a428;  0 drivers
o000000000259a458 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eab60_0 .net "SDO", 0 0, o000000000259a458;  0 drivers
S_0000000000a11240 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_00000000009f2340 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_00000000009f2378 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_00000000009f23b0 .param/l "DIVF" 0 2 796, C4<0000000>;
P_00000000009f23e8 .param/l "DIVQ" 0 2 797, C4<000>;
P_00000000009f2420 .param/l "DIVR" 0 2 795, C4<0000>;
P_00000000009f2458 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_00000000009f2490 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_00000000009f24c8 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_00000000009f2500 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_00000000009f2538 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_00000000009f2570 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_00000000009f25a8 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_00000000009f25e0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_00000000009f2618 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_00000000009f2650 .param/l "TEST_MODE" 0 2 801, C4<0>;
o000000000259a728 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb920_0 .net "BYPASS", 0 0, o000000000259a728;  0 drivers
o000000000259a758 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000025ec000_0 .net "DYNAMICDELAY", 7 0, o000000000259a758;  0 drivers
o000000000259a788 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eaca0_0 .net "EXTFEEDBACK", 0 0, o000000000259a788;  0 drivers
o000000000259a7b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eae80_0 .net "LATCHINPUTVALUE", 0 0, o000000000259a7b8;  0 drivers
o000000000259a7e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ecb40_0 .net "LOCK", 0 0, o000000000259a7e8;  0 drivers
o000000000259a818 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb4c0_0 .net "PACKAGEPIN", 0 0, o000000000259a818;  0 drivers
o000000000259a848 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb740_0 .net "PLLOUTCOREA", 0 0, o000000000259a848;  0 drivers
o000000000259a878 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec820_0 .net "PLLOUTCOREB", 0 0, o000000000259a878;  0 drivers
o000000000259a8a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec8c0_0 .net "PLLOUTGLOBALA", 0 0, o000000000259a8a8;  0 drivers
o000000000259a8d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb560_0 .net "PLLOUTGLOBALB", 0 0, o000000000259a8d8;  0 drivers
o000000000259a908 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ec460_0 .net "RESETB", 0 0, o000000000259a908;  0 drivers
o000000000259a938 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb600_0 .net "SCLK", 0 0, o000000000259a938;  0 drivers
o000000000259a968 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ebba0_0 .net "SDI", 0 0, o000000000259a968;  0 drivers
o000000000259a998 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb6a0_0 .net "SDO", 0 0, o000000000259a998;  0 drivers
S_0000000000a107c0 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0000000000aedfb0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0000000000aedfe8 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0000000000aee020 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0000000000aee058 .param/l "DIVQ" 0 2 764, C4<000>;
P_0000000000aee090 .param/l "DIVR" 0 2 762, C4<0000>;
P_0000000000aee0c8 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0000000000aee100 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0000000000aee138 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0000000000aee170 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0000000000aee1a8 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0000000000aee1e0 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0000000000aee218 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0000000000aee250 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0000000000aee288 .param/l "TEST_MODE" 0 2 767, C4<0>;
o000000000259ac68 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ecaa0_0 .net "BYPASS", 0 0, o000000000259ac68;  0 drivers
o000000000259ac98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000025eb7e0_0 .net "DYNAMICDELAY", 7 0, o000000000259ac98;  0 drivers
o000000000259acc8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eb880_0 .net "EXTFEEDBACK", 0 0, o000000000259acc8;  0 drivers
o000000000259acf8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025eca00_0 .net "LATCHINPUTVALUE", 0 0, o000000000259acf8;  0 drivers
o000000000259ad28 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025edf40_0 .net "LOCK", 0 0, o000000000259ad28;  0 drivers
o000000000259ad58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025edc20_0 .net "PACKAGEPIN", 0 0, o000000000259ad58;  0 drivers
o000000000259ad88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025edae0_0 .net "PLLOUTCORE", 0 0, o000000000259ad88;  0 drivers
o000000000259adb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ed180_0 .net "PLLOUTGLOBAL", 0 0, o000000000259adb8;  0 drivers
o000000000259ade8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ed220_0 .net "RESETB", 0 0, o000000000259ade8;  0 drivers
o000000000259ae18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ee120_0 .net "SCLK", 0 0, o000000000259ae18;  0 drivers
o000000000259ae48 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ed540_0 .net "SDI", 0 0, o000000000259ae48;  0 drivers
o000000000259ae78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ee080_0 .net "SDO", 0 0, o000000000259ae78;  0 drivers
S_0000000000a10ac0 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000009f7bc0 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7bf8 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7c30 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7c68 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7ca0 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7cd8 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7d10 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7d48 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7d80 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7db8 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7df0 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7e28 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7e60 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7e98 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7ed0 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7f08 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009f7f40 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_00000000009f7f78 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o000000000259b5f8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255b580 .functor NOT 1, o000000000259b5f8, C4<0>, C4<0>, C4<0>;
o000000000259b0e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025ee620_0 .net "MASK", 15 0, o000000000259b0e8;  0 drivers
o000000000259b118 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025ede00_0 .net "RADDR", 10 0, o000000000259b118;  0 drivers
o000000000259b178 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025edfe0_0 .net "RCLKE", 0 0, o000000000259b178;  0 drivers
v00000000025ed360_0 .net "RCLKN", 0 0, o000000000259b5f8;  0 drivers
v00000000025ee580_0 .net "RDATA", 15 0, L_000000000255c070;  1 drivers
o000000000259b208 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ee440_0 .net "RE", 0 0, o000000000259b208;  0 drivers
o000000000259b268 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025ed040_0 .net "WADDR", 10 0, o000000000259b268;  0 drivers
o000000000259b298 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ed400_0 .net "WCLK", 0 0, o000000000259b298;  0 drivers
o000000000259b2c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ed7c0_0 .net "WCLKE", 0 0, o000000000259b2c8;  0 drivers
o000000000259b2f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025ed860_0 .net "WDATA", 15 0, o000000000259b2f8;  0 drivers
o000000000259b358 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025ed9a0_0 .net "WE", 0 0, o000000000259b358;  0 drivers
S_0000000000a116c0 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0000000000a10ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a438b0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a438e8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43920 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43958 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43990 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a439c8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43a00 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43a38 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43a70 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43aa8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43ae0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43b18 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43b50 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43b88 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43bc0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43bf8 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43c30 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000000a43c68 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000025ecfa0_0 .net "MASK", 15 0, o000000000259b0e8;  alias, 0 drivers
v00000000025ed0e0_0 .net "RADDR", 10 0, o000000000259b118;  alias, 0 drivers
v00000000025ed4a0_0 .net "RCLK", 0 0, L_000000000255b580;  1 drivers
v00000000025edea0_0 .net "RCLKE", 0 0, o000000000259b178;  alias, 0 drivers
v00000000025edcc0_0 .net "RDATA", 15 0, L_000000000255c070;  alias, 1 drivers
v00000000025ee260_0 .var "RDATA_I", 15 0;
v00000000025edb80_0 .net "RE", 0 0, o000000000259b208;  alias, 0 drivers
L_0000000002630238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000025ed680_0 .net "RMASK_I", 15 0, L_0000000002630238;  1 drivers
v00000000025ed720_0 .net "WADDR", 10 0, o000000000259b268;  alias, 0 drivers
v00000000025ed2c0_0 .net "WCLK", 0 0, o000000000259b298;  alias, 0 drivers
v00000000025ed5e0_0 .net "WCLKE", 0 0, o000000000259b2c8;  alias, 0 drivers
v00000000025edd60_0 .net "WDATA", 15 0, o000000000259b2f8;  alias, 0 drivers
v00000000025ee1c0_0 .net "WDATA_I", 15 0, L_000000000255bba0;  1 drivers
v00000000025ee4e0_0 .net "WE", 0 0, o000000000259b358;  alias, 0 drivers
v00000000025ee3a0_0 .net "WMASK_I", 15 0, L_000000000255b3c0;  1 drivers
v00000000025ee300_0 .var/i "i", 31 0;
v00000000025ed900 .array "memory", 255 0, 15 0;
E_0000000002562230 .event posedge, v00000000025ed4a0_0;
E_00000000025622b0 .event posedge, v00000000025ed2c0_0;
S_0000000000a101c0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000000a116c0;
 .timescale 0 0;
L_000000000255b3c0 .functor BUFZ 16, o000000000259b0e8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a10f40 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000000a116c0;
 .timescale 0 0;
S_0000000000a110c0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000000a116c0;
 .timescale 0 0;
L_000000000255bba0 .functor BUFZ 16, o000000000259b2f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a11540 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000000a116c0;
 .timescale 0 0;
L_000000000255c070 .functor BUFZ 16, v00000000025ee260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a10940 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_00000000009fbd20 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbd58 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbd90 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbdc8 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbe00 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbe38 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbe70 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbea8 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbee0 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbf18 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbf50 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbf88 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbfc0 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fbff8 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fc030 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fc068 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000009fc0a0 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_00000000009fc0d8 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o000000000259bd48 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255b890 .functor NOT 1, o000000000259bd48, C4<0>, C4<0>, C4<0>;
o000000000259bd78 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255b6d0 .functor NOT 1, o000000000259bd78, C4<0>, C4<0>, C4<0>;
o000000000259b838 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025f3f60_0 .net "MASK", 15 0, o000000000259b838;  0 drivers
o000000000259b868 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025f5720_0 .net "RADDR", 10 0, o000000000259b868;  0 drivers
o000000000259b8c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f5540_0 .net "RCLKE", 0 0, o000000000259b8c8;  0 drivers
v00000000025f3e20_0 .net "RCLKN", 0 0, o000000000259bd48;  0 drivers
v00000000025f3880_0 .net "RDATA", 15 0, L_000000000255b5f0;  1 drivers
o000000000259b958 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4280_0 .net "RE", 0 0, o000000000259b958;  0 drivers
o000000000259b9b8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025f46e0_0 .net "WADDR", 10 0, o000000000259b9b8;  0 drivers
o000000000259ba18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4fa0_0 .net "WCLKE", 0 0, o000000000259ba18;  0 drivers
v00000000025f2fc0_0 .net "WCLKN", 0 0, o000000000259bd78;  0 drivers
o000000000259ba48 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025f4780_0 .net "WDATA", 15 0, o000000000259ba48;  0 drivers
o000000000259baa8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f3740_0 .net "WE", 0 0, o000000000259baa8;  0 drivers
S_0000000000a11840 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0000000000a10940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a43cb0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43ce8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43d20 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43d58 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43d90 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43dc8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43e00 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43e38 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43e70 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43ea8 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43ee0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43f18 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43f50 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43f88 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43fc0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43ff8 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a44030 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000000a44068 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000025eda40_0 .net "MASK", 15 0, o000000000259b838;  alias, 0 drivers
v00000000025f4000_0 .net "RADDR", 10 0, o000000000259b868;  alias, 0 drivers
v00000000025f3ba0_0 .net "RCLK", 0 0, L_000000000255b890;  1 drivers
v00000000025f5680_0 .net "RCLKE", 0 0, o000000000259b8c8;  alias, 0 drivers
v00000000025f4820_0 .net "RDATA", 15 0, L_000000000255b5f0;  alias, 1 drivers
v00000000025f55e0_0 .var "RDATA_I", 15 0;
v00000000025f45a0_0 .net "RE", 0 0, o000000000259b958;  alias, 0 drivers
L_0000000002630280 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000025f41e0_0 .net "RMASK_I", 15 0, L_0000000002630280;  1 drivers
v00000000025f54a0_0 .net "WADDR", 10 0, o000000000259b9b8;  alias, 0 drivers
v00000000025f3a60_0 .net "WCLK", 0 0, L_000000000255b6d0;  1 drivers
v00000000025f3c40_0 .net "WCLKE", 0 0, o000000000259ba18;  alias, 0 drivers
v00000000025f4d20_0 .net "WDATA", 15 0, o000000000259ba48;  alias, 0 drivers
v00000000025f3600_0 .net "WDATA_I", 15 0, L_000000000255a6a0;  1 drivers
v00000000025f4c80_0 .net "WE", 0 0, o000000000259baa8;  alias, 0 drivers
v00000000025f3920_0 .net "WMASK_I", 15 0, L_000000000255bdd0;  1 drivers
v00000000025f3380_0 .var/i "i", 31 0;
v00000000025f3d80 .array "memory", 255 0, 15 0;
E_00000000025623f0 .event posedge, v00000000025f3ba0_0;
E_0000000002562430 .event posedge, v00000000025f3a60_0;
S_0000000000a119c0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000000a11840;
 .timescale 0 0;
L_000000000255bdd0 .functor BUFZ 16, o000000000259b838, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a0fbc0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000000a11840;
 .timescale 0 0;
S_0000000000a0fd40 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000000a11840;
 .timescale 0 0;
L_000000000255a6a0 .functor BUFZ 16, o000000000259ba48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a10340 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000000a11840;
 .timescale 0 0;
L_000000000255b5f0 .functor BUFZ 16, v00000000025f55e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a10040 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000000a430b0 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a430e8 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43120 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43158 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43190 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a431c8 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43200 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43238 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43270 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a432a8 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a432e0 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43318 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43350 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43388 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a433c0 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a433f8 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000000a43430 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0000000000a43468 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o000000000259c4c8 .functor BUFZ 1, C4<z>; HiZ drive
L_000000000255b820 .functor NOT 1, o000000000259c4c8, C4<0>, C4<0>, C4<0>;
o000000000259bfb8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025f4960_0 .net "MASK", 15 0, o000000000259bfb8;  0 drivers
o000000000259bfe8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025f32e0_0 .net "RADDR", 10 0, o000000000259bfe8;  0 drivers
o000000000259c018 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4500_0 .net "RCLK", 0 0, o000000000259c018;  0 drivers
o000000000259c048 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4aa0_0 .net "RCLKE", 0 0, o000000000259c048;  0 drivers
v00000000025f4b40_0 .net "RDATA", 15 0, L_000000000255ae80;  1 drivers
o000000000259c0d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f36a0_0 .net "RE", 0 0, o000000000259c0d8;  0 drivers
o000000000259c138 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000000025f5040_0 .net "WADDR", 10 0, o000000000259c138;  0 drivers
o000000000259c198 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f43c0_0 .net "WCLKE", 0 0, o000000000259c198;  0 drivers
v00000000025f3b00_0 .net "WCLKN", 0 0, o000000000259c4c8;  0 drivers
o000000000259c1c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000000025f4460_0 .net "WDATA", 15 0, o000000000259c1c8;  0 drivers
o000000000259c228 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4640_0 .net "WE", 0 0, o000000000259c228;  0 drivers
S_0000000000a104c0 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0000000000a10040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0000000002437190 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024371c8 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437200 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437238 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437270 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024372a8 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024372e0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437318 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437350 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437388 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024373c0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024373f8 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437430 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437468 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024374a0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_00000000024374d8 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0000000002437510 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0000000002437548 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v00000000025f31a0_0 .net "MASK", 15 0, o000000000259bfb8;  alias, 0 drivers
v00000000025f3560_0 .net "RADDR", 10 0, o000000000259bfe8;  alias, 0 drivers
v00000000025f40a0_0 .net "RCLK", 0 0, o000000000259c018;  alias, 0 drivers
v00000000025f3240_0 .net "RCLKE", 0 0, o000000000259c048;  alias, 0 drivers
v00000000025f3ce0_0 .net "RDATA", 15 0, L_000000000255ae80;  alias, 1 drivers
v00000000025f3060_0 .var "RDATA_I", 15 0;
v00000000025f4dc0_0 .net "RE", 0 0, o000000000259c0d8;  alias, 0 drivers
L_00000000026302c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000025f3420_0 .net "RMASK_I", 15 0, L_00000000026302c8;  1 drivers
v00000000025f37e0_0 .net "WADDR", 10 0, o000000000259c138;  alias, 0 drivers
v00000000025f3100_0 .net "WCLK", 0 0, L_000000000255b820;  1 drivers
v00000000025f48c0_0 .net "WCLKE", 0 0, o000000000259c198;  alias, 0 drivers
v00000000025f34c0_0 .net "WDATA", 15 0, o000000000259c1c8;  alias, 0 drivers
v00000000025f3ec0_0 .net "WDATA_I", 15 0, L_000000000255b7b0;  1 drivers
v00000000025f4140_0 .net "WE", 0 0, o000000000259c228;  alias, 0 drivers
v00000000025f4320_0 .net "WMASK_I", 15 0, L_000000000255be40;  1 drivers
v00000000025f4a00_0 .var/i "i", 31 0;
v00000000025f4e60 .array "memory", 255 0, 15 0;
E_0000000002562470 .event posedge, v00000000025f40a0_0;
E_0000000002562630 .event posedge, v00000000025f3100_0;
S_0000000000a10640 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0000000000a104c0;
 .timescale 0 0;
L_000000000255be40 .functor BUFZ 16, o000000000259bfb8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000025fc150 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0000000000a104c0;
 .timescale 0 0;
S_00000000025fc450 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0000000000a104c0;
 .timescale 0 0;
L_000000000255b7b0 .functor BUFZ 16, o000000000259c1c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_00000000025fb3d0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0000000000a104c0;
 .timescale 0 0;
L_000000000255ae80 .functor BUFZ 16, v00000000025f3060_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0000000000a0fec0 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o000000000259c708 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4be0_0 .net "BOOT", 0 0, o000000000259c708;  0 drivers
o000000000259c738 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f4f00_0 .net "S0", 0 0, o000000000259c738;  0 drivers
o000000000259c768 .functor BUFZ 1, C4<z>; HiZ drive
v00000000025f50e0_0 .net "S1", 0 0, o000000000259c768;  0 drivers
S_0000000000a10c40 .scope module, "top_ov7670" "top_ov7670" 3 11;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "ov7670_sioc"
    .port_info 3 /OUTPUT 1 "ov7670_siod"
    .port_info 4 /OUTPUT 1 "ov7670_rst_n"
    .port_info 5 /INPUT 1 "ov7670_vsync"
    .port_info 6 /INPUT 1 "ov7670_href"
    .port_info 7 /INPUT 1 "ov7670_pclk"
    .port_info 8 /OUTPUT 1 "ov7670_xclk"
    .port_info 9 /INPUT 3 "ov7670_d_msb"
    .port_info 10 /INPUT 2 "ov7670_d_lsb"
    .port_info 11 /OUTPUT 8 "led"
    .port_info 12 /OUTPUT 2 "vga_red_2b"
    .port_info 13 /OUTPUT 2 "vga_green_2b"
    .port_info 14 /OUTPUT 2 "vga_blue_2b"
    .port_info 15 /OUTPUT 1 "vga_hsync"
    .port_info 16 /OUTPUT 1 "vga_vsync"
P_00000000009f7fc0 .param/l "c_img_cols" 0 3 14, +C4<00000000000000000000000001010000>;
P_00000000009f7ff8 .param/l "c_img_pxls" 0 3 16, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000009f8030 .param/l "c_img_rows" 0 3 15, +C4<00000000000000000000000000111100>;
P_00000000009f8068 .param/l "c_nb_buf" 0 3 23, +C4<0000000000000000000000000000001100>;
P_00000000009f80a0 .param/l "c_nb_buf_blue" 0 3 21, +C4<00000000000000000000000000000100>;
P_00000000009f80d8 .param/l "c_nb_buf_green" 0 3 20, +C4<00000000000000000000000000000100>;
P_00000000009f8110 .param/l "c_nb_buf_red" 0 3 19, +C4<00000000000000000000000000000100>;
P_00000000009f8148 .param/l "c_nb_img_pxls" 0 3 17, +C4<00000000000000000000000000001101>;
o00000000025a0668 .functor BUFZ 3, C4<zzz>; HiZ drive
L_000000000255a710 .functor BUFZ 3, o00000000025a0668, C4<000>, C4<000>, C4<000>;
o00000000025a0638 .functor BUFZ 2, C4<zz>; HiZ drive
L_000000000255bf90 .functor BUFZ 2, o00000000025a0638, C4<00>, C4<00>, C4<00>;
L_0000000000a77a80 .functor BUFZ 1, L_0000000000a76e40, C4<0>, C4<0>, C4<0>;
L_0000000002630310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000260afc0_0 .net/2u *"_s12", 0 0, L_0000000002630310;  1 drivers
v000000000260a5c0_0 .net *"_s17", 1 0, L_000000000255bf90;  1 drivers
L_0000000002630358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000260b9c0_0 .net/2u *"_s21", 1 0, L_0000000002630358;  1 drivers
o00000000025a0548 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000260b6a0_0 name=_s35
v000000000260b060_0 .net *"_s42", 0 0, L_0000000000a77a80;  1 drivers
L_00000000026315e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000260a2a0_0 .net/2u *"_s46", 0 0, L_00000000026315e8;  1 drivers
v000000000260aac0_0 .net *"_s9", 2 0, L_000000000255a710;  1 drivers
v000000000260b100_0 .net "capture_addr", 12 0, L_000000000255c3f0;  1 drivers
v000000000260af20_0 .net "capture_data", 11 0, L_000000000261e0f0;  1 drivers
v000000000260a660_0 .net "capture_we", 0 0, L_000000000261ee10;  1 drivers
o00000000025a0188 .functor BUFZ 1, C4<z>; HiZ drive
v000000000260b920_0 .net "clk", 0 0, o00000000025a0188;  0 drivers
o000000000259c828 .functor BUFZ 1, C4<z>; HiZ drive
v000000000260b740_0 .net "clk100mhz", 0 0, o000000000259c828;  0 drivers
v0000000002609d00_0 .net "config_finished", 0 0, L_0000000000a76e40;  1 drivers
v000000000260ba60_0 .net "display_img_addr", 12 0, v00000000025f5220_0;  1 drivers
v0000000002609800_0 .net "display_img_pxl", 11 0, v0000000002607b40_0;  1 drivers
v000000000260ac00_0 .net "led", 7 0, L_000000000261d970;  1 drivers
v000000000260bba0_0 .net "orig_img_addr", 12 0, L_000000000255b350;  1 drivers
v000000000260a3e0_0 .net "orig_img_pxl", 11 0, v00000000025f78e0_0;  1 drivers
v000000000260b420_0 .net "ov7670_d", 7 0, L_000000000260c000;  1 drivers
v000000000260b4c0_0 .net "ov7670_d_lsb", 1 0, o00000000025a0638;  0 drivers
v000000000260b240_0 .net "ov7670_d_msb", 2 0, o00000000025a0668;  0 drivers
o000000000259d7e8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000260bc40_0 .net "ov7670_href", 0 0, o000000000259d7e8;  0 drivers
o000000000259d8d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002609c60_0 .net "ov7670_pclk", 0 0, o000000000259d8d8;  0 drivers
L_0000000002631318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000260b1a0_0 .net "ov7670_pwdn", 0 0, L_0000000002631318;  1 drivers
v000000000260a340_0 .net "ov7670_rst_n", 0 0, L_0000000000a772a0;  1 drivers
v0000000002609f80_0 .net "ov7670_sioc", 0 0, v0000000002606100_0;  1 drivers
v000000000260bce0_0 .net "ov7670_siod", 0 0, L_000000000261f6d0;  1 drivers
o000000000259da88 .functor BUFZ 1, C4<z>; HiZ drive
v000000000260bd80_0 .net "ov7670_vsync", 0 0, o000000000259da88;  0 drivers
v000000000260ad40_0 .net "ov7670_xclk", 0 0, L_000000000261f4f0;  1 drivers
v0000000002609ee0_0 .net "proc_img_addr", 12 0, L_000000000255b9e0;  1 drivers
v0000000002609bc0_0 .net "proc_img_pxl", 11 0, v0000000002609760_0;  1 drivers
v0000000002609a80_0 .net "proc_we", 0 0, v00000000026075a0_0;  1 drivers
L_00000000026315a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000260ab60_0 .net "resend", 0 0, L_00000000026315a0;  1 drivers
L_00000000026307d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000260b560_0 .net "rgbmode", 0 0, L_00000000026307d8;  1 drivers
o000000000259c9a8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000260bb00_0 .net "rst", 0 0, o000000000259c9a8;  0 drivers
v000000000260a480_0 .net "sdat_on", 0 0, v0000000002605660_0;  1 drivers
v000000000260b880_0 .net "sdat_out", 0 0, v0000000002604800_0;  1 drivers
L_00000000026303a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000000000260a200_0 .net "sw13_rgbmode", 2 0, L_00000000026303a0;  1 drivers
v00000000026098a0_0 .net "vga_blue", 3 0, v00000000025f6a80_0;  1 drivers
v000000000260b2e0_0 .net "vga_blue_2b", 1 0, L_000000000260c320;  1 drivers
v000000000260ade0_0 .net "vga_col", 9 0, L_000000000255bc10;  1 drivers
v000000000260b380_0 .net "vga_green", 3 0, v00000000025f6f80_0;  1 drivers
v000000000260a700_0 .net "vga_green_2b", 1 0, L_000000000260c5a0;  1 drivers
v0000000002609b20_0 .net "vga_hsync", 0 0, v0000000002608b80_0;  1 drivers
v000000000260b7e0_0 .net "vga_new_pxl", 0 0, L_000000000261f1d0;  1 drivers
v000000000260b600_0 .net "vga_red", 3 0, v00000000025f6260_0;  1 drivers
v000000000260a520_0 .net "vga_red_2b", 1 0, L_000000000260c6e0;  1 drivers
v000000000260a840_0 .net "vga_row", 9 0, L_000000000255af60;  1 drivers
v000000000260a8e0_0 .net "vga_visible", 0 0, L_000000000255b900;  1 drivers
v0000000002609da0_0 .net "vga_vsync", 0 0, v0000000002608860_0;  1 drivers
L_000000000260c6e0 .part v00000000025f6260_0, 2, 2;
L_000000000260c5a0 .part v00000000025f6f80_0, 2, 2;
L_000000000260c320 .part v00000000025f6a80_0, 2, 2;
L_000000000260c000 .concat8 [ 2 2 1 3], L_0000000002630358, L_000000000255bf90, L_0000000002630310, L_000000000255a710;
L_000000000261f6d0 .functor MUXZ 1, o00000000025a0548, v0000000002604800_0, v0000000002605660_0, C4<>;
L_000000000261d970 .concat8 [ 6 1 1 0], v00000000025f2980_0, L_00000000026315e8, L_0000000000a77a80;
S_00000000025fc5d0 .scope module, "I_ov_display" "vga_display" 3 131, 4 11 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "visible"
    .port_info 3 /INPUT 1 "new_pxl"
    .port_info 4 /INPUT 1 "hsync"
    .port_info 5 /INPUT 1 "vsync"
    .port_info 6 /INPUT 1 "rgbmode"
    .port_info 7 /INPUT 10 "col"
    .port_info 8 /INPUT 10 "row"
    .port_info 9 /INPUT 12 "frame_pixel"
    .port_info 10 /OUTPUT 13 "frame_addr"
    .port_info 11 /OUTPUT 4 "vga_red"
    .port_info 12 /OUTPUT 4 "vga_green"
    .port_info 13 /OUTPUT 4 "vga_blue"
P_0000000002437590 .param/l "c_img_cols" 0 4 26, +C4<00000000000000000000000001010000>;
P_00000000024375c8 .param/l "c_img_pxls" 0 4 28, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_0000000002437600 .param/l "c_img_rows" 0 4 27, +C4<00000000000000000000000000111100>;
P_0000000002437638 .param/l "c_nb_buf" 0 4 37, +C4<0000000000000000000000000000001100>;
P_0000000002437670 .param/l "c_nb_buf_blue" 0 4 35, +C4<00000000000000000000000000000100>;
P_00000000024376a8 .param/l "c_nb_buf_green" 0 4 34, +C4<00000000000000000000000000000100>;
P_00000000024376e0 .param/l "c_nb_buf_red" 0 4 33, +C4<00000000000000000000000000000100>;
P_0000000002437718 .param/l "c_nb_img_pxls" 0 4 29, +C4<00000000000000000000000000001101>;
v00000000025f5180_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v00000000025f39c0_0 .net "col", 9 0, L_000000000255bc10;  alias, 1 drivers
v00000000025f5220_0 .var "frame_addr", 12 0;
v00000000025f52c0_0 .net "frame_pixel", 11 0, v0000000002607b40_0;  alias, 1 drivers
v00000000025f5360_0 .net "hsync", 0 0, v0000000002608b80_0;  alias, 1 drivers
v00000000025f5400_0 .net "new_pxl", 0 0, L_000000000261f1d0;  alias, 1 drivers
v00000000025f6bc0_0 .net "rgbmode", 0 0, L_00000000026307d8;  alias, 1 drivers
v00000000025f73e0_0 .net "row", 9 0, L_000000000255af60;  alias, 1 drivers
v00000000025f7ca0_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
v00000000025f6a80_0 .var "vga_blue", 3 0;
v00000000025f6f80_0 .var "vga_green", 3 0;
v00000000025f6260_0 .var "vga_red", 3 0;
v00000000025f5fe0_0 .net "visible", 0 0, L_000000000255b900;  alias, 1 drivers
v00000000025f6580_0 .net "vsync", 0 0, v0000000002608860_0;  alias, 1 drivers
E_00000000025626f0/0 .event edge, v00000000025f6bc0_0, v00000000025f52c0_0, v00000000025f73e0_0, v00000000025f39c0_0;
E_00000000025626f0/1 .event edge, v00000000025f5fe0_0;
E_00000000025626f0 .event/or E_00000000025626f0/0, E_00000000025626f0/1;
E_0000000002561770 .event posedge, v00000000025f5180_0, v00000000025f7ca0_0;
S_00000000025fa7d0 .scope module, "cam_fb" "frame_buffer" 3 151, 5 11 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wea"
    .port_info 2 /INPUT 13 "addra"
    .port_info 3 /INPUT 12 "dina"
    .port_info 4 /INPUT 13 "addrb"
    .port_info 5 /OUTPUT 12 "doutb"
P_0000000002437760 .param/l "c_img_cols" 0 5 26, +C4<00000000000000000000000001010000>;
P_0000000002437798 .param/l "c_img_pxls" 0 5 28, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000024377d0 .param/l "c_img_rows" 0 5 27, +C4<00000000000000000000000000111100>;
P_0000000002437808 .param/l "c_nb_buf" 0 5 35, +C4<0000000000000000000000000000001100>;
P_0000000002437840 .param/l "c_nb_buf_blue" 0 5 33, +C4<00000000000000000000000000000100>;
P_0000000002437878 .param/l "c_nb_buf_green" 0 5 32, +C4<00000000000000000000000000000100>;
P_00000000024378b0 .param/l "c_nb_buf_red" 0 5 31, +C4<00000000000000000000000000000100>;
P_00000000024378e8 .param/l "c_nb_img_pxls" 0 5 29, +C4<00000000000000000000000000001101>;
v00000000025f6120_0 .net "addra", 12 0, L_000000000255c3f0;  alias, 1 drivers
v00000000025f5a40_0 .net "addrb", 12 0, L_000000000255b350;  alias, 1 drivers
v00000000025f6ee0_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v00000000025f7660_0 .net "dina", 11 0, L_000000000261e0f0;  alias, 1 drivers
v00000000025f78e0_0 .var "doutb", 11 0;
v00000000025f5f40 .array "ram", 0 4799, 11 0;
v00000000025f7f20_0 .net "wea", 0 0, L_000000000261ee10;  alias, 1 drivers
E_0000000002562970 .event posedge, v00000000025f5180_0;
S_00000000025fb550 .scope module, "capture" "ov7670_capture" 3 193, 6 11 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "pclk"
    .port_info 3 /INPUT 1 "href"
    .port_info 4 /INPUT 1 "vsync"
    .port_info 5 /INPUT 3 "sw13_rgbmode"
    .port_info 6 /OUTPUT 12 "dataout_test"
    .port_info 7 /OUTPUT 4 "led_test"
    .port_info 8 /INPUT 8 "data"
    .port_info 9 /OUTPUT 13 "addr"
    .port_info 10 /OUTPUT 12 "dout"
    .port_info 11 /OUTPUT 1 "we"
P_0000000002437930 .param/l "c_cnt_05seg_end" 0 6 86, +C4<00000010111110101111000010000000>;
P_0000000002437968 .param/l "c_img_cols" 0 6 27, +C4<00000000000000000000000001010000>;
P_00000000024379a0 .param/l "c_img_pxls" 0 6 29, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_00000000024379d8 .param/l "c_img_rows" 0 6 28, +C4<00000000000000000000000000111100>;
P_0000000002437a10 .param/l "c_nb_buf" 0 6 38, +C4<0000000000000000000000000000001100>;
P_0000000002437a48 .param/l "c_nb_buf_blue" 0 6 36, +C4<00000000000000000000000000000100>;
P_0000000002437a80 .param/l "c_nb_buf_green" 0 6 35, +C4<00000000000000000000000000000100>;
P_0000000002437ab8 .param/l "c_nb_buf_red" 0 6 34, +C4<00000000000000000000000000000100>;
P_0000000002437af0 .param/l "c_nb_img_pxls" 0 6 31, +C4<00000000000000000000000000001101>;
P_0000000002437b28 .param/l "c_nb_line_pxls" 0 6 30, +C4<00000000000000000000000000000111>;
L_000000000255abe0 .functor AND 1, v00000000025f13a0_0, v00000000025f1120_0, C4<1>, C4<1>;
L_000000000255b200 .functor AND 1, L_000000000255abe0, v00000000025f2480_0, C4<1>, C4<1>;
L_000000000255bcf0 .functor AND 1, L_000000000255b200, o000000000259da88, C4<1>, C4<1>;
L_0000000002630940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000255bf20 .functor XNOR 1, v00000000025f8420_0, L_0000000002630940, C4<0>, C4<0>;
L_000000000255c000 .functor AND 1, L_000000000255bf20, v00000000025f86a0_0, C4<1>, C4<1>;
L_0000000002630a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000255b270 .functor XNOR 1, v00000000025f8420_0, L_0000000002630a18, C4<0>, C4<0>;
L_000000000255a7f0 .functor AND 1, v00000000025f8560_0, L_000000000255b270, C4<1>, C4<1>;
L_0000000002630af0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000255b2e0 .functor XNOR 1, v00000000025f86a0_0, L_0000000002630af0, C4<0>, C4<0>;
L_000000000255bd60 .functor AND 1, v00000000025f8420_0, L_000000000255b2e0, C4<1>, C4<1>;
L_000000000255c3f0 .functor BUFZ 13, v00000000025f57c0_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000000000255c310 .functor AND 1, v00000000025f8600_0, v00000000025f7c00_0, C4<1>, C4<1>;
L_000000000255c460 .functor AND 1, L_000000000255c310, L_000000000261eaf0, C4<1>, C4<1>;
v00000000025f5b80_0 .net *"_s0", 0 0, L_000000000255abe0;  1 drivers
v00000000025f5ae0_0 .net *"_s10", 0 0, L_000000000255c000;  1 drivers
L_0000000002630988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f6800_0 .net/2u *"_s12", 0 0, L_0000000002630988;  1 drivers
L_00000000026309d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f6b20_0 .net/2u *"_s14", 0 0, L_00000000026309d0;  1 drivers
v00000000025f5860_0 .net/2u *"_s18", 0 0, L_0000000002630a18;  1 drivers
v00000000025f6300_0 .net *"_s2", 0 0, L_000000000255b200;  1 drivers
v00000000025f63a0_0 .net *"_s20", 0 0, L_000000000255b270;  1 drivers
v00000000025f6c60_0 .net *"_s22", 0 0, L_000000000255a7f0;  1 drivers
L_0000000002630a60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f7d40_0 .net/2u *"_s24", 0 0, L_0000000002630a60;  1 drivers
L_0000000002630aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f6d00_0 .net/2u *"_s26", 0 0, L_0000000002630aa8;  1 drivers
v00000000025f5e00_0 .net/2u *"_s30", 0 0, L_0000000002630af0;  1 drivers
v00000000025f7980_0 .net *"_s32", 0 0, L_000000000255b2e0;  1 drivers
v00000000025f61c0_0 .net *"_s34", 0 0, L_000000000255bd60;  1 drivers
L_0000000002630b38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f69e0_0 .net/2u *"_s36", 0 0, L_0000000002630b38;  1 drivers
L_0000000002630b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f7480_0 .net/2u *"_s38", 0 0, L_0000000002630b80;  1 drivers
L_0000000002630bc8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000000025f6440_0 .net/2u *"_s42", 6 0, L_0000000002630bc8;  1 drivers
L_0000000002631630 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000025f6da0_0 .net *"_s46", 31 0, L_0000000002631630;  1 drivers
L_0000000002630c10 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000025f5c20_0 .net/2u *"_s50", 31 0, L_0000000002630c10;  1 drivers
v00000000025f7ac0_0 .net *"_s52", 0 0, L_000000000261e690;  1 drivers
v00000000025f6620_0 .net *"_s54", 11 0, L_000000000261eff0;  1 drivers
L_0000000002630c58 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000000025f6e40_0 .net/2u *"_s56", 3 0, L_0000000002630c58;  1 drivers
v00000000025f5900_0 .net *"_s58", 11 0, L_000000000261f090;  1 drivers
v00000000025f59a0_0 .net/2u *"_s6", 0 0, L_0000000002630940;  1 drivers
v00000000025f7520_0 .net *"_s64", 0 0, L_000000000255c310;  1 drivers
v00000000025f5cc0_0 .net *"_s66", 0 0, L_000000000255c460;  1 drivers
L_0000000002630ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f64e0_0 .net/2u *"_s68", 0 0, L_0000000002630ca0;  1 drivers
L_0000000002630ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f7b60_0 .net/2u *"_s70", 0 0, L_0000000002630ce8;  1 drivers
v00000000025f66c0_0 .net *"_s8", 0 0, L_000000000255bf20;  1 drivers
v00000000025f7020_0 .net "addr", 12 0, L_000000000255c3f0;  alias, 1 drivers
v00000000025f7700_0 .var "blue", 3 0;
v00000000025f7a20_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v00000000025f77a0_0 .var "cnt_05seg", 25 0;
v00000000025f7c00_0 .var "cnt_byte", 0 0;
v00000000025f70c0_0 .var "cnt_clk", 4 0;
v00000000025f7160_0 .var "cnt_line_pxl", 6 0;
v00000000025f7e80_0 .var "cnt_line_totpxls", 6 0;
v00000000025f7200_0 .var "cnt_pclk_max", 4 0;
v00000000025f7de0_0 .var "cnt_pclk_max_freeze", 4 0;
v00000000025f57c0_0 .var "cnt_pxl", 12 0;
v00000000025f6760_0 .var "cnt_pxl_base", 12 0;
v00000000025f72a0_0 .net "data", 7 0, L_000000000260c000;  alias, 1 drivers
v00000000025f5d60_0 .var "data_rg1", 7 0;
v00000000025f7340_0 .var "data_rg2", 7 0;
v00000000025f75c0_0 .var "data_rg3", 7 0;
v00000000025f5ea0_0 .net "dataout_test", 11 0, L_000000000261e9b0;  1 drivers
v00000000025f7840_0 .net "dout", 11 0, L_000000000261e0f0;  alias, 1 drivers
v00000000025f6080_0 .var "gray", 7 0;
v00000000025f68a0_0 .var "green", 3 0;
v00000000025f6940_0 .net "href", 0 0, o000000000259d7e8;  alias, 0 drivers
v00000000025f82e0_0 .var "href_rg1", 0 0;
v00000000025f84c0_0 .var "href_rg2", 0 0;
v00000000025f8600_0 .var "href_rg3", 0 0;
v00000000025f81a0_0 .var "led_test", 3 0;
v00000000025f8240_0 .net "pclk", 0 0, o000000000259d8d8;  alias, 0 drivers
v00000000025f8380_0 .net "pclk_fall", 0 0, L_000000000261ea50;  1 drivers
v00000000025f8560_0 .var "pclk_rg1", 0 0;
v00000000025f8420_0 .var "pclk_rg2", 0 0;
v00000000025f86a0_0 .var "pclk_rg3", 0 0;
v00000000025f7fc0_0 .net "pclk_rise", 0 0, L_000000000261eaf0;  1 drivers
v00000000025f8060_0 .net "pclk_rise_prev", 0 0, L_000000000261eeb0;  1 drivers
v00000000025f8100_0 .var "red", 3 0;
v00000000025f1260_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
v00000000025f1440_0 .net "sw13_rgbmode", 2 0, L_00000000026303a0;  alias, 1 drivers
v00000000025f2340_0 .net "vsync", 0 0, o000000000259da88;  alias, 0 drivers
v00000000025f0e00_0 .net "vsync_3up", 0 0, L_000000000255bcf0;  1 drivers
v00000000025f2480_0 .var "vsync_rg1", 0 0;
v00000000025f1120_0 .var "vsync_rg2", 0 0;
v00000000025f13a0_0 .var "vsync_rg3", 0 0;
v00000000025f0cc0_0 .net "we", 0 0, L_000000000261ee10;  alias, 1 drivers
L_000000000261ea50 .functor MUXZ 1, L_00000000026309d0, L_0000000002630988, L_000000000255c000, C4<>;
L_000000000261eeb0 .functor MUXZ 1, L_0000000002630aa8, L_0000000002630a60, L_000000000255a7f0, C4<>;
L_000000000261eaf0 .functor MUXZ 1, L_0000000002630b80, L_0000000002630b38, L_000000000255bd60, C4<>;
L_000000000261e9b0 .concat [ 5 7 0 0], v00000000025f7de0_0, L_0000000002630bc8;
L_000000000261e690 .cmp/gt 32, L_0000000002630c10, L_0000000002631630;
L_000000000261eff0 .concat [ 4 4 4 0], v00000000025f7700_0, v00000000025f68a0_0, v00000000025f8100_0;
L_000000000261f090 .concat [ 8 4 0 0], v00000000025f6080_0, L_0000000002630c58;
L_000000000261e0f0 .functor MUXZ 12, L_000000000261f090, L_000000000261eff0, L_000000000261e690, C4<>;
L_000000000261ee10 .functor MUXZ 1, L_0000000002630ce8, L_0000000002630ca0, L_000000000255c460, C4<>;
S_00000000025fbb50 .scope module, "controller" "ov7670_top_ctrl" 3 209, 7 12 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "resend"
    .port_info 3 /OUTPUT 6 "cnt_reg_test"
    .port_info 4 /OUTPUT 1 "done"
    .port_info 5 /OUTPUT 1 "sclk"
    .port_info 6 /OUTPUT 1 "sdat_on"
    .port_info 7 /OUTPUT 1 "sdat_out"
    .port_info 8 /OUTPUT 1 "ov7670_rst_n"
    .port_info 9 /OUTPUT 1 "ov7670_clk"
    .port_info 10 /OUTPUT 1 "ov7670_pwdn"
v00000000026067e0_0 .net "addr", 7 0, L_0000000000a76f20;  1 drivers
v0000000002604ee0_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v00000000026066a0_0 .net "cnt_reg_test", 5 0, v00000000025f2980_0;  1 drivers
v0000000002605a20_0 .net "data_wr", 7 0, L_000000000261ddd0;  1 drivers
v0000000002604f80_0 .net "done", 0 0, L_0000000000a76e40;  alias, 1 drivers
L_0000000002631360 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v0000000002606740_0 .net "id", 6 0, L_0000000002631360;  1 drivers
v0000000002606880_0 .net "ov7670_clk", 0 0, L_000000000261f4f0;  alias, 1 drivers
v0000000002605160_0 .net "ov7670_pwdn", 0 0, L_0000000002631318;  alias, 1 drivers
v00000000026069c0_0 .net "ov7670_rst_n", 0 0, L_0000000000a772a0;  alias, 1 drivers
v00000000026049e0_0 .net "resend", 0 0, L_00000000026315a0;  alias, 1 drivers
v0000000002606a60_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
v00000000026057a0_0 .net "sccb_ready", 0 0, L_000000000261ec30;  1 drivers
v0000000002605020_0 .net "sclk", 0 0, v0000000002606100_0;  alias, 1 drivers
v0000000002604c60_0 .net "sdat_on", 0 0, v0000000002605660_0;  alias, 1 drivers
v0000000002605200_0 .net "sdat_out", 0 0, v0000000002604800_0;  alias, 1 drivers
v00000000026052a0_0 .net "start_tx", 0 0, L_0000000000a77000;  1 drivers
S_00000000025fadd0 .scope module, "i_regs" "ov7670_ctrl_reg" 7 52, 8 24 0, S_00000000025fbb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "resend"
    .port_info 3 /INPUT 1 "sccb_ready"
    .port_info 4 /OUTPUT 6 "cnt_reg_test"
    .port_info 5 /OUTPUT 1 "start_tx"
    .port_info 6 /OUTPUT 1 "done"
    .port_info 7 /OUTPUT 7 "id"
    .port_info 8 /OUTPUT 8 "addr"
    .port_info 9 /OUTPUT 8 "data_wr"
    .port_info 10 /OUTPUT 1 "ov7670_rst_n"
    .port_info 11 /OUTPUT 1 "ov7670_clk"
    .port_info 12 /OUTPUT 1 "ov7670_pwdn"
P_0000000002437c40 .param/l "DONE_ST" 0 8 79, +C4<00000000000000000000000000000100>;
P_0000000002437c78 .param/l "RSTCAM_ST" 0 8 75, +C4<00000000000000000000000000000000>;
P_0000000002437cb0 .param/l "WAIT_RSTCAM_ST" 0 8 76, +C4<00000000000000000000000000000001>;
P_0000000002437ce8 .param/l "WAIT_ST" 0 8 77, +C4<00000000000000000000000000000010>;
P_0000000002437d20 .param/l "WRITE_REG_ST" 0 8 78, +C4<00000000000000000000000000000011>;
P_0000000002437d58 .param/l "c_end300ms" 0 8 64, +C4<00000001110010011100001110000000>;
P_0000000002437d90 .param/l "c_id_write" 0 8 69, C4<0100001>;
L_0000000000a76f20 .functor BUFZ 8, L_000000000261f630, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000a772a0 .functor BUFZ 1, v00000000025f1b20_0, C4<0>, C4<0>, C4<0>;
L_0000000000a76e40 .functor BUFZ 1, L_000000000261fb30, C4<0>, C4<0>, C4<0>;
L_0000000000a77000 .functor BUFZ 1, v00000000025f1d00_0, C4<0>, C4<0>, C4<0>;
v00000000025f22a0_0 .net *"_s21", 3 0, L_000000000261fc70;  1 drivers
L_00000000026313a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000000025f1940_0 .net/2u *"_s22", 3 0, L_00000000026313a8;  1 drivers
v00000000025f2200_0 .net *"_s24", 0 0, L_000000000261dc90;  1 drivers
L_00000000026313f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f0b80_0 .net/2u *"_s26", 0 0, L_00000000026313f0;  1 drivers
L_0000000002631438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f2c00_0 .net/2u *"_s28", 0 0, L_0000000002631438;  1 drivers
v00000000025f19e0_0 .net *"_s32", 31 0, L_000000000261e5f0;  1 drivers
L_0000000002631480 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000000025f0d60_0 .net *"_s35", 6 0, L_0000000002631480;  1 drivers
L_00000000026314c8 .functor BUFT 1, C4<00000001110010011100001110000000>, C4<0>, C4<0>, C4<0>;
v00000000025f23e0_0 .net/2u *"_s36", 31 0, L_00000000026314c8;  1 drivers
v00000000025f1bc0_0 .net *"_s38", 0 0, L_000000000261e2d0;  1 drivers
L_0000000002631510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f1f80_0 .net/2u *"_s40", 0 0, L_0000000002631510;  1 drivers
L_0000000002631558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f11c0_0 .net/2u *"_s42", 0 0, L_0000000002631558;  1 drivers
v00000000025f0a40_0 .net "addr", 7 0, L_0000000000a76f20;  alias, 1 drivers
v00000000025f2520_0 .net "addr_aux", 7 0, L_000000000261f630;  1 drivers
v00000000025f1da0_0 .net "alltx_done", 0 0, L_000000000261fb30;  1 drivers
v00000000025f1b20_0 .var "cam_rst_n", 0 0;
v00000000025f0c20_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v00000000025f2160_0 .var "cnt300ms", 24 0;
v00000000025f2ac0_0 .var "cnt_cam_clk", 2 0;
v00000000025f2980_0 .var "cnt_reg", 5 0;
v00000000025f2ca0_0 .net "cnt_reg_test", 5 0, v00000000025f2980_0;  alias, 1 drivers
v00000000025f2660_0 .net "data_wr", 7 0, L_000000000261ddd0;  alias, 1 drivers
v00000000025f2020_0 .net "done", 0 0, L_0000000000a76e40;  alias, 1 drivers
v00000000025f0ea0_0 .var "ena_cnt300ms", 0 0;
v00000000025f1300_0 .net "end300ms", 0 0, L_000000000261ed70;  1 drivers
v00000000025f1760_0 .net "id", 6 0, L_0000000002631360;  alias, 1 drivers
v00000000025f0ae0_0 .var "nx_ctrl_st", 2 0;
v00000000025f1c60_0 .net "ov7670_clk", 0 0, L_000000000261f4f0;  alias, 1 drivers
v00000000025f20c0_0 .net "ov7670_pwdn", 0 0, L_0000000002631318;  alias, 1 drivers
v00000000025f2700_0 .net "ov7670_rst_n", 0 0, L_0000000000a772a0;  alias, 1 drivers
v00000000025f25c0_0 .var "pr_ctrl_st", 2 0;
v00000000025f27a0_0 .var "reg_i", 15 0;
v00000000025f2a20_0 .var "reg_rom", 15 0;
v00000000025f07c0_0 .net "resend", 0 0, L_00000000026315a0;  alias, 1 drivers
v00000000025f2840_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
v00000000025f0f40_0 .net "sccb_ready", 0 0, L_000000000261ec30;  alias, 1 drivers
v00000000025f2b60_0 .net "start_tx", 0 0, L_0000000000a77000;  alias, 1 drivers
v00000000025f1d00_0 .var "start_tx_aux", 0 0;
E_00000000025635b0 .event edge, v00000000025f1300_0, v00000000025f0f40_0, v00000000025f1da0_0, v00000000025f25c0_0;
E_0000000002562bb0 .event edge, v00000000025f2980_0;
L_000000000261f4f0 .part v00000000025f2ac0_0, 1, 1;
L_000000000261f630 .part v00000000025f27a0_0, 8, 8;
L_000000000261ddd0 .part v00000000025f27a0_0, 0, 8;
L_000000000261fc70 .part L_000000000261f630, 4, 4;
L_000000000261dc90 .cmp/eq 4, L_000000000261fc70, L_00000000026313a8;
L_000000000261fb30 .functor MUXZ 1, L_0000000002631438, L_00000000026313f0, L_000000000261dc90, C4<>;
L_000000000261e5f0 .concat [ 25 7 0 0], v00000000025f2160_0, L_0000000002631480;
L_000000000261e2d0 .cmp/eq 32, L_000000000261e5f0, L_00000000026314c8;
L_000000000261ed70 .functor MUXZ 1, L_0000000002631558, L_0000000002631510, L_000000000261e2d0, C4<>;
S_00000000025fac50 .scope module, "i_sccb" "sccb_master" 7 35, 9 56 0, S_00000000025fbb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "start_tx"
    .port_info 3 /INPUT 7 "id"
    .port_info 4 /INPUT 8 "addr"
    .port_info 5 /INPUT 8 "data_wr"
    .port_info 6 /OUTPUT 1 "ready"
    .port_info 7 /OUTPUT 1 "finish_tx"
    .port_info 8 /OUTPUT 1 "sclk"
    .port_info 9 /OUTPUT 1 "sdat_on"
    .port_info 10 /OUTPUT 1 "sdat_out"
P_0000000000a11b80 .param/l "DNTC_ST" 0 9 118, +C4<00000000000000000000000000000011>;
P_0000000000a11bb8 .param/l "END_SEQ_ST" 0 9 119, +C4<00000000000000000000000000000100>;
P_0000000000a11bf0 .param/l "IDLE_ST" 0 9 115, +C4<00000000000000000000000000000000>;
P_0000000000a11c28 .param/l "INIT_SEQ_ST" 0 9 116, +C4<00000000000000000000000000000001>;
P_0000000000a11c60 .param/l "SEND_BYTE_ST" 0 9 117, +C4<00000000000000000000000000000010>;
P_0000000000a11c98 .param/l "c_clk_period" 0 9 60, +C4<00000000000000000000000000001010>;
P_0000000000a11cd0 .param/l "c_nb_cnt_sclk_div4" 0 9 69, +C4<00000000000000000000000000000111>;
P_0000000000a11d08 .param/l "c_off" 0 9 58, C4<0>;
P_0000000000a11d40 .param/l "c_on" 0 9 59, C4<1>;
P_0000000000a11d78 .param/l "c_sclk_div4_endcnt" 0 9 67, +C4<00000000000000000000000001000001>;
P_0000000000a11db0 .param/l "c_sclk_period_div4" 0 9 62, +C4<00000000000000000000001010001010>;
L_0000000002630d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000000000255c540 .functor XNOR 1, o000000000259c9a8, L_0000000002630d30, C4<0>, C4<0>;
L_0000000002630ee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000255c5b0 .functor XNOR 1, L_000000000261f310, L_0000000002630ee0, C4<0>, C4<0>;
L_000000000255c2a0 .functor AND 1, L_000000000255c5b0, L_000000000261ecd0, C4<1>, C4<1>;
L_0000000002631048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000255c380 .functor XNOR 1, L_000000000261e190, L_0000000002631048, C4<0>, C4<0>;
L_0000000000a76d60 .functor AND 1, L_000000000255c380, L_000000000261eb90, C4<1>, C4<1>;
L_0000000002631240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000000a76dd0 .functor XNOR 1, v0000000002605de0_0, L_0000000002631240, C4<0>, C4<0>;
L_0000000000a76eb0 .functor AND 1, L_000000000261f450, L_0000000000a76dd0, C4<1>, C4<1>;
v00000000025f1a80_0 .net/2u *"_s0", 0 0, L_0000000002630d30;  1 drivers
L_0000000002630dc0 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000025f28e0_0 .net *"_s11", 24 0, L_0000000002630dc0;  1 drivers
L_0000000002630e08 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v00000000025f0fe0_0 .net/2u *"_s12", 31 0, L_0000000002630e08;  1 drivers
v00000000025f2d40_0 .net *"_s14", 0 0, L_000000000261e7d0;  1 drivers
L_0000000002630e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f1080_0 .net/2u *"_s16", 0 0, L_0000000002630e50;  1 drivers
L_0000000002630e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f14e0_0 .net/2u *"_s18", 0 0, L_0000000002630e98;  1 drivers
v00000000025f1580_0 .net *"_s2", 0 0, L_000000000255c540;  1 drivers
v00000000025f1620_0 .net/2u *"_s22", 0 0, L_0000000002630ee0;  1 drivers
v00000000025f1e40_0 .net *"_s24", 0 0, L_000000000255c5b0;  1 drivers
v00000000025f2de0_0 .net *"_s26", 31 0, L_000000000261d8d0;  1 drivers
L_0000000002630f28 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000025f2e80_0 .net *"_s29", 29 0, L_0000000002630f28;  1 drivers
L_0000000002630f70 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000025f1ee0_0 .net/2u *"_s30", 31 0, L_0000000002630f70;  1 drivers
v00000000025f2f20_0 .net *"_s32", 0 0, L_000000000261ecd0;  1 drivers
v00000000025f1800_0 .net *"_s34", 0 0, L_000000000255c2a0;  1 drivers
L_0000000002630fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000025f16c0_0 .net/2u *"_s36", 0 0, L_0000000002630fb8;  1 drivers
L_0000000002631000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f0860_0 .net/2u *"_s38", 0 0, L_0000000002631000;  1 drivers
L_0000000002630d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000025f0900_0 .net/2u *"_s4", 0 0, L_0000000002630d78;  1 drivers
v00000000025f09a0_0 .net/2u *"_s42", 0 0, L_0000000002631048;  1 drivers
v00000000025f18a0_0 .net *"_s44", 0 0, L_000000000255c380;  1 drivers
v0000000002606380_0 .net *"_s46", 31 0, L_000000000261dab0;  1 drivers
L_0000000002631090 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002606c40_0 .net *"_s49", 28 0, L_0000000002631090;  1 drivers
L_00000000026310d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002606ec0_0 .net/2u *"_s50", 31 0, L_00000000026310d8;  1 drivers
v0000000002605fc0_0 .net *"_s52", 0 0, L_000000000261eb90;  1 drivers
v0000000002605340_0 .net *"_s54", 0 0, L_0000000000a76d60;  1 drivers
L_0000000002631120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000026053e0_0 .net/2u *"_s56", 0 0, L_0000000002631120;  1 drivers
L_0000000002631168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026062e0_0 .net/2u *"_s58", 0 0, L_0000000002631168;  1 drivers
v00000000026061a0_0 .net *"_s62", 31 0, L_000000000261f3b0;  1 drivers
L_00000000026311b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002606d80_0 .net *"_s65", 29 0, L_00000000026311b0;  1 drivers
L_00000000026311f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002606600_0 .net/2u *"_s66", 31 0, L_00000000026311f8;  1 drivers
v0000000002605480_0 .net *"_s68", 0 0, L_000000000261f450;  1 drivers
v0000000002606ce0_0 .net/2u *"_s70", 0 0, L_0000000002631240;  1 drivers
v0000000002604d00_0 .net *"_s72", 0 0, L_0000000000a76dd0;  1 drivers
v00000000026050c0_0 .net *"_s74", 0 0, L_0000000000a76eb0;  1 drivers
L_0000000002631288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002604da0_0 .net/2u *"_s76", 0 0, L_0000000002631288;  1 drivers
L_00000000026312d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002606420_0 .net/2u *"_s78", 0 0, L_00000000026312d0;  1 drivers
v0000000002605c00_0 .net *"_s8", 31 0, L_000000000261dfb0;  1 drivers
v0000000002606060_0 .net "addr", 7 0, L_0000000000a76f20;  alias, 1 drivers
v0000000002605ca0_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v0000000002605ac0_0 .var "clr_datarg", 0 0;
v00000000026048a0_0 .var "cnt_4sclk", 1 0;
v0000000002604b20_0 .var "cnt_8bits", 2 0;
v0000000002605520_0 .net "cnt_8bits_end", 0 0, L_000000000261e370;  1 drivers
v0000000002605b60_0 .var "cnt_phases", 1 0;
v0000000002605700_0 .var "cnt_sclk_div4", 6 0;
v0000000002605d40_0 .net "data_wr", 7 0, L_000000000261ddd0;  alias, 1 drivers
v0000000002604e40_0 .var "finish_tx", 0 0;
v00000000026055c0_0 .net "id", 6 0, L_0000000002631360;  alias, 1 drivers
v0000000002605de0_0 .var "new_phase", 0 0;
v0000000002606920_0 .var "nx_sccb_st", 2 0;
v0000000002606e20_0 .net "phases_end", 0 0, L_000000000261dd30;  1 drivers
v0000000002605e80_0 .var "pr_sccb_st", 2 0;
v0000000002605f20_0 .net "ready", 0 0, L_000000000261ec30;  alias, 1 drivers
v0000000002604bc0_0 .var "ready_aux", 0 0;
v0000000002606f60_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
v0000000002604a80_0 .var "save_indata", 0 0;
v0000000002606100_0 .var "sclk", 0 0;
v00000000026064c0_0 .net "sclk_div4_end", 0 0, L_000000000261f310;  1 drivers
v0000000002606b00_0 .net "sclk_end", 0 0, L_000000000261e190;  1 drivers
v0000000002605660_0 .var "sdat_on", 0 0;
v0000000002604800_0 .var "sdat_out", 0 0;
v0000000002606240_0 .var "send_data", 0 0;
v0000000002604940_0 .var "send_rg", 23 0;
v0000000002606560_0 .net "start_tx", 0 0, L_0000000000a77000;  alias, 1 drivers
E_00000000025627b0/0 .event edge, v0000000002605520_0, v0000000002605b60_0, v0000000002604b20_0, v0000000002604940_0;
E_00000000025627b0/1 .event edge, v0000000002606b00_0, v00000000026048a0_0, v00000000025f2b60_0, v0000000002605e80_0;
E_00000000025627b0 .event/or E_00000000025627b0/0, E_00000000025627b0/1;
L_000000000261ec30 .functor MUXZ 1, L_0000000002630d78, v0000000002604bc0_0, L_000000000255c540, C4<>;
L_000000000261dfb0 .concat [ 7 25 0 0], v0000000002605700_0, L_0000000002630dc0;
L_000000000261e7d0 .cmp/eq 32, L_000000000261dfb0, L_0000000002630e08;
L_000000000261f310 .functor MUXZ 1, L_0000000002630e98, L_0000000002630e50, L_000000000261e7d0, C4<>;
L_000000000261d8d0 .concat [ 2 30 0 0], v00000000026048a0_0, L_0000000002630f28;
L_000000000261ecd0 .cmp/eq 32, L_000000000261d8d0, L_0000000002630f70;
L_000000000261e190 .functor MUXZ 1, L_0000000002631000, L_0000000002630fb8, L_000000000255c2a0, C4<>;
L_000000000261dab0 .concat [ 3 29 0 0], v0000000002604b20_0, L_0000000002631090;
L_000000000261eb90 .cmp/eq 32, L_000000000261dab0, L_00000000026310d8;
L_000000000261e370 .functor MUXZ 1, L_0000000002631168, L_0000000002631120, L_0000000000a76d60, C4<>;
L_000000000261f3b0 .concat [ 2 30 0 0], v0000000002605b60_0, L_00000000026311b0;
L_000000000261f450 .cmp/eq 32, L_000000000261f3b0, L_00000000026311f8;
L_000000000261dd30 .functor MUXZ 1, L_00000000026312d0, L_0000000002631288, L_0000000000a76eb0, C4<>;
S_00000000025fc2d0 .scope module, "i_vga" "vga_sync" 3 117, 10 8 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "visible"
    .port_info 3 /OUTPUT 1 "new_pxl"
    .port_info 4 /OUTPUT 1 "hsync"
    .port_info 5 /OUTPUT 1 "vsync"
    .port_info 6 /OUTPUT 10 "col"
    .port_info 7 /OUTPUT 10 "row"
P_0000000000a12000 .param/l "c_freq_vga" 0 10 44, +C4<0000000000000000000000000000000000000001011111010111100001000000>;
P_0000000000a12038 .param/l "c_line_2_fporch" 0 10 25, +C4<000000000000000000000000111101001>;
P_0000000000a12070 .param/l "c_line_2_synch" 0 10 28, +C4<0000000000000000000000000111101011>;
P_0000000000a120a8 .param/l "c_line_bporch" 0 10 32, +C4<00000000000000000000000000000011101>;
P_0000000000a120e0 .param/l "c_line_fporch" 0 10 23, +C4<00000000000000000000000000001001>;
P_0000000000a12118 .param/l "c_line_synch" 0 10 26, +C4<00000000000000000000000000000010>;
P_0000000000a12150 .param/l "c_line_total" 0 10 30, +C4<00000000000000000000001000001000>;
P_0000000000a12188 .param/l "c_line_visible" 0 10 22, +C4<00000000000000000000000111100000>;
P_0000000000a121c0 .param/l "c_nb_blue" 0 10 41, +C4<00000000000000000000000000000100>;
P_0000000000a121f8 .param/l "c_nb_green" 0 10 40, +C4<00000000000000000000000000000100>;
P_0000000000a12230 .param/l "c_nb_lines" 0 10 36, +C4<00000000000000000000000000001010>;
P_0000000000a12268 .param/l "c_nb_pxls" 0 10 35, +C4<00000000000000000000000000001010>;
P_0000000000a122a0 .param/l "c_nb_red" 0 10 39, +C4<00000000000000000000000000000100>;
P_0000000000a122d8 .param/l "c_pxl_2_fporch" 0 10 13, +C4<000000000000000000000001010010000>;
P_0000000000a12310 .param/l "c_pxl_2_synch" 0 10 16, +C4<0000000000000000000000001011110000>;
P_0000000000a12348 .param/l "c_pxl_bporch" 0 10 20, +C4<00000000000000000000000000000110000>;
P_0000000000a12380 .param/l "c_pxl_fporch" 0 10 11, +C4<00000000000000000000000000010000>;
P_0000000000a123b8 .param/l "c_pxl_synch" 0 10 14, +C4<00000000000000000000000001100000>;
P_0000000000a123f0 .param/l "c_pxl_total" 0 10 18, +C4<00000000000000000000001100100000>;
P_0000000000a12428 .param/l "c_pxl_visible" 0 10 10, +C4<00000000000000000000001010000000>;
P_0000000000a12460 .param/l "c_synch_act" 0 10 47, +C4<00000000000000000000000000000000>;
L_000000000255bc10 .functor BUFZ 10, v0000000002608ae0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000000000255af60 .functor BUFZ 10, v0000000002609440_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_000000000255b900 .functor AND 1, v0000000002608040_0, v00000000026089a0_0, C4<1>, C4<1>;
L_000000000255afd0 .functor AND 1, L_000000000261f590, L_000000000261f1d0, C4<1>, C4<1>;
v0000000002605840_0 .net *"_s0", 31 0, L_000000000260c460;  1 drivers
L_0000000002630550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026058e0_0 .net/2u *"_s10", 0 0, L_0000000002630550;  1 drivers
v0000000002606ba0_0 .net *"_s20", 31 0, L_000000000261ef50;  1 drivers
L_0000000002630598 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002605980_0 .net *"_s23", 21 0, L_0000000002630598;  1 drivers
L_00000000026305e0 .functor BUFT 1, C4<00000000000000000000001100011111>, C4<0>, C4<0>, C4<0>;
v0000000002609300_0 .net/2u *"_s24", 31 0, L_00000000026305e0;  1 drivers
v0000000002608fe0_0 .net *"_s26", 0 0, L_000000000261f130;  1 drivers
L_0000000002630628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000026091c0_0 .net/2u *"_s28", 0 0, L_0000000002630628;  1 drivers
L_0000000002630478 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002607e60_0 .net *"_s3", 29 0, L_0000000002630478;  1 drivers
L_0000000002630670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026093a0_0 .net/2u *"_s30", 0 0, L_0000000002630670;  1 drivers
v0000000002607280_0 .net *"_s36", 31 0, L_000000000261e050;  1 drivers
L_00000000026306b8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002607fa0_0 .net *"_s39", 21 0, L_00000000026306b8;  1 drivers
L_00000000026304c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002607320_0 .net/2u *"_s4", 31 0, L_00000000026304c0;  1 drivers
L_0000000002630700 .functor BUFT 1, C4<00000000000000000000001000000111>, C4<0>, C4<0>, C4<0>;
v0000000002608400_0 .net/2u *"_s40", 31 0, L_0000000002630700;  1 drivers
v0000000002609580_0 .net *"_s42", 0 0, L_000000000261f270;  1 drivers
L_0000000002630748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002607f00_0 .net/2u *"_s44", 0 0, L_0000000002630748;  1 drivers
L_0000000002630790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026073c0_0 .net/2u *"_s46", 0 0, L_0000000002630790;  1 drivers
v0000000002607780_0 .net *"_s6", 0 0, L_000000000261e910;  1 drivers
L_0000000002630508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002608720_0 .net/2u *"_s8", 0 0, L_0000000002630508;  1 drivers
v0000000002608900_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v00000000026084a0_0 .var "cnt_clk", 1 0;
v0000000002609440_0 .var "cnt_line", 9 0;
v0000000002608ae0_0 .var "cnt_pxl", 9 0;
v00000000026080e0_0 .net "col", 9 0, L_000000000255bc10;  alias, 1 drivers
v0000000002608a40_0 .net "end_cnt_line", 0 0, L_000000000261e230;  1 drivers
v0000000002607dc0_0 .net "end_cnt_pxl", 0 0, L_000000000261f590;  1 drivers
v0000000002608b80_0 .var "hsync", 0 0;
v0000000002607820_0 .net "new_line", 0 0, L_000000000255afd0;  1 drivers
v0000000002609620_0 .net "new_pxl", 0 0, L_000000000261f1d0;  alias, 1 drivers
v00000000026087c0_0 .net "row", 9 0, L_000000000255af60;  alias, 1 drivers
v0000000002608c20_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
v00000000026078c0_0 .net "visible", 0 0, L_000000000255b900;  alias, 1 drivers
v00000000026089a0_0 .var "visible_line", 0 0;
v0000000002608040_0 .var "visible_pxl", 0 0;
v0000000002608860_0 .var "vsync", 0 0;
E_0000000002562c70 .event edge, v0000000002609440_0, v00000000025f7ca0_0;
E_0000000002562af0 .event edge, v0000000002608ae0_0, v00000000025f7ca0_0;
L_000000000260c460 .concat [ 2 30 0 0], v00000000026084a0_0, L_0000000002630478;
L_000000000261e910 .cmp/eq 32, L_000000000260c460, L_00000000026304c0;
L_000000000261f1d0 .functor MUXZ 1, L_0000000002630550, L_0000000002630508, L_000000000261e910, C4<>;
L_000000000261ef50 .concat [ 10 22 0 0], v0000000002608ae0_0, L_0000000002630598;
L_000000000261f130 .cmp/eq 32, L_000000000261ef50, L_00000000026305e0;
L_000000000261f590 .functor MUXZ 1, L_0000000002630670, L_0000000002630628, L_000000000261f130, C4<>;
L_000000000261e050 .concat [ 10 22 0 0], v0000000002609440_0, L_00000000026306b8;
L_000000000261f270 .cmp/eq 32, L_000000000261e050, L_0000000002630700;
L_000000000261e230 .functor MUXZ 1, L_0000000002630790, L_0000000002630748, L_000000000261f270, C4<>;
S_00000000025fb6d0 .scope module, "img_proc" "color_proc" 3 164, 11 12 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 12 "orig_img_pxl"
    .port_info 3 /OUTPUT 13 "orig_img_addr"
    .port_info 4 /OUTPUT 1 "proc_we"
    .port_info 5 /OUTPUT 12 "proc_img_pxl"
    .port_info 6 /OUTPUT 13 "proc_img_addr"
P_0000000000a126b0 .param/l "c_img_cols" 0 11 27, +C4<00000000000000000000000001010000>;
P_0000000000a126e8 .param/l "c_img_pxls" 0 11 29, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_0000000000a12720 .param/l "c_img_rows" 0 11 28, +C4<00000000000000000000000000111100>;
P_0000000000a12758 .param/l "c_nb_buf" 0 11 36, +C4<0000000000000000000000000000001100>;
P_0000000000a12790 .param/l "c_nb_buf_blue" 0 11 34, +C4<00000000000000000000000000000100>;
P_0000000000a127c8 .param/l "c_nb_buf_green" 0 11 33, +C4<00000000000000000000000000000100>;
P_0000000000a12800 .param/l "c_nb_buf_red" 0 11 32, +C4<00000000000000000000000000000100>;
P_0000000000a12838 .param/l "c_nb_img_pxls" 0 11 30, +C4<00000000000000000000000000001101>;
L_000000000255b350 .functor BUFZ 13, v0000000002608e00_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
L_000000000255b9e0 .functor BUFZ 13, v0000000002607460_0, C4<0000000000000>, C4<0000000000000>, C4<0000000000000>;
v0000000002608180_0 .net *"_s0", 63 0, L_000000000261dbf0;  1 drivers
L_00000000026308f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026094e0_0 .net/2u *"_s10", 0 0, L_00000000026308f8;  1 drivers
L_0000000002630820 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002609120_0 .net *"_s3", 50 0, L_0000000002630820;  1 drivers
L_0000000002630868 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000001001010111111>, C4<0>, C4<0>, C4<0>;
v0000000002608220_0 .net/2u *"_s4", 63 0, L_0000000002630868;  1 drivers
v0000000002608cc0_0 .net *"_s6", 0 0, L_000000000261e410;  1 drivers
L_00000000026308b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002607960_0 .net/2u *"_s8", 0 0, L_00000000026308b0;  1 drivers
v0000000002608360_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v0000000002608e00_0 .var "cnt_pxl", 12 0;
v0000000002607460_0 .var "cnt_pxl_proc", 12 0;
v0000000002608540_0 .net "end_pxl_cnt", 0 0, L_000000000261d830;  1 drivers
v0000000002609260_0 .net "orig_img_addr", 12 0, L_000000000255b350;  alias, 1 drivers
v00000000026096c0_0 .net "orig_img_pxl", 11 0, v00000000025f78e0_0;  alias, 1 drivers
v00000000026082c0_0 .net "proc_img_addr", 12 0, L_000000000255b9e0;  alias, 1 drivers
v0000000002609760_0 .var "proc_img_pxl", 11 0;
v00000000026075a0_0 .var "proc_we", 0 0;
v0000000002607aa0_0 .net "rst", 0 0, o000000000259c9a8;  alias, 0 drivers
E_0000000002562cb0 .event edge, v00000000025f78e0_0;
L_000000000261dbf0 .concat [ 13 51 0 0], v0000000002608e00_0, L_0000000002630820;
L_000000000261e410 .cmp/eq 64, L_000000000261dbf0, L_0000000002630868;
L_000000000261d830 .functor MUXZ 1, L_00000000026308f8, L_00000000026308b0, L_000000000261e410, C4<>;
S_00000000025fbcd0 .scope module, "proc_fb" "frame_buffer" 3 179, 5 11 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wea"
    .port_info 2 /INPUT 13 "addra"
    .port_info 3 /INPUT 12 "dina"
    .port_info 4 /INPUT 13 "addrb"
    .port_info 5 /OUTPUT 12 "doutb"
P_0000000000a12880 .param/l "c_img_cols" 0 5 26, +C4<00000000000000000000000001010000>;
P_0000000000a128b8 .param/l "c_img_pxls" 0 5 28, +C4<0000000000000000000000000000000000000000000000000001001011000000>;
P_0000000000a128f0 .param/l "c_img_rows" 0 5 27, +C4<00000000000000000000000000111100>;
P_0000000000a12928 .param/l "c_nb_buf" 0 5 35, +C4<0000000000000000000000000000001100>;
P_0000000000a12960 .param/l "c_nb_buf_blue" 0 5 33, +C4<00000000000000000000000000000100>;
P_0000000000a12998 .param/l "c_nb_buf_green" 0 5 32, +C4<00000000000000000000000000000100>;
P_0000000000a129d0 .param/l "c_nb_buf_red" 0 5 31, +C4<00000000000000000000000000000100>;
P_0000000000a12a08 .param/l "c_nb_img_pxls" 0 5 29, +C4<00000000000000000000000000001101>;
v0000000002607000_0 .net "addra", 12 0, L_000000000255b9e0;  alias, 1 drivers
v0000000002608d60_0 .net "addrb", 12 0, v00000000025f5220_0;  alias, 1 drivers
v00000000026070a0_0 .net "clk", 0 0, o000000000259c828;  alias, 0 drivers
v0000000002608ea0_0 .net "dina", 11 0, v0000000002609760_0;  alias, 1 drivers
v0000000002607b40_0 .var "doutb", 11 0;
v0000000002607140 .array "ram", 0 4799, 11 0;
v00000000026071e0_0 .net "wea", 0 0, v00000000026075a0_0;  alias, 1 drivers
S_00000000025fa950 .scope module, "uut" "SB_PLL40_CORE" 3 108, 2 710 0, S_0000000000a10c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0000000000a12a50 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0000000000a12a88 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0000000000a12ac0 .param/l "DIVF" 0 2 732, C4<110001>;
P_0000000000a12af8 .param/l "DIVQ" 0 2 733, C4<001>;
P_0000000000a12b30 .param/l "DIVR" 0 2 731, C4<0010>;
P_0000000000a12b68 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0000000000a12ba0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0000000000a12bd8 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0000000000a12c10 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0000000000a12c48 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0000000000a12c80 .param/l "FILTER_RANGE" 0 2 734, C4<001>;
P_0000000000a12cb8 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0000000000a12cf0 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0000000000a12d28 .param/l "TEST_MODE" 0 2 736, C4<0>;
L_00000000026303e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000026085e0_0 .net "BYPASS", 0 0, L_00000000026303e8;  1 drivers
o00000000025a0098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000002607500_0 .net "DYNAMICDELAY", 7 0, o00000000025a0098;  0 drivers
o00000000025a00c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002608680_0 .net "EXTFEEDBACK", 0 0, o00000000025a00c8;  0 drivers
o00000000025a00f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002607640_0 .net "LATCHINPUTVALUE", 0 0, o00000000025a00f8;  0 drivers
o00000000025a0128 .functor BUFZ 1, C4<z>; HiZ drive
v00000000026076e0_0 .net "LOCK", 0 0, o00000000025a0128;  0 drivers
v0000000002607a00_0 .net "PLLOUTCORE", 0 0, o000000000259c828;  alias, 0 drivers
o00000000025a0158 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002607be0_0 .net "PLLOUTGLOBAL", 0 0, o00000000025a0158;  0 drivers
v0000000002608f40_0 .net "REFERENCECLK", 0 0, o00000000025a0188;  alias, 0 drivers
L_0000000002630430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002607c80_0 .net "RESETB", 0 0, L_0000000002630430;  1 drivers
o00000000025a01e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002607d20_0 .net "SCLK", 0 0, o00000000025a01e8;  0 drivers
o00000000025a0218 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002609080_0 .net "SDI", 0 0, o00000000025a0218;  0 drivers
o00000000025a0248 .functor BUFZ 1, C4<z>; HiZ drive
v000000000260a7a0_0 .net "SDO", 0 0, o00000000025a0248;  0 drivers
    .scope S_0000000000aeee00;
T_0 ;
    %wait E_0000000002561ff0;
    %load/vec4 v0000000002558ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000000002557140_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v00000000025571e0_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000000002558d60_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000aeee00;
T_1 ;
    %wait E_0000000002562670;
    %load/vec4 v0000000002557140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002558d60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002558ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000025571e0_0;
    %assign/vec4 v0000000002558d60_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000009ea230;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002559bc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000009ea230;
T_3 ;
    %wait E_0000000002561ef0;
    %load/vec4 v0000000002559a80_0;
    %assign/vec4 v0000000002559bc0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000009ea3b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fd720_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000000009ea3b0;
T_5 ;
    %wait E_0000000002561eb0;
    %load/vec4 v00000000024fd360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000024fd9a0_0;
    %assign/vec4 v00000000024fd720_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000009ed860;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024fcaa0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000000009ed860;
T_7 ;
    %wait E_0000000002561cf0;
    %load/vec4 v00000000024fbe20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000024fcaa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000024fbb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000000024fdd60_0;
    %assign/vec4 v00000000024fcaa0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000009ed9e0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000024ed720_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000000009ed9e0;
T_9 ;
    %wait E_0000000002561e30;
    %load/vec4 v00000000025e97b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000024ed720_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000024fbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000024fb560_0;
    %assign/vec4 v00000000024ed720_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000009f5be0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025ea4d0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_00000000009f5be0;
T_11 ;
    %wait E_00000000025623b0;
    %load/vec4 v00000000025e9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000000025e9850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025ea4d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000025e90d0_0;
    %assign/vec4 v00000000025ea4d0_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000009f5d60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e92b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000009f5d60;
T_13 ;
    %wait E_0000000002561d70;
    %load/vec4 v00000000025e9df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000025e9f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025e92b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000025ea070_0;
    %assign/vec4 v00000000025e92b0_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000009f9350;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025ea250_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000009f9350;
T_15 ;
    %wait E_00000000025625b0;
    %load/vec4 v00000000025e95d0_0;
    %assign/vec4 v00000000025ea250_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000009f94d0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e9990_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_00000000009f94d0;
T_17 ;
    %wait E_00000000025619f0;
    %load/vec4 v00000000025e9350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000000025e9210_0;
    %assign/vec4 v00000000025e9990_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000a022a0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e9e90_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0000000000a022a0;
T_19 ;
    %wait E_0000000002561f70;
    %load/vec4 v00000000025e9b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025e9e90_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000025e93f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v00000000025e9c10_0;
    %assign/vec4 v00000000025e9e90_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000a02420;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025ea390_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0000000000a02420;
T_21 ;
    %wait E_0000000002561b70;
    %load/vec4 v00000000025ea110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025ea390_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000025e9490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v00000000025e9710_0;
    %assign/vec4 v00000000025ea390_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000a00ed0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e9cb0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000000000a00ed0;
T_23 ;
    %wait E_00000000025620b0;
    %load/vec4 v00000000025e98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000000025e9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025e9cb0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v00000000025ea610_0;
    %assign/vec4 v00000000025e9cb0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000a01050;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025ea430_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000000000a01050;
T_25 ;
    %wait E_00000000025625f0;
    %load/vec4 v00000000025ea2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v00000000025e7050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025ea430_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v00000000025ea1b0_0;
    %assign/vec4 v00000000025ea430_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000000009fb730;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e8c70_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_00000000009fb730;
T_27 ;
    %wait E_0000000002562030;
    %load/vec4 v00000000025e7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025e8c70_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000025e8b30_0;
    %assign/vec4 v00000000025e8c70_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000009fb8b0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e7f50_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000000009fb8b0;
T_29 ;
    %wait E_0000000002562270;
    %load/vec4 v00000000025e8950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025e7f50_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000025e7a50_0;
    %assign/vec4 v00000000025e7f50_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000000009fe6e0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e7e10_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_00000000009fe6e0;
T_31 ;
    %wait E_00000000025620f0;
    %load/vec4 v00000000025e7190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025e7e10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000000025e7410_0;
    %assign/vec4 v00000000025e7e10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000a6d730;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e72d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000000000a6d730;
T_33 ;
    %wait E_0000000002561a70;
    %load/vec4 v00000000025e8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025e72d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000000025e68d0_0;
    %assign/vec4 v00000000025e72d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000a6e1b0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e8bd0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000000a6e1b0;
T_35 ;
    %wait E_0000000002562130;
    %load/vec4 v00000000025e6c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025e8bd0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v00000000025e6b50_0;
    %assign/vec4 v00000000025e8bd0_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000000a6d5b0;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e7c30_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000a6d5b0;
T_37 ;
    %wait E_0000000002562530;
    %load/vec4 v00000000025e8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025e7c30_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v00000000025e7ff0_0;
    %assign/vec4 v00000000025e7c30_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000000000a6d8b0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e7cd0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0000000000a6d8b0;
T_39 ;
    %wait E_0000000002562170;
    %load/vec4 v00000000025e7370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025e7cd0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000025e7870_0;
    %assign/vec4 v00000000025e7cd0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000a6d430;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000025e8590_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0000000000a6d430;
T_41 ;
    %wait E_0000000002561970;
    %load/vec4 v00000000025e6bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025e8590_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000000025e7d70_0;
    %assign/vec4 v00000000025e8590_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000000000a10dc0;
T_42 ;
    %wait E_0000000002561b30;
    %load/vec4 v00000000025e8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v00000000025e7910_0;
    %assign/vec4 v00000000025e8130_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000000a10dc0;
T_43 ;
    %wait E_0000000002561ab0;
    %load/vec4 v00000000025e8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v00000000025e7910_0;
    %assign/vec4 v00000000025e6830_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000000000a10dc0;
T_44 ;
    %wait E_00000000025621f0;
    %load/vec4 v00000000025e8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v00000000025e8090_0;
    %assign/vec4 v00000000025e6a10_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000000000a10dc0;
T_45 ;
    %wait E_00000000025622f0;
    %load/vec4 v00000000025e8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v00000000025e6e70_0;
    %assign/vec4 v00000000025e8450_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a10dc0;
T_46 ;
    %wait E_00000000025621f0;
    %load/vec4 v00000000025e8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v00000000025e6dd0_0;
    %assign/vec4 v00000000025e8770_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0000000000a113c0;
T_47 ;
    %wait E_0000000002561a30;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v00000000025e8e50_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v00000000025e8130_0;
    %store/vec4 v00000000025e6ab0_0, 0, 1;
T_47.0 ;
    %load/vec4 v00000000025e6830_0;
    %store/vec4 v00000000025e6790_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000a113c0;
T_48 ;
    %wait E_00000000025626b0;
    %load/vec4 v00000000025e83b0_0;
    %assign/vec4 v00000000025e8630_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000a113c0;
T_49 ;
    %wait E_00000000025621b0;
    %load/vec4 v00000000025e8630_0;
    %assign/vec4 v00000000025e86d0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a113c0;
T_50 ;
    %wait E_0000000002561730;
    %load/vec4 v00000000025e86d0_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v00000000025e6a10_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v00000000025e8450_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v00000000025e6970_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a116c0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000025ee300_0, 0, 32;
T_51.0 ;
    %load/vec4 v00000000025ee300_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025ee300_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000025ee300_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
    %load/vec4 v00000000025ee300_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000025ee300_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0000000000a116c0;
T_52 ;
    %wait E_00000000025622b0;
    %load/vec4 v00000000025ee4e0_0;
    %load/vec4 v00000000025ed5e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 0, 4;
T_52.2 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.4 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.6 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.8 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.10 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.12 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.14 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.16 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.18 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.20 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.22 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.24 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.26 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.28 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.30 ;
    %load/vec4 v00000000025ee3a0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v00000000025ee1c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000025ed720_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025ed900, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000000a116c0;
T_53 ;
    %wait E_0000000002562230;
    %load/vec4 v00000000025edb80_0;
    %load/vec4 v00000000025edea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v00000000025ed0e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000025ed900, 4;
    %load/vec4 v00000000025ed680_0;
    %inv;
    %and;
    %assign/vec4 v00000000025ee260_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000000a11840;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000025f3380_0, 0, 32;
T_54.0 ;
    %load/vec4 v00000000025f3380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f3380_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000025f3380_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
    %load/vec4 v00000000025f3380_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000025f3380_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0000000000a11840;
T_55 ;
    %wait E_0000000002562430;
    %load/vec4 v00000000025f4c80_0;
    %load/vec4 v00000000025f3c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 0, 4;
T_55.2 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.4 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.6 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.8 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.10 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.12 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.14 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.16 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 8, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.18 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.20 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 10, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.22 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.24 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.26 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 13, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.28 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 14, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.30 ;
    %load/vec4 v00000000025f3920_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v00000000025f3600_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000025f54a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f3d80, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000000000a11840;
T_56 ;
    %wait E_00000000025623f0;
    %load/vec4 v00000000025f45a0_0;
    %load/vec4 v00000000025f5680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v00000000025f4000_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000025f3d80, 4;
    %load/vec4 v00000000025f41e0_0;
    %inv;
    %and;
    %assign/vec4 v00000000025f55e0_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0000000000a104c0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000025f4a00_0, 0, 32;
T_57.0 ;
    %load/vec4 v00000000025f4a00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000025f4a00_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v00000000025f4a00_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
    %load/vec4 v00000000025f4a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000025f4a00_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0000000000a104c0;
T_58 ;
    %wait E_0000000002562630;
    %load/vec4 v00000000025f4140_0;
    %load/vec4 v00000000025f48c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 0, 4;
T_58.2 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.4 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.6 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.8 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.10 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.12 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.14 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.16 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.18 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.20 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.22 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.24 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.26 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.28 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.30 ;
    %load/vec4 v00000000025f4320_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v00000000025f3ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v00000000025f37e0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f4e60, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000000a104c0;
T_59 ;
    %wait E_0000000002562470;
    %load/vec4 v00000000025f4dc0_0;
    %load/vec4 v00000000025f3240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v00000000025f3560_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000025f4e60, 4;
    %load/vec4 v00000000025f3420_0;
    %inv;
    %and;
    %assign/vec4 v00000000025f3060_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_00000000025fc2d0;
T_60 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002608c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026084a0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0000000002609620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026084a0_0, 0;
    %jmp T_60.3;
T_60.2 ;
    %load/vec4 v00000000026084a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000026084a0_0, 0;
T_60.3 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_00000000025fc2d0;
T_61 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002608c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002608ae0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000000002609620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0000000002607dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.4, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002608ae0_0, 0;
    %jmp T_61.5;
T_61.4 ;
    %load/vec4 v0000000002608ae0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002608ae0_0, 0;
T_61.5 ;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_00000000025fc2d0;
T_62 ;
    %wait E_0000000002562af0;
    %load/vec4 v0000000002608c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002608040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608b80_0, 0, 1;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000000002608ae0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %jmp/0xz  T_62.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608b80_0, 0, 1;
    %jmp T_62.3;
T_62.2 ;
    %load/vec4 v0000000002608ae0_0;
    %pad/u 33;
    %cmpi/u 656, 0, 33;
    %jmp/0xz  T_62.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002608040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608b80_0, 0, 1;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v0000000002608ae0_0;
    %pad/u 34;
    %cmpi/u 752, 0, 34;
    %jmp/0xz  T_62.6, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002608040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002608b80_0, 0, 1;
    %jmp T_62.7;
T_62.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002608040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608b80_0, 0, 1;
T_62.7 ;
T_62.5 ;
T_62.3 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_00000000025fc2d0;
T_63 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002608c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002609440_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0000000002607820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0000000002608a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000000002609440_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0000000002609440_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000000002609440_0, 0;
T_63.5 ;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_00000000025fc2d0;
T_64 ;
    %wait E_0000000002562c70;
    %load/vec4 v0000000002608c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026089a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608860_0, 0, 1;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000000002609440_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %jmp/0xz  T_64.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000026089a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608860_0, 0, 1;
    %jmp T_64.3;
T_64.2 ;
    %load/vec4 v0000000002609440_0;
    %pad/u 33;
    %cmpi/u 489, 0, 33;
    %jmp/0xz  T_64.4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026089a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608860_0, 0, 1;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0000000002609440_0;
    %pad/u 34;
    %cmpi/u 491, 0, 34;
    %jmp/0xz  T_64.6, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026089a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002608860_0, 0, 1;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000026089a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002608860_0, 0, 1;
T_64.7 ;
T_64.5 ;
T_64.3 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_00000000025fc5d0;
T_65 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f7ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000025f5220_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v00000000025f73e0_0;
    %pad/u 32;
    %cmpi/u 60, 0, 32;
    %jmp/0xz  T_65.2, 5;
    %load/vec4 v00000000025f39c0_0;
    %pad/u 32;
    %cmpi/u 80, 0, 32;
    %jmp/0xz  T_65.4, 5;
    %load/vec4 v00000000025f5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.6, 8;
    %load/vec4 v00000000025f5220_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000025f5220_0, 0;
T_65.6 ;
T_65.4 ;
    %jmp T_65.3;
T_65.2 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000025f5220_0, 0;
T_65.3 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_00000000025fc5d0;
T_66 ;
    %wait E_00000000025626f0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
    %load/vec4 v00000000025f5fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
    %load/vec4 v00000000025f39c0_0;
    %pad/u 32;
    %cmpi/u 80, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v00000000025f73e0_0;
    %pad/u 32;
    %cmpi/u 60, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v00000000025f6bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %load/vec4 v00000000025f52c0_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %load/vec4 v00000000025f52c0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %load/vec4 v00000000025f52c0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000025f6a80_0, 0, 4;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v00000000025f52c0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %load/vec4 v00000000025f52c0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %load/vec4 v00000000025f52c0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
T_66.5 ;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v00000000025f39c0_0;
    %pad/u 32;
    %cmpi/e 80, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000025f73e0_0;
    %pad/u 32;
    %cmpi/e 60, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_66.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
    %jmp T_66.7;
T_66.6 ;
    %load/vec4 v00000000025f39c0_0;
    %pad/u 32;
    %cmpi/e 160, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000025f73e0_0;
    %pad/u 32;
    %cmpi/e 120, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v00000000025f39c0_0;
    %pad/u 32;
    %cmpi/e 320, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000025f73e0_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_66.10, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
    %jmp T_66.11;
T_66.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6260_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6f80_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000025f6a80_0, 0, 4;
T_66.11 ;
T_66.9 ;
T_66.7 ;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_00000000025fa7d0;
T_67 ;
    %wait E_0000000002562970;
    %load/vec4 v00000000025f7f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v00000000025f7660_0;
    %load/vec4 v00000000025f6120_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000025f5f40, 0, 4;
T_67.0 ;
    %load/vec4 v00000000025f5a40_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v00000000025f5f40, 4;
    %assign/vec4 v00000000025f78e0_0, 0;
    %jmp T_67;
    .thread T_67;
    .scope S_00000000025fb6d0;
T_68 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002607aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002608e00_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002607460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000026075a0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000026075a0_0, 0;
    %load/vec4 v0000000002608e00_0;
    %assign/vec4 v0000000002607460_0, 0;
    %load/vec4 v0000000002608540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000000002608e00_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0000000002608e00_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000000002608e00_0, 0;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_00000000025fb6d0;
T_69 ;
    %wait E_0000000002562cb0;
    %load/vec4 v00000000026096c0_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v00000000026096c0_0;
    %assign/vec4 v0000000002609760_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000002609760_0, 0;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000000025fbcd0;
T_70 ;
    %wait E_0000000002562970;
    %load/vec4 v00000000026071e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0000000002608ea0_0;
    %load/vec4 v0000000002607000_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002607140, 0, 4;
T_70.0 ;
    %load/vec4 v0000000002608d60_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000000002607140, 4;
    %assign/vec4 v0000000002607b40_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_00000000025fb550;
T_71 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000025f70c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000025f7200_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000025f81a0_0, 4, 5;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v00000000025f8380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000025f70c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000025f81a0_0, 4, 5;
    %load/vec4 v00000000025f70c0_0;
    %assign/vec4 v00000000025f7200_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v00000000025f70c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000025f70c0_0, 0;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_00000000025fb550;
T_72 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000025f7de0_0, 0;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000000025f77a0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v00000000025f77a0_0;
    %pad/u 32;
    %cmpi/e 50000000, 0, 32;
    %jmp/0xz  T_72.2, 4;
    %pushi/vec4 0, 0, 26;
    %assign/vec4 v00000000025f77a0_0, 0;
    %load/vec4 v00000000025f7200_0;
    %assign/vec4 v00000000025f7de0_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v00000000025f77a0_0;
    %addi 1, 0, 26;
    %assign/vec4 v00000000025f77a0_0, 0;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_00000000025fb550;
T_73 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f8560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f8420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f82e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f84c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f1120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000025f5d60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000025f7340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f86a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f8600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f13a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000025f75c0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v00000000025f8240_0;
    %assign/vec4 v00000000025f8560_0, 0;
    %load/vec4 v00000000025f8560_0;
    %assign/vec4 v00000000025f8420_0, 0;
    %load/vec4 v00000000025f6940_0;
    %assign/vec4 v00000000025f82e0_0, 0;
    %load/vec4 v00000000025f82e0_0;
    %assign/vec4 v00000000025f84c0_0, 0;
    %load/vec4 v00000000025f2340_0;
    %assign/vec4 v00000000025f2480_0, 0;
    %load/vec4 v00000000025f2480_0;
    %assign/vec4 v00000000025f1120_0, 0;
    %load/vec4 v00000000025f72a0_0;
    %assign/vec4 v00000000025f5d60_0, 0;
    %load/vec4 v00000000025f5d60_0;
    %assign/vec4 v00000000025f7340_0, 0;
    %load/vec4 v00000000025f8420_0;
    %assign/vec4 v00000000025f86a0_0, 0;
    %load/vec4 v00000000025f84c0_0;
    %assign/vec4 v00000000025f8600_0, 0;
    %load/vec4 v00000000025f1120_0;
    %assign/vec4 v00000000025f13a0_0, 0;
    %load/vec4 v00000000025f7340_0;
    %assign/vec4 v00000000025f75c0_0, 0;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_00000000025fb550;
T_74 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000025f57c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000025f7160_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000025f6760_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000025f7e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f7c00_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v00000000025f0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000025f57c0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000000025f6760_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000025f7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f7c00_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v00000000025f8600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v00000000025f8380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.6, 8;
    %load/vec4 v00000000025f7c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.8, 8;
    %load/vec4 v00000000025f57c0_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000000025f57c0_0, 0;
    %load/vec4 v00000000025f7160_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000000025f7160_0, 0;
T_74.8 ;
    %load/vec4 v00000000025f7c00_0;
    %inv;
    %assign/vec4 v00000000025f7c00_0, 0;
T_74.6 ;
    %load/vec4 v00000000025f84c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_74.10, 4;
    %load/vec4 v00000000025f7160_0;
    %assign/vec4 v00000000025f7e80_0, 0;
    %load/vec4 v00000000025f6760_0;
    %pad/u 32;
    %addi 80, 0, 32;
    %pad/u 13;
    %assign/vec4 v00000000025f57c0_0, 0;
    %load/vec4 v00000000025f6760_0;
    %pad/u 32;
    %addi 80, 0, 32;
    %pad/u 13;
    %assign/vec4 v00000000025f6760_0, 0;
T_74.10 ;
    %jmp T_74.5;
T_74.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f7c00_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000025f7160_0, 0;
T_74.5 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000000025fb550;
T_75 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f1260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000025f8100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000025f68a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000025f7700_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v00000000025f8600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v00000000025f8060_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_75.4, 4;
    %load/vec4 v00000000025f7c00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_75.6, 4;
    %load/vec4 v00000000025f1440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_75.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_75.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_75.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_75.11, 6;
    %jmp T_75.12;
T_75.8 ;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000025f8100_0, 0;
    %jmp T_75.12;
T_75.9 ;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 3, 3;
    %assign/vec4 v00000000025f8100_0, 0;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000025f68a0_0, 4, 5;
    %jmp T_75.12;
T_75.10 ;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v00000000025f8100_0, 0;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 3, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000025f68a0_0, 4, 5;
    %jmp T_75.12;
T_75.11 ;
    %load/vec4 v00000000025f75c0_0;
    %assign/vec4 v00000000025f6080_0, 0;
    %jmp T_75.12;
T_75.12 ;
    %pop/vec4 1;
    %jmp T_75.7;
T_75.6 ;
    %load/vec4 v00000000025f1440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_75.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_75.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_75.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_75.16, 6;
    %load/vec4 v00000000025f75c0_0;
    %assign/vec4 v00000000025f6080_0, 0;
    %jmp T_75.18;
T_75.13 ;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v00000000025f68a0_0, 0;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000025f7700_0, 0;
    %jmp T_75.18;
T_75.14 ;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 2, 6, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000025f68a0_0, 4, 5;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 1, 2;
    %assign/vec4 v00000000025f7700_0, 0;
    %jmp T_75.18;
T_75.15 ;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 4, 1, 2;
    %assign/vec4 v00000000025f7700_0, 0;
    %load/vec4 v00000000025f75c0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000025f68a0_0, 4, 5;
    %jmp T_75.18;
T_75.16 ;
    %jmp T_75.18;
T_75.18 ;
    %pop/vec4 1;
T_75.7 ;
T_75.4 ;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_00000000025fac50;
T_76 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002606f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %assign/vec4 v0000000002604940_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0000000002605ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %pushi/vec4 16777215, 0, 24;
    %assign/vec4 v0000000002604940_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0000000002604a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v00000000026055c0_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0000000002606060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002605d40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002604940_0, 0;
    %jmp T_76.5;
T_76.4 ;
    %load/vec4 v0000000002606240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.6, 8;
    %load/vec4 v0000000002606b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.8, 8;
    %load/vec4 v0000000002604940_0;
    %parti/s 23, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000000002604940_0, 0;
T_76.8 ;
T_76.6 ;
T_76.5 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_00000000025fac50;
T_77 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002606f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002605700_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000000002604bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002605700_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %load/vec4 v00000000026064c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0000000002605700_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %load/vec4 v0000000002605700_0;
    %addi 1, 0, 7;
    %assign/vec4 v0000000002605700_0, 0;
T_77.5 ;
T_77.3 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_00000000025fac50;
T_78 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002606f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026048a0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0000000002604bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026048a0_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0000000002606b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000026048a0_0, 0;
    %jmp T_78.5;
T_78.4 ;
    %load/vec4 v00000000026064c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v00000000026048a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000000026048a0_0, 0;
T_78.6 ;
T_78.5 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00000000025fac50;
T_79 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002606f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000002604b20_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000000002606240_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_79.2, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000002604b20_0, 0;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v0000000002605520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000002604b20_0, 0;
    %jmp T_79.5;
T_79.4 ;
    %load/vec4 v0000000002606b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %load/vec4 v0000000002604b20_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000000002604b20_0, 0;
T_79.6 ;
T_79.5 ;
T_79.3 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_00000000025fac50;
T_80 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002606f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002605b60_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0000000002604bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002605b60_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0000000002606e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002605b60_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0000000002605de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %load/vec4 v0000000002605b60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0000000002605b60_0, 0;
T_80.6 ;
T_80.5 ;
T_80.3 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_00000000025fac50;
T_81 ;
    %wait E_0000000002561770;
    %load/vec4 v0000000002606f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000002605e80_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000000002606920_0;
    %assign/vec4 v0000000002605e80_0, 0;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_00000000025fac50;
T_82 ;
    %wait E_00000000025627b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002605660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %load/vec4 v0000000002605e80_0;
    %store/vec4 v0000000002606920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002605ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002605de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604e40_0, 0, 1;
    %load/vec4 v0000000002605e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_82.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_82.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_82.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_82.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_82.4, 6;
    %jmp T_82.5;
T_82.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002605660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %load/vec4 v0000000002606560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002606920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604a80_0, 0, 1;
T_82.6 ;
    %jmp T_82.5;
T_82.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002605660_0, 0, 1;
    %load/vec4 v00000000026048a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.12;
T_82.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.12;
T_82.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.12;
T_82.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.12;
T_82.12 ;
    %pop/vec4 1;
    %load/vec4 v0000000002606b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002606920_0, 0, 3;
T_82.13 ;
    %jmp T_82.5;
T_82.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002605660_0, 0, 1;
    %load/vec4 v00000000026048a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.16, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %jmp T_82.18;
T_82.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %jmp T_82.18;
T_82.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %jmp T_82.18;
T_82.18 ;
    %pop/vec4 1;
    %load/vec4 v0000000002604940_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000002604800_0, 0, 1;
    %load/vec4 v0000000002605520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.19, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002606920_0, 0, 3;
T_82.19 ;
    %jmp T_82.5;
T_82.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002605660_0, 0, 1;
    %load/vec4 v00000000026048a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.22, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %jmp T_82.24;
T_82.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %jmp T_82.24;
T_82.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %jmp T_82.24;
T_82.24 ;
    %pop/vec4 1;
    %load/vec4 v0000000002606b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002605de0_0, 0, 1;
    %load/vec4 v0000000002605b60_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_82.27, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002606920_0, 0, 3;
    %jmp T_82.28;
T_82.27 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002606920_0, 0, 3;
T_82.28 ;
T_82.25 ;
    %jmp T_82.5;
T_82.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002605ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002605660_0, 0, 1;
    %load/vec4 v00000000026048a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.30, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.32;
T_82.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.32;
T_82.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002606100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002604800_0, 0, 1;
    %jmp T_82.32;
T_82.32 ;
    %pop/vec4 1;
    %load/vec4 v0000000002606b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.33, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002606920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002604e40_0, 0, 1;
T_82.33 ;
    %jmp T_82.5;
T_82.5 ;
    %pop/vec4 1;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00000000025fadd0;
T_83 ;
    %wait E_0000000002562bb0;
    %load/vec4 v00000000025f2980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_83.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_83.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_83.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_83.15, 6;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.0 ;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.1 ;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.2 ;
    %pushi/vec4 4612, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.3 ;
    %pushi/vec4 16624, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.4 ;
    %pushi/vec4 35842, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.5 ;
    %pushi/vec4 4481, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.6 ;
    %pushi/vec4 3907, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.7 ;
    %pushi/vec4 5408, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.8 ;
    %pushi/vec4 3076, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.9 ;
    %pushi/vec4 15899, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.10 ;
    %pushi/vec4 28730, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.11 ;
    %pushi/vec4 29109, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.12 ;
    %pushi/vec4 29235, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.13 ;
    %pushi/vec4 29683, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.14 ;
    %pushi/vec4 41474, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.15 ;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v00000000025f2a20_0, 0;
    %jmp T_83.17;
T_83.17 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00000000025fadd0;
T_84 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000025f2ac0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v00000000025f2ac0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_84.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000025f2ac0_0, 0;
    %jmp T_84.3;
T_84.2 ;
    %load/vec4 v00000000025f2ac0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000000025f2ac0_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_00000000025fadd0;
T_85 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000025f2980_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v00000000025f07c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000025f2980_0, 0;
    %jmp T_85.3;
T_85.2 ;
    %load/vec4 v00000000025f1da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.4, 8;
    %load/vec4 v00000000025f1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.6, 8;
    %load/vec4 v00000000025f2980_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000025f2980_0, 0;
T_85.6 ;
T_85.4 ;
T_85.3 ;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_00000000025fadd0;
T_86 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 4736, 0, 16;
    %assign/vec4 v00000000025f27a0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v00000000025f2a20_0;
    %assign/vec4 v00000000025f27a0_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_00000000025fadd0;
T_87 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000025f25c0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v00000000025f0ae0_0;
    %assign/vec4 v00000000025f25c0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_00000000025fadd0;
T_88 ;
    %wait E_00000000025635b0;
    %load/vec4 v00000000025f25c0_0;
    %assign/vec4 v00000000025f0ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f1d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025f1b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f0ea0_0, 0;
    %load/vec4 v00000000025f25c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_88.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_88.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_88.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_88.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_88.4, 6;
    %jmp T_88.5;
T_88.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000025f1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025f0ea0_0, 0;
    %load/vec4 v00000000025f1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000025f0ae0_0, 0;
T_88.6 ;
    %jmp T_88.5;
T_88.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025f0ea0_0, 0;
    %load/vec4 v00000000025f1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.8, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000025f0ae0_0, 0;
T_88.8 ;
    %jmp T_88.5;
T_88.2 ;
    %load/vec4 v00000000025f1da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.10, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000025f0ae0_0, 0;
    %jmp T_88.11;
T_88.10 ;
    %load/vec4 v00000000025f0f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.12, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000025f0ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025f1d00_0, 0;
T_88.12 ;
T_88.11 ;
    %jmp T_88.5;
T_88.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000025f0ea0_0, 0;
    %load/vec4 v00000000025f1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000025f0ae0_0, 0;
T_88.14 ;
    %jmp T_88.5;
T_88.4 ;
    %load/vec4 v00000000025f1da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.16, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000025f0ae0_0, 0;
T_88.16 ;
    %jmp T_88.5;
T_88.5 ;
    %pop/vec4 1;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_00000000025fadd0;
T_89 ;
    %wait E_0000000002561770;
    %load/vec4 v00000000025f2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000025f2160_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v00000000025f0ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v00000000025f1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.4, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000025f2160_0, 0;
    %jmp T_89.5;
T_89.4 ;
    %load/vec4 v00000000025f2160_0;
    %addi 1, 0, 25;
    %assign/vec4 v00000000025f2160_0, 0;
T_89.5 ;
    %jmp T_89.3;
T_89.2 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v00000000025f2160_0, 0;
T_89.3 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "C:\users\felipe\.apio\packages\toolchain-iverilog\vlib\cells_sim.v";
    "top_ov7670.v";
    "vga_display.v";
    "frame_buffer.v";
    "ov7670_capture.v";
    "ov7670_top_ctrl.v";
    "ov7670_ctrl_reg.v";
    "sccb_master.v";
    "vga_sync.v";
    "color_proc.v";
