$date
	Mon May 02 19:57:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 20 ! rdata [19:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # operation $end
$var reg 1 $ select $end
$var reg 20 % wdata [19:0] $end
$scope module ram_inst $end
$var wire 5 & address [4:0] $end
$var wire 1 # operation $end
$var wire 1 $ select $end
$var wire 20 ' wdata [19:0] $end
$var reg 600 ( memory [599:0] $end
$var reg 20 ) rdata [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b1000100 (
b10001 '
b10 &
b10001 %
1$
1#
b10 "
bx !
$end
#1
0$
#2
b10001 !
b10001 )
0#
1$
#4
0$
#5
