// Seed: 492804281
module module_0 (
    input wor id_0,
    output tri1 id_1
    , id_6,
    output supply1 module_0,
    input wor id_3,
    output wire id_4
);
  assign id_2 = id_0 == 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output tri id_8,
    input supply0 id_9,
    input tri id_10,
    input wor id_11,
    input wire id_12,
    input tri id_13,
    output logic id_14
);
  assign id_7 = id_13;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_7,
      id_4,
      id_8
  );
  wire id_16;
  always
  fork
    id_17(id_1, id_16 < 1, id_10, id_17);
    id_18(id_18, id_13, -1 == "", id_11, -1, 1'h0, id_2, -1);
    repeat (id_0) begin : LABEL_0
      id_14 <= 1'b0;
      if ({1, 1, 1, 1, 1, 1, 1, -1} == -1) id_17 = id_11;
    end
  join
endmodule
