# Reading pref.tcl
# do {D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/testbenchbarrel.mdo}
# Loading project testbenchbarrel
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:41 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/packagebarrelMux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package packagebarrelMux
# End time: 11:20:41 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:41 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/barrelrotationLR.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity barrelrotationLR
# -- Compiling architecture barrelrotationLR0 of barrelrotationLR
# End time: 11:20:41 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:42 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/barrelrotationRL.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity barrelrotationRL
# -- Compiling architecture barrelrotationRL0 of barrelrotationRL
# End time: 11:20:42 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:42 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/barrelshiftLR.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity barrelshiftLR
# -- Compiling architecture barrelshiftLR0 of barrelshiftLR
# End time: 11:20:42 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:42 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/barrelshiftRL.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity barrelshiftRL
# -- Compiling architecture barrelshiftRL0 of barrelshiftRL
# End time: 11:20:42 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:42 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/barrelMux00.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package packagebarrelMux
# -- Compiling entity barrelMux00
# -- Compiling architecture barrelMux0 of barrelMux00
# End time: 11:20:42 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vcom 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 11:20:42 on Oct 12,2021
# vcom -reportprogress 300 -work work D:/GIT/Arquitectura_de_Computadoras/shiftMux/testbenchbarrel/testbenchbarrelMux.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbenchbarrelMux
# -- Compiling architecture testbenchbarrelMux0 of testbenchbarrelMux
# End time: 11:20:42 on Oct 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 testbenchbarrelMux 
# Start time: 11:20:42 on Oct 12,2021
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbenchbarrelmux(testbenchbarrelmux0)
# Loading work.packagebarrelmux
# Loading work.barrelmux00(barrelmux0)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.barrelshiftrl(barrelshiftrl0)
# Loading work.barrelshiftlr(barrelshiftlr0)
# Loading work.barrelrotationrl(barrelrotationrl0)
# Loading work.barrelrotationlr(barrelrotationlr0)
# .main_pane.wave.interior.cs.body.pw.wf
# End time: 11:23:15 on Oct 12,2021, Elapsed time: 0:02:33
# Errors: 0, Warnings: 10
