C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_Decoder.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module ALU_Decoder

Top level modules:
	ALU_Decoder

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Control_Unit.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Control_Unit

Top level modules:
	Control_Unit

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Sign_Extend.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Sign_Extend

Top level modules:
	Sign_Extend

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/main_decoder.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module main_decoder

Top level modules:
	main_decoder

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Single_Cycle_Top.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Single_Cycle_Top

Top level modules:
	Single_Cycle_Top

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU_2.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module ALU_2

Top level modules:
	ALU_2

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Instr_Mem.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Instr_Mem

Top level modules:
	Instr_Mem

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Program_Counter.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Program_Counter

Top level modules:
	Program_Counter

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Data_Memory.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Data_Memory

Top level modules:
	Data_Memory

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/mux.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module mux

Top level modules:
	mux

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/PC_Adder.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module PC_Adder

Top level modules:
	PC_Adder

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/ALU.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v {1 {vlog -work work -vopt -stats=none C:/Users/SAMSUNG/Documents/RISC-V-Single-Cycle-Processor-Design/Reg_file.v
Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
-- Compiling module Reg_file

Top level modules:
	Reg_file

} {} {}}
