#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Jul 13 13:31:07 2023
# Process ID: 7792
# Log file: E:/035/keypad/planAhead_run_1/planAhead.log
# Journal file: E:/035/keypad/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2446 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/035/keypad/pa.fromHdl.tcl
# create_project -name keypad -dir "E:/035/keypad/planAhead_run_1" -part xc3s400pq208-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "keypad.ucf" [current_fileset -constrset]
Adding file 'E:/035/keypad/keypad.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {keypad.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top keypad $srcset
# add_files [list {keypad.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s400pq208-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/035/keypad/keypad.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s400/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-5.lib.
Parsing UCF File [E:/035/keypad/keypad.ucf]
Finished Parsing UCF File [E:/035/keypad/keypad.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 91a9e536
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 518.703 ; gain = 113.117
update_compile_order -fileset sim_1
startgroup
set_property package_pin P19 [get_ports {disp[7]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {disp[6]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {disp[5]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {disp[4]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {disp[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {disp[2]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {disp[1]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {disp[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {en[1]}]
endgroup
startgroup
set_property package_pin P3 [get_ports {en[2]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {en[3]}]
endgroup
startgroup
set_property package_pin P9 [get_ports {en[4]}]
endgroup
startgroup
set_property package_pin P166 [get_ports {en[5]}]
endgroup
startgroup
set_property package_pin P167 [get_ports {en[6]}]
endgroup
startgroup
set_property package_pin P138 [get_ports {row[3]}]
endgroup
startgroup
set_property package_pin P139 [get_ports {row[2]}]
endgroup
startgroup
set_property package_pin P140 [get_ports {row[1]}]
endgroup
startgroup
set_property package_pin P141 [get_ports {row[0]}]
endgroup
startgroup
set_property package_pin P79 [get_ports clk]
endgroup
startgroup
set_property package_pin P147 [get_ports key0]
endgroup
startgroup
set_property package_pin P146 [get_ports key1]
endgroup
startgroup
set_property package_pin P144 [get_ports key2]
endgroup
startgroup
set_property package_pin P143 [get_ports key3]
endgroup
startgroup
set_property package_pin P21 [get_ports rst]
endgroup
save_constraints
