# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_34c_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:32 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv 
# -- Compiling package q_8_34a_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:32 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:32 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv 
# -- Compiling package q_8_34b_pkg
# 
# Top level modules:
# 	--none--
# End time: 15:49:32 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:32 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 15:49:32 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl {C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:32 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv 
# -- Compiling package q_8_34b_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b
# 
# Top level modules:
# 	q_8_34b
# End time: 15:49:32 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34c_combined {C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:32 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34c_combined" C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv 
# -- Compiling module q_8_34c
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(3): (vlog-2730) Undefined variable: 'data_size'.
# ** Error (suppressible): C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(3): (vlog-2388) 'data_in' already declared in this scope (q_8_34c).
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(4): (vlog-2730) Undefined variable: 'r2_size'.
# ** Error (suppressible): C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(4): (vlog-2388) 'cnt' already declared in this scope (q_8_34c).
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(3): Identifier must be declared with a port mode: data_in.
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(4): Identifier must be declared with a port mode: cnt.
# End time: 15:49:32 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./q_8_34c_run_msim_rtl_verilog.do line 12
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34c_combined {C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.s..."
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:45 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 15:49:45 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34c_tb
# vsim work.q_8_34c_tb 
# Start time: 15:49:50 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# ** Error: (vsim-3033) C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(9): Instantiation of 'q_8_34c' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /q_8_34c_tb File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
#         Searched libraries:
#             C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/simulation/modelsim/rtl_work
# Error loading design
# End time: 15:49:50 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:14 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv 
# -- Compiling module q_8_34c
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(3): (vlog-2730) Undefined variable: 'data_size'.
# ** Error (suppressible): C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(3): (vlog-2388) 'data_in' already declared in this scope (q_8_34c).
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(4): (vlog-2730) Undefined variable: 'r2_size'.
# ** Error (suppressible): C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(4): (vlog-2388) 'cnt' already declared in this scope (q_8_34c).
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(3): Identifier must be declared with a port mode: data_in.
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv(4): Identifier must be declared with a port mode: cnt.
# End time: 15:50:14 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:14 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv 
# -- Compiling package q_8_34c_sv_unit
# -- Importing package q_8_34a_pkg
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34c
# 
# Top level modules:
# 	q_8_34c
# End time: 15:51:14 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34c
# vsim work.q_8_34c 
# Start time: 15:51:18 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34b_pkg
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:59 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 15:51:59 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34c_tb
# End time: 15:52:01 on Dec 27,2019, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim work.q_8_34c_tb 
# Start time: 15:52:01 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# Loading work.q_8_34b_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34c_tb/rst_b \
sim:/q_8_34c_tb/clk \
sim:/q_8_34c_tb/start \
sim:/q_8_34c_tb/data_in \
sim:/q_8_34c_tb/cnt \
sim:/q_8_34c_tb/rdy \
sim:/q_8_34c_tb/state
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(13)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 13
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:21 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 15:53:21 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(13)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 13
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:44 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 15:56:44 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(18)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 18
vsim work.q_8_34c_tb
# End time: 15:56:53 on Dec 27,2019, Elapsed time: 0:04:52
# Errors: 0, Warnings: 0
# vsim work.q_8_34c_tb 
# Start time: 15:56:53 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# Loading work.q_8_34b_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34c_tb/rst_b \
sim:/q_8_34c_tb/clk \
sim:/q_8_34c_tb/start \
sim:/q_8_34c_tb/data_in \
sim:/q_8_34c_tb/cnt \
sim:/q_8_34c_tb/rdy \
sim:/q_8_34c_tb/state \
sim:/q_8_34c_tb/load_regs \
sim:/q_8_34c_tb/incr_r2 \
sim:/q_8_34c_tb/shift \
sim:/q_8_34c_tb/E \
sim:/q_8_34c_tb/zero
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(18)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 18
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:07:12 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:07:12 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34c_tb
# End time: 16:07:27 on Dec 27,2019, Elapsed time: 0:10:34
# Errors: 0, Warnings: 0
# vsim work.q_8_34c_tb 
# Start time: 16:07:27 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# Loading work.q_8_34b_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34c_tb/rst_b \
sim:/q_8_34c_tb/clk \
sim:/q_8_34c_tb/start \
sim:/q_8_34c_tb/data_in \
sim:/q_8_34c_tb/cnt \
sim:/q_8_34c_tb/rdy \
sim:/q_8_34c_tb/state \
sim:/q_8_34c_tb/load_regs \
sim:/q_8_34c_tb/incr_r2 \
sim:/q_8_34c_tb/shift \
sim:/q_8_34c_tb/E \
sim:/q_8_34c_tb/zero \
sim:/q_8_34c_tb/cnt_ref
run
# ** Error: Mismatch found
#    Time: 0 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 55 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 165 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 375 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 445 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 565 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 795 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 845 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Error: Mismatch found
#    Time: 965 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 51
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(18)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 18
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:45 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:08:45 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34c_tb
# End time: 16:08:48 on Dec 27,2019, Elapsed time: 0:01:21
# Errors: 9, Warnings: 0
# vsim work.q_8_34c_tb 
# Start time: 16:08:48 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# Loading work.q_8_34b_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34c_tb/rst_b \
sim:/q_8_34c_tb/clk \
sim:/q_8_34c_tb/start \
sim:/q_8_34c_tb/data_in \
sim:/q_8_34c_tb/cnt \
sim:/q_8_34c_tb/rdy \
sim:/q_8_34c_tb/state \
sim:/q_8_34c_tb/load_regs \
sim:/q_8_34c_tb/incr_r2 \
sim:/q_8_34c_tb/shift \
sim:/q_8_34c_tb/E \
sim:/q_8_34c_tb/zero \
sim:/q_8_34c_tb/cnt_ref \
sim:/q_8_34c_tb/error
run
# ** Error: Mismatch found
#    Time: 0 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 55 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 165 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 375 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 445 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 565 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 795 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 845 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 965 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(18)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 18
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:33 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:09:34 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# ** Error: Mismatch found
#    Time: 0 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 55 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(18)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 18
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:56 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# ** Error: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(25): (vlog-2730) Undefined variable: 'cnt_ref'.
# End time: 16:10:56 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:22 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:11:22 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Error: Mismatch found
#    Time: 0 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 55 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Error: Mismatch found
#    Time: 0 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Error: Mismatch found
#    Time: 55 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 53
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:27 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:12:27 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:31 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:13:31 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1500 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
restart
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:03 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:14:03 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1500 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:21 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:14:21 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1600 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:51 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:14:51 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Error: Mismatch found
#    Time: 1675 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 54
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1700 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:21 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 16:15:21 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:25 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv 
# -- Compiling package q_8_34b_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b
# 
# Top level modules:
# 	q_8_34b
# End time: 16:15:25 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:28 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 16:15:28 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Error: Mismatch found
#    Time: 1675 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 54
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1700 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:43 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:15:43 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Error: Mismatch found
#    Time: 1675 ps  Scope: q_8_34c_tb.assrt File: C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv Line: 54
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1700 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
vsim work.q_8_34c_tb
# End time: 16:15:54 on Dec 27,2019, Elapsed time: 0:07:06
# Errors: 20, Warnings: 0
# vsim work.q_8_34c_tb 
# Start time: 16:15:55 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# Loading work.q_8_34b_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34c_tb/rst_b \
sim:/q_8_34c_tb/clk \
sim:/q_8_34c_tb/start \
sim:/q_8_34c_tb/data_in \
sim:/q_8_34c_tb/cnt \
sim:/q_8_34c_tb/rdy \
sim:/q_8_34c_tb/cnt_ref \
sim:/q_8_34c_tb/error \
sim:/q_8_34c_tb/state \
sim:/q_8_34c_tb/load_regs \
sim:/q_8_34c_tb/incr_r2 \
sim:/q_8_34c_tb/shift \
sim:/q_8_34c_tb/E \
sim:/q_8_34c_tb/zero
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 16:16:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv 
# -- Compiling package q_8_34a_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:16:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 
# -- Compiling package q_8_34a_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34a
# 
# Top level modules:
# 	q_8_34a
# End time: 16:16:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv 
# -- Compiling package q_8_34b_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b
# 
# Top level modules:
# 	q_8_34b
# End time: 16:16:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv 
# -- Compiling package q_8_34b_pkg
# 
# Top level modules:
# 	--none--
# End time: 16:16:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl" C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv 
# -- Compiling package q_8_34b_sv_unit
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34b
# 
# Top level modules:
# 	q_8_34b
# End time: 16:16:38 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:38 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv 
# -- Compiling package q_8_34c_sv_unit
# -- Importing package q_8_34a_pkg
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34c
# 
# Top level modules:
# 	q_8_34c
# End time: 16:16:39 on Dec 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:39 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv 
# -- Compiling package q_8_34c_sv_unit
# -- Importing package q_8_34a_pkg
# -- Importing package q_8_34b_pkg
# -- Compiling module q_8_34c
# 
# Top level modules:
# 	q_8_34c
# End time: 16:16:39 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:39 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:16:39 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:39 on Dec 27,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv 
# -- Compiling package q_8_34c_tb_sv_unit
# -- Importing package q_8_34a_pkg
# -- Compiling module q_8_34c_tb
# 
# Top level modules:
# 	q_8_34c_tb
# End time: 16:16:39 on Dec 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_34c_tb
# End time: 16:16:50 on Dec 27,2019, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim work.q_8_34c_tb 
# Start time: 16:16:50 on Dec 27,2019
# Loading sv_std.std
# Loading work.q_8_34a_pkg
# Loading work.q_8_34c_tb_sv_unit
# Loading work.q_8_34c_tb
# Loading work.q_8_34b_pkg
# Loading work.q_8_34c_sv_unit
# Loading work.q_8_34c
# Loading work.q_8_34a_sv_unit
# Loading work.q_8_34a
# Loading work.q_8_34b_sv_unit
# Loading work.q_8_34b
add wave -position insertpoint  \
sim:/q_8_34c_tb/rst_b \
sim:/q_8_34c_tb/clk \
sim:/q_8_34c_tb/start \
sim:/q_8_34c_tb/data_in \
sim:/q_8_34c_tb/cnt \
sim:/q_8_34c_tb/rdy \
sim:/q_8_34c_tb/cnt_ref \
sim:/q_8_34c_tb/error \
sim:/q_8_34c_tb/state \
sim:/q_8_34c_tb/load_regs \
sim:/q_8_34c_tb/incr_r2 \
sim:/q_8_34c_tb/shift \
sim:/q_8_34c_tb/E \
sim:/q_8_34c_tb/zero
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv(20)
#    Time: 1700 ps  Iteration: 0  Instance: /q_8_34c_tb
# 1
# Break in Module q_8_34c_tb at C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c_tb.sv line 20
# End time: 16:19:33 on Dec 27,2019, Elapsed time: 0:02:43
# Errors: 0, Warnings: 0
