#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00730600 .scope module, "Exemplo0041" "Exemplo0041" 2 20;
 .timescale 0 0;
v007325A0_0 .net "clk", 0 0, v007340A0_0; 1 drivers
S_00730710 .scope module, "CLK1" "clock" 2 22, 2 8, S_00730600;
 .timescale 0 0;
v007340A0_0 .var "clk", 0 0;
S_00730688 .scope module, "Exemplo0043" "Exemplo0043" 3 54;
 .timescale 0 0;
v00333880_0 .net "clock", 0 0, v00754C50_0; 1 drivers
v003338D8_0 .net "p1", 0 0, v00754BF8_0; 1 drivers
v0033FCD0_0 .net "p2", 0 0, v00755068_0; 1 drivers
v0033FD28_0 .net "p3", 0 0, v00754FB8_0; 1 drivers
v0033FD80_0 .net "p4", 0 0, v00755C00_0; 1 drivers
S_007309B8 .scope module, "clk" "clock" 3 58, 2 8, S_00730688;
 .timescale 0 0;
v00754C50_0 .var "clk", 0 0;
S_00730930 .scope module, "pls1" "pulse1" 3 61, 3 7, S_00730688;
 .timescale 0 0;
v00754BA0_0 .alias "clock", 0 0, v00333880_0;
v00754BF8_0 .var "signal", 0 0;
S_007308A8 .scope module, "pls2" "pulse2" 3 62, 3 21, S_00730688;
 .timescale 0 0;
v00755010_0 .alias "clock", 0 0, v00333880_0;
v00755068_0 .var "signal", 0 0;
E_00732CB8 .event posedge, v00755BA8_0;
S_00730820 .scope module, "pls3" "pulse3" 3 63, 3 31, S_00730688;
 .timescale 0 0;
v00755C58_0 .alias "clock", 0 0, v00333880_0;
v00754FB8_0 .var "signal", 0 0;
S_00730798 .scope module, "pls4" "pulse4" 3 64, 3 42, S_00730688;
 .timescale 0 0;
v00755BA8_0 .alias "clock", 0 0, v00333880_0;
v00755C00_0 .var "signal", 0 0;
E_00732A18 .event negedge, v00755BA8_0;
    .scope S_00730710;
T_0 ;
    %set/v v007340A0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00730710;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007340A0_0, 1;
    %inv 8, 1;
    %set/v v007340A0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00730600;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "Exemplo041.vcd";
    %vpi_call 2 25 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 26 "$finish";
    %end;
    .thread T_2;
    .scope S_007309B8;
T_3 ;
    %set/v v00754C50_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_007309B8;
T_4 ;
    %delay 12, 0;
    %load/v 8, v00754C50_0, 1;
    %inv 8, 1;
    %set/v v00754C50_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00730930;
T_5 ;
    %wait E_00732CB8;
    %set/v v00754BF8_0, 1, 1;
    %delay 4, 0;
    %set/v v00754BF8_0, 0, 1;
    %delay 4, 0;
    %set/v v00754BF8_0, 1, 1;
    %delay 4, 0;
    %set/v v00754BF8_0, 0, 1;
    %delay 4, 0;
    %set/v v00754BF8_0, 1, 1;
    %delay 4, 0;
    %set/v v00754BF8_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_007308A8;
T_6 ;
    %wait E_00732CB8;
    %set/v v00755068_0, 1, 1;
    %delay 5, 0;
    %set/v v00755068_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00730820;
T_7 ;
    %wait E_00732A18;
    %set/v v00754FB8_0, 1, 1;
    %delay 15, 0;
    %set/v v00754FB8_0, 0, 1;
    %delay 15, 0;
    %set/v v00754FB8_0, 1, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00730798;
T_8 ;
    %wait E_00732A18;
    %set/v v00755C00_0, 1, 1;
    %delay 20, 0;
    %set/v v00755C00_0, 0, 1;
    %delay 20, 0;
    %set/v v00755C00_0, 1, 1;
    %delay 20, 0;
    %set/v v00755C00_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00730688;
T_9 ;
    %vpi_call 3 66 "$dumpfile", " Exemplo0043.vcd";
    %vpi_call 3 67 "$dumpvars", 2'sb01, v00333880_0, v003338D8_0, v0033FCD0_0, v0033FD28_0, v0033FD80_0;
    %delay 480, 0;
    %vpi_call 3 69 "$finish";
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Fsil\Desktop\Guia06\Exemplo043.v";
