{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740570111240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740570111250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 08:41:51 2025 " "Processing started: Wed Feb 26 08:41:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740570111250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740570111250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto6 -c Projeto6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto6 -c Projeto6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740570111250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740570111667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740570111667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto6.vhd 4 2 " "Found 4 design units, including 2 entities, in source file projeto6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto6-rtl " "Found design unit 1: Projeto6-rtl" {  } { { "Projeto6.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740570117237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bin_to_7seg-behavior " "Found design unit 2: bin_to_7seg-behavior" {  } { { "Projeto6.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740570117237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto6 " "Found entity 1: Projeto6" {  } { { "Projeto6.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740570117237 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_7seg " "Found entity 2: bin_to_7seg" {  } { { "Projeto6.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740570117237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740570117237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_types_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_types_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types_pkg " "Found design unit 1: my_types_pkg" {  } { { "my_types_pkg.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/my_types_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740570117247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740570117247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto6 " "Elaborating entity \"Projeto6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740570117288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_7seg bin_to_7seg:min_decoder " "Elaborating entity \"bin_to_7seg\" for hierarchy \"bin_to_7seg:min_decoder\"" {  } { { "Projeto6.vhd" "min_decoder" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740570117299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "min_seg\[7\] VCC " "Pin \"min_seg\[7\]\" is stuck at VCC" {  } { { "Projeto6.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740570117654 "|Projeto6|min_seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "max_seg\[7\] VCC " "Pin \"max_seg\[7\]\" is stuck at VCC" {  } { { "Projeto6.vhd" "" { Text "C:/Users/luish/Desktop/Apresentar em Lógica amanhã/atividade6/Projeto6.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740570117654 "|Projeto6|max_seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740570117654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740570117695 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740570118101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740570118101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740570118224 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740570118224 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740570118224 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740570118224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740570118235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 08:41:58 2025 " "Processing ended: Wed Feb 26 08:41:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740570118235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740570118235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740570118235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740570118235 ""}
