

================================================================
== Vivado HLS Report for 'xFarithm_proc_2811'
================================================================
* Date:           Wed Mar 18 11:35:01 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 10.431 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   923761|   923761| 46.188 ms | 46.188 ms |  923761|  923761|   none  |
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |   923760|   923760|      1283|          -|          -|   720|    no    |
        | + colLoop  |     1280|     1280|         2|          1|          1|  1280|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src2_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [./xf_add_2.hpp:92]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %0 ], [ %i_V, %rowLoop_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.77ns)   --->   "%icmp_ln887 = icmp ult i10 %t_V, -304" [./xf_add_2.hpp:92]   --->   Operation 11 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%i_V = add i10 %t_V, 1" [./xf_add_2.hpp:92]   --->   Operation 12 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %rowLoop_begin, label %3" [./xf_add_2.hpp:92]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str57) nounwind" [./xf_add_2.hpp:93]   --->   Operation 14 'specloopname' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str57)" [./xf_add_2.hpp:93]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 720, i32 720, i32 0, [1 x i8]* @p_str) nounwind" [./xf_add_2.hpp:94]   --->   Operation 16 'speclooptripcount' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [./xf_add_2.hpp:98]   --->   Operation 17 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [./xf_add_2.hpp:124]   --->   Operation 18 'ret' <Predicate = (!icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%t_V_4 = phi i11 [ 0, %rowLoop_begin ], [ %add_ln1597, %colLoop ]" [./xf_add_2.hpp:98]   --->   Operation 19 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln98 = icmp eq i11 %t_V_4, -768" [./xf_add_2.hpp:98]   --->   Operation 20 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (1.63ns)   --->   "%add_ln1597 = add i11 %t_V_4, 1" [./xf_add_2.hpp:98]   --->   Operation 21 'add' 'add_ln1597' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %rowLoop_end, label %colLoop" [./xf_add_2.hpp:98]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.4>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str58) nounwind" [./xf_add_2.hpp:99]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str58)" [./xf_add_2.hpp:99]   --->   Operation 24 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1280, i32 1280, i32 0, [1 x i8]* @p_str) nounwind" [./xf_add_2.hpp:100]   --->   Operation 25 'speclooptripcount' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./xf_add_2.hpp:101]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (3.63ns)   --->   "%val_src1_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_src1_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_add_2.hpp:102]   --->   Operation 27 'read' 'val_src1_V' <Predicate = (!icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 28 [1/1] (3.63ns)   --->   "%val_src2_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %p_src2_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->./xf_add_2.hpp:104]   --->   Operation 28 'read' 'val_src2_V' <Predicate = (!icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %val_src1_V to i8" [./xf_add_2.hpp:110]   --->   Operation 29 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i24 %val_src2_V to i8" [./xf_add_2.hpp:112]   --->   Operation 30 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %trunc_ln647 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 31 'zext' 'zext_ln215' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i8 %trunc_ln647_1 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 32 'zext' 'zext_ln1353' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln1353 = add i9 %zext_ln1353, %zext_ln215" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 33 'add' 'add_ln1353' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1353, i32 8)" [./xf_add_2.hpp:50->./xf_add_2.hpp:117]   --->   Operation 34 'bitselect' 'tmp_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.91ns)   --->   "%add_ln209 = add i8 %trunc_ln647_1, %trunc_ln647" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 35 'add' 'add_ln209' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (1.24ns)   --->   "%select_ln209 = select i1 %tmp_7, i8 -1, i8 %add_ln209" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 36 'select' 'select_ln209' <Predicate = (!icmp_ln98)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src1_V, i32 8, i32 15)" [./xf_add_2.hpp:110]   --->   Operation 37 'partselect' 'p_Result_s' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src2_V, i32 8, i32 15)" [./xf_add_2.hpp:112]   --->   Operation 38 'partselect' 'p_Result_1_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i8 %p_Result_s to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 39 'zext' 'zext_ln215_6' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1353_1 = zext i8 %p_Result_1_1 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 40 'zext' 'zext_ln1353_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln1353_1 = add i9 %zext_ln1353_1, %zext_ln215_6" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 41 'add' 'add_ln1353_1' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1353_1, i32 8)" [./xf_add_2.hpp:50->./xf_add_2.hpp:117]   --->   Operation 42 'bitselect' 'tmp_8' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.91ns)   --->   "%add_ln209_1 = add i8 %p_Result_1_1, %p_Result_s" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 43 'add' 'add_ln209_1' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (1.24ns)   --->   "%select_ln209_1 = select i1 %tmp_8, i8 -1, i8 %add_ln209_1" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 44 'select' 'select_ln209_1' <Predicate = (!icmp_ln98)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src1_V, i32 16, i32 23)" [./xf_add_2.hpp:110]   --->   Operation 45 'partselect' 'p_Result_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %val_src2_V, i32 16, i32 23)" [./xf_add_2.hpp:112]   --->   Operation 46 'partselect' 'p_Result_1_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i8 %p_Result_2 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 47 'zext' 'zext_ln215_7' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1353_2 = zext i8 %p_Result_1_2 to i9" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 48 'zext' 'zext_ln1353_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln1353_2 = add i9 %zext_ln1353_2, %zext_ln215_7" [./xf_add_2.hpp:49->./xf_add_2.hpp:117]   --->   Operation 49 'add' 'add_ln1353_2' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln1353_2, i32 8)" [./xf_add_2.hpp:50->./xf_add_2.hpp:117]   --->   Operation 50 'bitselect' 'tmp_9' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln209_2 = add i8 %p_Result_1_2, %p_Result_2" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 51 'add' 'add_ln209_2' <Predicate = (!icmp_ln98)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.24ns)   --->   "%select_ln209_2 = select i1 %tmp_9, i8 -1, i8 %add_ln209_2" [./xf_add_2.hpp:54->./xf_add_2.hpp:117]   --->   Operation 52 'select' 'select_ln209_2' <Predicate = (!icmp_ln98)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%op2_V_read_assign = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %select_ln209_2, i8 %select_ln209_1, i8 %select_ln209)" [./xf_add_2.hpp:119]   --->   Operation 53 'bitconcatenate' 'op2_V_read_assign' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %p_dst_data_V, i24 %op2_V_read_assign)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->./xf_add_2.hpp:121]   --->   Operation 54 'write' <Predicate = (!icmp_ln98)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str58, i32 %tmp_s)" [./xf_add_2.hpp:122]   --->   Operation 55 'specregionend' 'empty' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [./xf_add_2.hpp:98]   --->   Operation 56 'br' <Predicate = (!icmp_ln98)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str57, i32 %tmp)" [./xf_add_2.hpp:123]   --->   Operation 57 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [./xf_add_2.hpp:92]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src1_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src2_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
br_ln92                 (br               ) [ 011111]
t_V                     (phi              ) [ 001000]
icmp_ln887              (icmp             ) [ 001111]
i_V                     (add              ) [ 011111]
br_ln92                 (br               ) [ 000000]
specloopname_ln93       (specloopname     ) [ 000000]
tmp                     (specregionbegin  ) [ 000111]
speclooptripcount_ln94  (speclooptripcount) [ 000000]
br_ln98                 (br               ) [ 001111]
ret_ln124               (ret              ) [ 000000]
t_V_4                   (phi              ) [ 000100]
icmp_ln98               (icmp             ) [ 001111]
add_ln1597              (add              ) [ 001111]
br_ln98                 (br               ) [ 000000]
specloopname_ln99       (specloopname     ) [ 000000]
tmp_s                   (specregionbegin  ) [ 000000]
speclooptripcount_ln100 (speclooptripcount) [ 000000]
specpipeline_ln101      (specpipeline     ) [ 000000]
val_src1_V              (read             ) [ 000000]
val_src2_V              (read             ) [ 000000]
trunc_ln647             (trunc            ) [ 000000]
trunc_ln647_1           (trunc            ) [ 000000]
zext_ln215              (zext             ) [ 000000]
zext_ln1353             (zext             ) [ 000000]
add_ln1353              (add              ) [ 000000]
tmp_7                   (bitselect        ) [ 000000]
add_ln209               (add              ) [ 000000]
select_ln209            (select           ) [ 000000]
p_Result_s              (partselect       ) [ 000000]
p_Result_1_1            (partselect       ) [ 000000]
zext_ln215_6            (zext             ) [ 000000]
zext_ln1353_1           (zext             ) [ 000000]
add_ln1353_1            (add              ) [ 000000]
tmp_8                   (bitselect        ) [ 000000]
add_ln209_1             (add              ) [ 000000]
select_ln209_1          (select           ) [ 000000]
p_Result_2              (partselect       ) [ 000000]
p_Result_1_2            (partselect       ) [ 000000]
zext_ln215_7            (zext             ) [ 000000]
zext_ln1353_2           (zext             ) [ 000000]
add_ln1353_2            (add              ) [ 000000]
tmp_9                   (bitselect        ) [ 000000]
add_ln209_2             (add              ) [ 000000]
select_ln209_2          (select           ) [ 000000]
op2_V_read_assign       (bitconcatenate   ) [ 000000]
write_ln651             (write            ) [ 000000]
empty                   (specregionend    ) [ 000000]
br_ln98                 (br               ) [ 001111]
empty_89                (specregionend    ) [ 000000]
br_ln92                 (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src1_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src2_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src2_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="val_src1_V_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="24" slack="0"/>
<pin id="72" dir="0" index="1" bw="24" slack="0"/>
<pin id="73" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_src1_V/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="val_src2_V_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="24" slack="0"/>
<pin id="78" dir="0" index="1" bw="24" slack="0"/>
<pin id="79" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_src2_V/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln651_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="24" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/4 "/>
</bind>
</comp>

<comp id="89" class="1005" name="t_V_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="10" slack="1"/>
<pin id="91" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="t_V_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="10" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="t_V_4_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="1"/>
<pin id="102" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="t_V_4_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln887_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="10" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln98_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln1597_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1597/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln647_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln647_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="24" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln215_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln1353_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln1353_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_7_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln209_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln209_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Result_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="24" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="0" index="3" bw="5" slack="0"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_Result_1_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="0"/>
<pin id="192" dir="0" index="2" bw="5" slack="0"/>
<pin id="193" dir="0" index="3" bw="5" slack="0"/>
<pin id="194" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln215_6_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln1353_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln1353_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_1/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_8_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln209_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln209_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209_1/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Result_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="24" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Result_1_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="24" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_2/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln215_7_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln1353_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353_2/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln1353_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1353_2/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln209_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_2/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln209_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209_2/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="op2_V_read_assign_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="24" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="0" index="2" bw="8" slack="0"/>
<pin id="295" dir="0" index="3" bw="8" slack="0"/>
<pin id="296" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_V_read_assign/4 "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln887_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="311" class="1005" name="icmp_ln98_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln98 "/>
</bind>
</comp>

<comp id="315" class="1005" name="add_ln1597_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1597 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="66" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="93" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="93" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="104" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="104" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="70" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="76" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="135" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="139" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="143" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="135" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="165" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="70" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="60" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="76" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="179" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="189" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="199" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="54" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="189" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="179" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="213" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="70" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="251"><net_src comp="58" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="76" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="258"><net_src comp="235" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="245" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="255" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="245" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="235" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="269" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="283" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="227" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="171" pin="3"/><net_sink comp="291" pin=3"/></net>

<net id="301"><net_src comp="291" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="305"><net_src comp="111" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="117" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="314"><net_src comp="123" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="129" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_V | {4 }
 - Input state : 
	Port: xFarithm_proc_2811 : p_src1_data_V | {4 }
	Port: xFarithm_proc_2811 : p_src2_data_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln92 : 2
	State 3
		icmp_ln98 : 1
		add_ln1597 : 1
		br_ln98 : 2
	State 4
		zext_ln215 : 1
		zext_ln1353 : 1
		add_ln1353 : 2
		tmp_7 : 3
		add_ln209 : 1
		select_ln209 : 4
		zext_ln215_6 : 1
		zext_ln1353_1 : 1
		add_ln1353_1 : 2
		tmp_8 : 3
		add_ln209_1 : 1
		select_ln209_1 : 4
		zext_ln215_7 : 1
		zext_ln1353_2 : 1
		add_ln1353_2 : 2
		tmp_9 : 3
		add_ln209_2 : 1
		select_ln209_2 : 4
		op2_V_read_assign : 5
		write_ln651 : 6
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        i_V_fu_117        |    0    |    14   |
|          |     add_ln1597_fu_129    |    0    |    13   |
|          |     add_ln1353_fu_151    |    0    |    15   |
|    add   |     add_ln209_fu_165     |    0    |    15   |
|          |    add_ln1353_1_fu_207   |    0    |    15   |
|          |    add_ln209_1_fu_221    |    0    |    15   |
|          |    add_ln1353_2_fu_263   |    0    |    15   |
|          |    add_ln209_2_fu_277    |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln887_fu_111    |    0    |    13   |
|          |     icmp_ln98_fu_123     |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |    select_ln209_fu_171   |    0    |    8    |
|  select  |   select_ln209_1_fu_227  |    0    |    8    |
|          |   select_ln209_2_fu_283  |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   |   val_src1_V_read_fu_70  |    0    |    0    |
|          |   val_src2_V_read_fu_76  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |  write_ln651_write_fu_82 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln647_fu_135    |    0    |    0    |
|          |   trunc_ln647_1_fu_139   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln215_fu_143    |    0    |    0    |
|          |    zext_ln1353_fu_147    |    0    |    0    |
|   zext   |    zext_ln215_6_fu_199   |    0    |    0    |
|          |   zext_ln1353_1_fu_203   |    0    |    0    |
|          |    zext_ln215_7_fu_255   |    0    |    0    |
|          |   zext_ln1353_2_fu_259   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_7_fu_157       |    0    |    0    |
| bitselect|       tmp_8_fu_213       |    0    |    0    |
|          |       tmp_9_fu_269       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     p_Result_s_fu_179    |    0    |    0    |
|partselect|    p_Result_1_1_fu_189   |    0    |    0    |
|          |     p_Result_2_fu_235    |    0    |    0    |
|          |    p_Result_1_2_fu_245   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate| op2_V_read_assign_fu_291 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   167   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln1597_reg_315|   11   |
|    i_V_reg_306   |   10   |
|icmp_ln887_reg_302|    1   |
| icmp_ln98_reg_311|    1   |
|   t_V_4_reg_100  |   11   |
|    t_V_reg_89    |   10   |
+------------------+--------+
|       Total      |   44   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   167  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   44   |    -   |
+-----------+--------+--------+
|   Total   |   44   |   167  |
+-----------+--------+--------+
