==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 1ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir11_sec2_5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir11_sec2_5.cpp:19:4)
INFO: [HLS 200-472] Inferring partial write operation for 'shift_reg' (fir11_sec2_5.cpp:21:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (1.2ns) of 'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) exceeds the target cycle time (target cycle time: 1ns, clock uncertainty: 0.125ns, effective cycle time: 0.875ns).
WARNING: [SCHED 204-21] Estimated clock period (1.199ns) exceeds the target (target clock period: 1ns, clock uncertainty: 0.125ns, effective delay budget: 0.875ns).
WARNING: [SCHED 204-21] The critical path in module 'fir' consists of the following:
	wire read on port 'x' (fir11_sec2_5.cpp:8) [10]  (0 ns)
	'mul' operation ('mul_ln18', fir11_sec2_5.cpp:18) [11]  (1.2 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.164 seconds; current allocated memory: 88.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 89.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/y' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fir_mul_32s_7ns_32_7_1' to 'fir_mul_32s_7ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fir_mul_32s_10s_32_7_1' to 'fir_mul_32s_10s_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fir_add_32ns_32ns_32_2_1' to 'fir_add_32ns_32nsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fir_add_32ns_32nsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fir_mul_32s_10s_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fir_mul_32s_7ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 89.615 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 834.03 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_7ns_3bkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'fir_mul_32s_10s_3cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'fir_add_32ns_32nsdEe_AddSubnS_0'
INFO: [RTMG 210-278] Implementing memory 'fir_shift_reg_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'fir_c1_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 889.168 ; gain = 796.508
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
INFO: [HLS 200-112] Total elapsed time: 16.593 seconds; peak allocated memory: 89.615 MB.
