--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml loadable_binary_counter.twx loadable_binary_counter.ncd -o
loadable_binary_counter.twr loadable_binary_counter.pcf

Design file:              loadable_binary_counter.ncd
Physical constraint file: loadable_binary_counter.pcf
Device,package,speed:     xc6slx9,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CE          |    1.092(R)|      SLOW  |    0.574(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<0>        |    1.376(R)|      SLOW  |   -0.126(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<1>        |    1.315(R)|      SLOW  |   -0.074(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<2>        |    1.236(R)|      SLOW  |   -0.128(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<3>        |    1.126(R)|      SLOW  |   -0.020(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<4>        |    0.955(R)|      SLOW  |    0.164(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<5>        |    1.012(R)|      SLOW  |    0.109(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<6>        |    0.813(R)|      SLOW  |    0.131(R)|      SLOW  |CLK_BUFGP         |   0.000|
D<7>        |    0.588(R)|      SLOW  |    0.326(R)|      SLOW  |CLK_BUFGP         |   0.000|
LD          |    1.810(R)|      SLOW  |    0.088(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    0.724(R)|      SLOW  |    0.571(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Q<0>        |         7.294(R)|      SLOW  |         3.897(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<1>        |         7.153(R)|      SLOW  |         3.756(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<2>        |         7.219(R)|      SLOW  |         3.859(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<3>        |         7.219(R)|      SLOW  |         3.859(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<4>        |         7.266(R)|      SLOW  |         3.843(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<5>        |         7.372(R)|      SLOW  |         3.947(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<6>        |         7.312(R)|      SLOW  |         3.933(R)|      FAST  |CLK_BUFGP         |   0.000|
Q<7>        |         7.312(R)|      SLOW  |         3.933(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.864|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 20 01:23:05 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



