m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4
vcoeff_update
Z1 !s110 1431319580
!i10b 1
!s100 dK2>ZCGV?oP:;dT4OL8>K0
Io45eI045QbYaddm?TMX=L1
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1430798610
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/coeff_update.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/coeff_update.v
L0 3
Z3 OV;L;10.3c;59
r1
!s85 0
31
!s108 1431319580.762000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/coeff_update.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/coeff_update.v|
!i113 1
Z4 o-work work
vcorrelation
R1
!i10b 1
!s100 ICV1:hQ]eQidBF@A1C=3h2
I1J?O[;V??L9zA3?G:Uj<70
R2
R0
w1428632135
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/correlation.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/correlation.v
L0 3
R3
r1
!s85 0
31
!s108 1431319580.856000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/correlation.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/correlation.v|
!i113 1
R4
vdivide
R1
!i10b 1
!s100 4@UPK;>UZG^TX4CHFXJd[0
IXc=X?zZ1f91U[FaN1kJUh1
R2
R0
w1430697251
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide.v
L0 5
R3
r1
!s85 0
31
!s108 1431319580.949000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide.v|
!i113 1
R4
vdivide_stage
Z5 !s110 1431319581
!i10b 1
!s100 DdG:M>:NaobkHS_C@oFAD2
IRH3@L?zakinV9fZCAf7KW2
R2
R0
w1430696777
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide_stage.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide_stage.v
L0 4
R3
r1
!s85 0
31
!s108 1431319581.027000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide_stage.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/divide_stage.v|
!i113 1
R4
vLDR
R5
!i10b 1
!s100 QZTHhd2]eoQdb>^mak2HN1
IZ<Mj3mB<1K8GI_ZN0TDO@0
R2
R0
w1431302771
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR.v
L0 3
R3
r1
!s85 0
31
!s108 1431319581.105000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR.v|
!i113 1
R4
n@l@d@r
vLDR_tb
!s110 1431320173
!i10b 1
!s100 ?UHk<?WAARZjk8CAOoQ1;3
I5N?z8ah_NKZ;m@RnBP7N_3
R2
R0
w1431320163
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR_tb.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR_tb.v
L0 3
R3
r1
!s85 0
31
!s108 1431320173.615000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR_tb.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/LDR_tb.v|
!i113 1
R4
n@l@d@r_tb
vNumDen
R5
!i10b 1
!s100 mPP8Faml@:JzE1BU`Le5l0
I>7c?RfCM3S;m4S_`D77;U2
R2
R0
w1430704461
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/NumDen.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/NumDen.v
L0 3
R3
r1
!s85 0
31
!s108 1431319581.308000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/NumDen.v|
!s90 -reportprogress|30|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/NumDen.v|
!i113 1
R4
n@num@den
vreflect_coeff
!s110 1431320117
!i10b 1
!s100 8G``NALlFH]86SGFL9E4z0
IoQg>T0MiYf;dI;H`zEoH@3
R2
R0
w1431320111
8C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/reflect_coeff.v
FC:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/reflect_coeff.v
L0 3
R3
r1
!s85 0
31
!s108 1431320117.517000
!s107 C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/reflect_coeff.v|
!s90 -reportprogress|300|-work|work|C:/Users/Eric/Documents/Altera/Verilog_stuff/LPC4/reflect_coeff.v|
!i113 1
R4
