

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Oct 16 11:02:36 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        LAB1_FIR
* Solution:       FIR_solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.293|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   63|   63|   63|   63|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     14|   1174|   2372|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    495|
|Register         |        -|      -|   1025|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     14|   2199|   2867|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     17|      6|     16|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |fir_dadd_64ns_64ns_64_5_full_dsp_1_U1  |fir_dadd_64ns_64ns_64_5_full_dsp_1  |        0|      3|  445|  1149|
    |fir_dmul_64ns_64ns_64_6_max_dsp_1_U2   |fir_dmul_64ns_64ns_64_6_max_dsp_1   |        0|     11|  317|   578|
    |fir_sitodp_32ns_64_6_1_U3              |fir_sitodp_32ns_64_6_1              |        0|      0|  412|   645|
    +---------------------------------------+------------------------------------+---------+-------+-----+------+
    |Total                                  |                                    |        0|     14| 1174|  2372|
    +---------------------------------------+------------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  293|         65|    1|         65|
    |coeff_address0          |   50|         11|    4|         44|
    |grp_fu_178_p0           |   15|          3|   64|        192|
    |grp_fu_178_p1           |   15|          3|   64|        192|
    |grp_fu_184_p0           |   50|         11|   64|        704|
    |grp_fu_184_p1           |   21|          4|   64|        256|
    |grp_fu_189_p0           |   15|          3|   32|         96|
    |probe_in_ap_vld_in_sig  |    9|          2|    1|          2|
    |probe_in_ap_vld_preg    |    9|          2|    1|          2|
    |probe_in_blk_n          |    9|          2|    1|          2|
    |probe_in_in_sig         |    9|          2|   64|        128|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  495|        108|  360|       1683|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  64|   0|   64|          0|
    |data_in_0             |  64|   0|   64|          0|
    |data_in_1             |  64|   0|   64|          0|
    |data_in_2             |  64|   0|   64|          0|
    |data_in_3             |  64|   0|   64|          0|
    |data_in_4             |  64|   0|   64|          0|
    |data_in_5             |  64|   0|   64|          0|
    |data_in_6             |  64|   0|   64|          0|
    |data_in_7             |  64|   0|   64|          0|
    |data_in_8             |  64|   0|   64|          0|
    |probe_in_ap_vld_preg  |   1|   0|    1|          0|
    |probe_in_preg         |  64|   0|   64|          0|
    |reg_192               |  32|   0|   32|          0|
    |reg_197               |  32|   0|   32|          0|
    |reg_202               |  64|   0|   64|          0|
    |reg_207               |  64|   0|   64|          0|
    |reg_213               |  64|   0|   64|          0|
    |reg_219               |  64|   0|   64|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |1025|   0| 1025|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fir     | return value |
|probe_in         |  in |   64|   ap_vld   |   probe_in   |    scalar    |
|probe_in_ap_vld  |  in |    1|   ap_vld   |   probe_in   |    scalar    |
|out_r            | out |   64|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld     | out |    1|   ap_vld   |     out_r    |    pointer   |
|coeff_address0   | out |    4|  ap_memory |     coeff    |     array    |
|coeff_ce0        | out |    1|  ap_memory |     coeff    |     array    |
|coeff_q0         |  in |   32|  ap_memory |     coeff    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

