

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9'
================================================================
* Date:           Thu Feb  5 03:13:32 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16903|    16903|  0.169 ms|  0.169 ms|  16897|  16897|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_89_8_VITIS_LOOP_94_9  |    16901|    16901|         7|          1|          1|  16896|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_29 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0679 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:94]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:89]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln89_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln89"   --->   Operation 16 'read' 'sext_ln89_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln89_cast = sext i62 %sext_ln89_read"   --->   Operation 17 'sext' 'sext_ln89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_10, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten8"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%store_ln89 = store i9 0, i9 %i" [top.cpp:89]   --->   Operation 28 'store' 'store_ln89' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln94 = store i7 0, i7 %j" [top.cpp:94]   --->   Operation 29 'store' 'store_ln94' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %p_0_0_0679"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %empty_29"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body95"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i15 %indvar_flatten8" [top.cpp:89]   --->   Operation 34 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%icmp_ln89 = icmp_eq  i15 %indvar_flatten8_load, i15 16896" [top.cpp:89]   --->   Operation 36 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%add_ln89_1 = add i15 %indvar_flatten8_load, i15 1" [top.cpp:89]   --->   Operation 37 'add' 'add_ln89_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %fpga_resource_hint.if.then107.0, void %for.end124.exitStub" [top.cpp:89]   --->   Operation 38 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:94]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:89]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.92ns)   --->   "%add_ln89 = add i9 %i_load, i9 1" [top.cpp:89]   --->   Operation 41 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.89ns)   --->   "%icmp_ln94 = icmp_eq  i7 %j_load, i7 66" [top.cpp:94]   --->   Operation 42 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%select_ln89 = select i1 %icmp_ln94, i7 0, i7 %j_load" [top.cpp:89]   --->   Operation 43 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.45ns)   --->   "%select_ln89_4 = select i1 %icmp_ln94, i9 %add_ln89, i9 %i_load" [top.cpp:89]   --->   Operation 44 'select' 'select_ln89_4' <Predicate = (!icmp_ln89)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i9 %select_ln89_4" [top.cpp:102]   --->   Operation 45 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0" [top.cpp:102]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %select_ln89" [top.cpp:94]   --->   Operation 47 'trunc' 'trunc_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln89, i32 2, i32 6" [top.cpp:94]   --->   Operation 48 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %lshr_ln2" [top.cpp:94]   --->   Operation 49 'zext' 'zext_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i5 %lshr_ln2" [top.cpp:102]   --->   Operation 50 'zext' 'zext_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.96ns)   --->   "%add_ln102 = add i12 %tmp_s, i12 %zext_ln102" [top.cpp:102]   --->   Operation 51 'add' 'add_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i12 %add_ln102" [top.cpp:102]   --->   Operation 52 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 53 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 54 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln102_1" [top.cpp:102]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln89, i32 6" [top.cpp:101]   --->   Operation 57 'bitselect' 'tmp' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:102]   --->   Operation 58 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 59 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:102]   --->   Operation 59 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 60 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:102]   --->   Operation 60 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 61 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:102]   --->   Operation 61 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln94" [top.cpp:103]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:103]   --->   Operation 66 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 67 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:103]   --->   Operation 67 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:103]   --->   Operation 68 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:103]   --->   Operation 69 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = (!icmp_ln89)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_1 : Operation 70 [1/1] (0.89ns)   --->   "%icmp_ln107 = icmp_ne  i7 %select_ln89, i7 0" [top.cpp:107]   --->   Operation 70 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.89ns)   --->   "%icmp_ln107_1 = icmp_ult  i7 %select_ln89, i7 65" [top.cpp:107]   --->   Operation 71 'icmp' 'icmp_ln107_1' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln89, i32 1, i32 6" [top.cpp:115]   --->   Operation 72 'partselect' 'tmp_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln115 = icmp_eq  i6 %tmp_8, i6 0" [top.cpp:115]   --->   Operation 73 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln89)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.then112, void %for.inc119" [top.cpp:115]   --->   Operation 74 'br' 'br_ln115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.89ns)   --->   "%add_ln94 = add i7 %select_ln89, i7 1" [top.cpp:94]   --->   Operation 75 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.48ns)   --->   "%store_ln89 = store i15 %add_ln89_1, i15 %indvar_flatten8" [top.cpp:89]   --->   Operation 76 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 77 [1/1] (0.48ns)   --->   "%store_ln89 = store i9 %select_ln89_4, i9 %i" [top.cpp:89]   --->   Operation 77 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.48>
ST_1 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln94 = store i7 %add_ln94, i7 %j" [top.cpp:94]   --->   Operation 78 'store' 'store_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_load12 = load i24 %empty" [top.cpp:89]   --->   Operation 79 'load' 'p_load12' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_load = load i17 %empty_29" [top.cpp:89]   --->   Operation 80 'load' 'p_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%select_ln89_2 = select i1 %icmp_ln94, i17 0, i17 %p_load" [top.cpp:89]   --->   Operation 81 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.43ns)   --->   "%select_ln89_3 = select i1 %icmp_ln94, i24 0, i24 %p_load12" [top.cpp:89]   --->   Operation 82 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:102]   --->   Operation 83 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 84 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:102]   --->   Operation 84 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 85 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:102]   --->   Operation 85 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 86 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:102]   --->   Operation 86 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4096> <RAM>
ST_2 : Operation 87 [1/1] (0.60ns)   --->   "%t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i2 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i2 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i2 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i24 0, i2 %trunc_ln94" [top.cpp:102]   --->   Operation 87 'sparsemux' 't_cur' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:103]   --->   Operation 88 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 89 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:103]   --->   Operation 89 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 90 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:103]   --->   Operation 90 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 91 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:103]   --->   Operation 91 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 16> <RAM>
ST_2 : Operation 92 [1/1] (0.60ns)   --->   "%s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.4i17.i17.i2, i2 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i2 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i2 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i2 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i2 %trunc_ln94" [top.cpp:103]   --->   Operation 92 'sparsemux' 's_cur' <Predicate = (!tmp)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.43ns)   --->   "%t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur" [top.cpp:101]   --->   Operation 93 'select' 't_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur" [top.cpp:101]   --->   Operation 94 'select' 's_cur_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i24 %select_ln89_3" [top.cpp:110]   --->   Operation 95 'sext' 'sext_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i17 %select_ln89_2" [top.cpp:110]   --->   Operation 96 'sext' 'sext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [5/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 97 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.48ns)   --->   "%store_ln101 = store i17 %s_cur_1, i17 %empty_29" [top.cpp:101]   --->   Operation 98 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 99 [1/1] (0.48ns)   --->   "%store_ln101 = store i24 %t_cur_1, i24 %empty" [top.cpp:101]   --->   Operation 99 'store' 'store_ln101' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 100 [4/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 100 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 101 [3/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 101 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 102 [2/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 102 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.81>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%p_0_0_0679_load = load i24 %p_0_0_0679" [top.cpp:89]   --->   Operation 103 'load' 'p_0_0_0679_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.43ns)   --->   "%select_ln89_1 = select i1 %icmp_ln94, i24 0, i24 %p_0_0_0679_load" [top.cpp:89]   --->   Operation 104 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [top.cpp:107]   --->   Operation 105 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/5] (1.79ns)   --->   "%mul_ln110 = mul i41 %sext_ln110, i41 %sext_ln110_1" [top.cpp:110]   --->   Operation 106 'mul' 'mul_ln110' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln109 = sext i41 %mul_ln110" [top.cpp:109]   --->   Operation 107 'sext' 'sext_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln110, i64 12, i64 3, i64 4" [top.cpp:109]   --->   Operation 108 'specfucore' 'specfucore_ln109' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 47" [top.cpp:110]   --->   Operation 109 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln110, i32 14, i32 37" [top.cpp:110]   --->   Operation 110 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 13" [top.cpp:110]   --->   Operation 111 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 37" [top.cpp:110]   --->   Operation 112 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i1 %tmp_2" [top.cpp:110]   --->   Operation 113 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.10ns)   --->   "%add_ln110 = add i24 %trunc_ln5, i24 %zext_ln110" [top.cpp:110]   --->   Operation 114 'add' 'add_ln110' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln110, i32 23" [top.cpp:110]   --->   Operation 115 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %tmp_4, i1 1" [top.cpp:110]   --->   Operation 116 'xor' 'xor_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %tmp_3, i1 %xor_ln110" [top.cpp:110]   --->   Operation 117 'and' 'and_ln110' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln109, i32 38" [top.cpp:110]   --->   Operation 118 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln110, i32 39, i32 40" [top.cpp:110]   --->   Operation 119 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.62ns)   --->   "%icmp_ln110 = icmp_eq  i2 %tmp_6, i2 3" [top.cpp:110]   --->   Operation 120 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln110, i32 38, i32 40" [top.cpp:110]   --->   Operation 121 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.74ns)   --->   "%icmp_ln110_1 = icmp_eq  i3 %tmp_7, i3 7" [top.cpp:110]   --->   Operation 122 'icmp' 'icmp_ln110_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.74ns)   --->   "%icmp_ln110_2 = icmp_eq  i3 %tmp_7, i3 0" [top.cpp:110]   --->   Operation 123 'icmp' 'icmp_ln110_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%select_ln110 = select i1 %and_ln110, i1 %icmp_ln110_1, i1 %icmp_ln110_2" [top.cpp:110]   --->   Operation 124 'select' 'select_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%xor_ln110_1 = xor i1 %tmp_5, i1 1" [top.cpp:110]   --->   Operation 125 'xor' 'xor_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%and_ln110_1 = and i1 %icmp_ln110, i1 %xor_ln110_1" [top.cpp:110]   --->   Operation 126 'and' 'and_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_4)   --->   "%select_ln110_1 = select i1 %and_ln110, i1 %and_ln110_1, i1 %icmp_ln110_1" [top.cpp:110]   --->   Operation 127 'select' 'select_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%and_ln110_2 = and i1 %and_ln110, i1 %icmp_ln110_1" [top.cpp:110]   --->   Operation 128 'and' 'and_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%xor_ln110_2 = xor i1 %select_ln110, i1 1" [top.cpp:110]   --->   Operation 129 'xor' 'xor_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%or_ln110 = or i1 %tmp_4, i1 %xor_ln110_2" [top.cpp:110]   --->   Operation 130 'or' 'or_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln110_3)   --->   "%xor_ln110_3 = xor i1 %tmp_1, i1 1" [top.cpp:110]   --->   Operation 131 'xor' 'xor_ln110_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110_3 = and i1 %or_ln110, i1 %xor_ln110_3" [top.cpp:110]   --->   Operation 132 'and' 'and_ln110_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln110_4 = and i1 %tmp_4, i1 %select_ln110_1" [top.cpp:110]   --->   Operation 133 'and' 'and_ln110_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%or_ln110_2 = or i1 %and_ln110_2, i1 %and_ln110_4" [top.cpp:110]   --->   Operation 134 'or' 'or_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%xor_ln110_4 = xor i1 %or_ln110_2, i1 1" [top.cpp:110]   --->   Operation 135 'xor' 'xor_ln110_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln110_1)   --->   "%and_ln110_5 = and i1 %tmp_1, i1 %xor_ln110_4" [top.cpp:110]   --->   Operation 136 'and' 'and_ln110_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%select_ln110_2 = select i1 %and_ln110_3, i24 8388607, i24 8388608" [top.cpp:110]   --->   Operation 137 'select' 'select_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln110_1 = or i1 %and_ln110_3, i1 %and_ln110_5" [top.cpp:110]   --->   Operation 138 'or' 'or_ln110_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_cur_1)   --->   "%p_cur = select i1 %or_ln110_1, i24 %select_ln110_2, i24 %add_ln110" [top.cpp:110]   --->   Operation 139 'select' 'p_cur' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.43ns) (out node of the LUT)   --->   "%p_cur_1 = select i1 %and_ln107, i24 %p_cur, i24 0" [top.cpp:107]   --->   Operation 140 'select' 'p_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.48ns)   --->   "%store_ln107 = store i24 %p_cur_1, i24 %p_0_0_0679" [top.cpp:107]   --->   Operation 141 'store' 'store_ln107' <Predicate = true> <Delay = 0.48>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.body95" [top.cpp:94]   --->   Operation 142 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 152 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln89_cast" [top.cpp:89]   --->   Operation 143 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_8_VITIS_LOOP_94_9_str"   --->   Operation 144 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16896, i64 16896, i64 16896"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [top.cpp:95]   --->   Operation 146 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [top.cpp:108]   --->   Operation 147 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin" [top.cpp:110]   --->   Operation 148 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i24 %select_ln89_1" [top.cpp:116]   --->   Operation 149 'zext' 'zext_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (7.30ns)   --->   "%write_ln116 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln116, i4 15" [top.cpp:116]   --->   Operation 150 'write' 'write_ln116' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc119" [top.cpp:117]   --->   Operation 151 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.181ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln89', top.cpp:89) of constant 0 on local variable 'i', top.cpp:89 [29]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:89) on local variable 'i', top.cpp:89 [46]  (0.000 ns)
	'add' operation 9 bit ('add_ln89', top.cpp:89) [48]  (0.921 ns)
	'select' operation 9 bit ('select_ln89_4', top.cpp:89) [56]  (0.458 ns)
	'add' operation 12 bit ('add_ln102', top.cpp:102) [64]  (0.962 ns)
	'getelementptr' operation 12 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr', top.cpp:102) [66]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load', top.cpp:102) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3' [71]  (1.352 ns)

 <State 2>: 2.881ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load', top.cpp:102) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3' [71]  (1.352 ns)
	'sparsemux' operation 24 bit ('t_cur', top.cpp:102) [75]  (0.605 ns)
	'select' operation 24 bit ('t_cur', top.cpp:101) [85]  (0.435 ns)
	'store' operation 0 bit ('store_ln101', top.cpp:101) of variable 't_cur', top.cpp:101 on local variable 'empty' [143]  (0.489 ns)

 <State 3>: 1.790ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln110', top.cpp:110) [93]  (1.790 ns)

 <State 4>: 1.790ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln110', top.cpp:110) [93]  (1.790 ns)

 <State 5>: 1.790ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln110', top.cpp:110) [93]  (1.790 ns)

 <State 6>: 4.817ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln110', top.cpp:110) [93]  (1.790 ns)
	'add' operation 24 bit ('add_ln110', top.cpp:110) [101]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln110', top.cpp:110) [103]  (0.000 ns)
	'and' operation 1 bit ('and_ln110', top.cpp:110) [104]  (0.331 ns)
	'select' operation 1 bit ('select_ln110', top.cpp:110) [111]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln110_2', top.cpp:110) [116]  (0.000 ns)
	'or' operation 1 bit ('or_ln110', top.cpp:110) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln110_3', top.cpp:110) [119]  (0.331 ns)
	'or' operation 1 bit ('or_ln110_1', top.cpp:110) [125]  (0.331 ns)
	'select' operation 24 bit ('p_cur', top.cpp:110) [126]  (0.000 ns)
	'select' operation 24 bit ('p_cur', top.cpp:107) [128]  (0.435 ns)
	'store' operation 0 bit ('store_ln107', top.cpp:107) of variable 'p_cur', top.cpp:107 on local variable 'p_0_0_0679' [141]  (0.489 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:89) [47]  (0.000 ns)
	bus write operation ('write_ln116', top.cpp:116) on port 'C' (top.cpp:116) [134]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
