<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[13]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[12]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[11]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[10]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[9]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[8]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[7]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[6]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[5]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[4]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/BIT_COUNTER/count_reg_1[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/state[2]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/state[1]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[7]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[6]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[5]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[4]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[3]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[2]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[1]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/LED[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[13]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[12]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[11]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[10]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[9]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[8]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[7]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[6]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[5]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[4]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[3]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[2]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[1]"/>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/SAMPLE_CLK_COUNTER/clk_counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/ControlModuleWrapper_0/inst/nolabel_line31/clear_sreg"/>
      </nets>
    </probe>
  </probeset>
</probeData>
