#--------------------------------------------------------------------------------
# Auto-generated by Migen (d42aa6f) & LiteX (bddb1706) on 2020-12-27 22:05:06
#--------------------------------------------------------------------------------
csr_base,ctrl,0x82000000,,
csr_base,identifier_mem,0x82001000,,
csr_base,uart,0x82002000,,
csr_base,timer0,0x82002800,,
csr_base,ddrphy,0x82003000,,
csr_base,sdram,0x82003800,,
csr_base,pcie_phy,0x82004000,,
csr_base,pcie_msi,0x82004800,,
csr_base,pcie_dma0,0x82005000,,
csr_base,leds,0x82005800,,
csr_base,xadc,0x82006000,,
csr_register,ctrl_reset,0x82000000,1,rw
csr_register,ctrl_scratch,0x82000004,1,rw
csr_register,ctrl_bus_errors,0x82000008,1,ro
csr_register,uart_rxtx,0x82002000,1,rw
csr_register,uart_txfull,0x82002004,1,ro
csr_register,uart_rxempty,0x82002008,1,ro
csr_register,uart_ev_status,0x8200200c,1,ro
csr_register,uart_ev_pending,0x82002010,1,ro
csr_register,uart_ev_enable,0x82002014,1,rw
csr_register,uart_txempty,0x82002018,1,ro
csr_register,uart_rxfull,0x8200201c,1,ro
csr_register,uart_xover_rxtx,0x82002020,1,rw
csr_register,uart_xover_txfull,0x82002024,1,ro
csr_register,uart_xover_rxempty,0x82002028,1,ro
csr_register,uart_xover_ev_status,0x8200202c,1,ro
csr_register,uart_xover_ev_pending,0x82002030,1,ro
csr_register,uart_xover_ev_enable,0x82002034,1,rw
csr_register,uart_xover_txempty,0x82002038,1,ro
csr_register,uart_xover_rxfull,0x8200203c,1,ro
csr_register,timer0_load,0x82002800,1,rw
csr_register,timer0_reload,0x82002804,1,rw
csr_register,timer0_en,0x82002808,1,rw
csr_register,timer0_update_value,0x8200280c,1,rw
csr_register,timer0_value,0x82002810,1,ro
csr_register,timer0_ev_status,0x82002814,1,ro
csr_register,timer0_ev_pending,0x82002818,1,ro
csr_register,timer0_ev_enable,0x8200281c,1,rw
csr_register,ddrphy_rst,0x82003000,1,rw
csr_register,ddrphy_half_sys8x_taps,0x82003004,1,rw
csr_register,ddrphy_wlevel_en,0x82003008,1,rw
csr_register,ddrphy_wlevel_strobe,0x8200300c,1,rw
csr_register,ddrphy_dly_sel,0x82003010,1,rw
csr_register,ddrphy_rdly_dq_rst,0x82003014,1,rw
csr_register,ddrphy_rdly_dq_inc,0x82003018,1,rw
csr_register,ddrphy_rdly_dq_bitslip_rst,0x8200301c,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0x82003020,1,rw
csr_register,ddrphy_wdly_dq_bitslip_rst,0x82003024,1,rw
csr_register,ddrphy_wdly_dq_bitslip,0x82003028,1,rw
csr_register,ddrphy_rdphase,0x8200302c,1,rw
csr_register,ddrphy_wrphase,0x82003030,1,rw
csr_register,sdram_dfii_control,0x82003800,1,rw
csr_register,sdram_dfii_pi0_command,0x82003804,1,rw
csr_register,sdram_dfii_pi0_command_issue,0x82003808,1,rw
csr_register,sdram_dfii_pi0_address,0x8200380c,1,rw
csr_register,sdram_dfii_pi0_baddress,0x82003810,1,rw
csr_register,sdram_dfii_pi0_wrdata,0x82003814,1,rw
csr_register,sdram_dfii_pi0_rddata,0x82003818,1,ro
csr_register,sdram_dfii_pi1_command,0x8200381c,1,rw
csr_register,sdram_dfii_pi1_command_issue,0x82003820,1,rw
csr_register,sdram_dfii_pi1_address,0x82003824,1,rw
csr_register,sdram_dfii_pi1_baddress,0x82003828,1,rw
csr_register,sdram_dfii_pi1_wrdata,0x8200382c,1,rw
csr_register,sdram_dfii_pi1_rddata,0x82003830,1,ro
csr_register,sdram_dfii_pi2_command,0x82003834,1,rw
csr_register,sdram_dfii_pi2_command_issue,0x82003838,1,rw
csr_register,sdram_dfii_pi2_address,0x8200383c,1,rw
csr_register,sdram_dfii_pi2_baddress,0x82003840,1,rw
csr_register,sdram_dfii_pi2_wrdata,0x82003844,1,rw
csr_register,sdram_dfii_pi2_rddata,0x82003848,1,ro
csr_register,sdram_dfii_pi3_command,0x8200384c,1,rw
csr_register,sdram_dfii_pi3_command_issue,0x82003850,1,rw
csr_register,sdram_dfii_pi3_address,0x82003854,1,rw
csr_register,sdram_dfii_pi3_baddress,0x82003858,1,rw
csr_register,sdram_dfii_pi3_wrdata,0x8200385c,1,rw
csr_register,sdram_dfii_pi3_rddata,0x82003860,1,ro
csr_register,pcie_phy_link_status,0x82004000,1,ro
csr_register,pcie_phy_msi_enable,0x82004004,1,ro
csr_register,pcie_phy_msix_enable,0x82004008,1,ro
csr_register,pcie_phy_bus_master_enable,0x8200400c,1,ro
csr_register,pcie_phy_max_request_size,0x82004010,1,ro
csr_register,pcie_phy_max_payload_size,0x82004014,1,ro
csr_register,pcie_msi_enable,0x82004800,1,rw
csr_register,pcie_msi_clear,0x82004804,1,rw
csr_register,pcie_msi_vector,0x82004808,1,ro
csr_register,pcie_dma0_writer_enable,0x82005000,1,rw
csr_register,pcie_dma0_writer_table_value,0x82005004,2,rw
csr_register,pcie_dma0_writer_table_we,0x8200500c,1,rw
csr_register,pcie_dma0_writer_table_loop_prog_n,0x82005010,1,rw
csr_register,pcie_dma0_writer_table_loop_status,0x82005014,1,ro
csr_register,pcie_dma0_writer_table_level,0x82005018,1,ro
csr_register,pcie_dma0_writer_table_flush,0x8200501c,1,rw
csr_register,pcie_dma0_reader_enable,0x82005020,1,rw
csr_register,pcie_dma0_reader_table_value,0x82005024,2,rw
csr_register,pcie_dma0_reader_table_we,0x8200502c,1,rw
csr_register,pcie_dma0_reader_table_loop_prog_n,0x82005030,1,rw
csr_register,pcie_dma0_reader_table_loop_status,0x82005034,1,ro
csr_register,pcie_dma0_reader_table_level,0x82005038,1,ro
csr_register,pcie_dma0_reader_table_flush,0x8200503c,1,rw
csr_register,pcie_dma0_loopback_enable,0x82005040,1,rw
csr_register,pcie_dma0_buffering_reader_fifo_depth,0x82005044,1,rw
csr_register,pcie_dma0_buffering_reader_fifo_level,0x82005048,1,ro
csr_register,pcie_dma0_buffering_writer_fifo_depth,0x8200504c,1,rw
csr_register,pcie_dma0_buffering_writer_fifo_level,0x82005050,1,ro
csr_register,leds_out,0x82005800,1,rw
csr_register,xadc_temperature,0x82006000,1,ro
csr_register,xadc_vccint,0x82006004,1,ro
csr_register,xadc_vccaux,0x82006008,1,ro
csr_register,xadc_vccbram,0x8200600c,1,ro
csr_register,xadc_eoc,0x82006010,1,ro
csr_register,xadc_eos,0x82006014,1,ro
constant,config_clock_frequency,100000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,vexriscv,,
constant,config_cpu_nop,nop,,
constant,config_with_build_time,None,,
constant,config_l2_size,8192,,
constant,dma_channels,1,,
constant,pcie_dma0_reader_interrupt,0,,
constant,pcie_dma0_writer_interrupt,1,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,0,,
memory_region,rom,0x00000000,32768,cached
memory_region,sram,0x01000000,8192,cached
memory_region,main_ram,0x40000000,1073741824,cached
memory_region,csr,0x82000000,65536,io
