Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e490891391e04ac4a8da26862544ebb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_SOC_behav xil_defaultlib.tb_SOC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'ra3' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/PilelinedProcessor.v:15]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtD' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:229]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamtE' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:231]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'shamt' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Lab_5.srcs/sources_1/new/pipelined_DP.v:285]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'A' [C:/Users/aliza/Documents/cmpe_140/assignment_8/Factorial/Factorial_DP.v:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
