<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>G:\X\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Procesador1.twx Procesador1.ncd -o Procesador1.twr
Procesador1.pcf

</twCmdLine><twDesign>Procesador1.ncd</twDesign><twDesignPath>Procesador1.ncd</twDesignPath><twPCF>Procesador1.pcf</twPCF><twPcfPath>Procesador1.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2698 - No timing constraints found, doing default enumeration.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twDataSheet anchorID="6" twNameLen="18"><twClk2OutList anchorID="7" twDestWidth="18" twPhaseWidth="8"><twSrc>clk</twSrc><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "4.447" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "4.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.292" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "4.556" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.041" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "4.379" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "4.543" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.255" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "4.390" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.125" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "4.319" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.113" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "4.513" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "4.457" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.181" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "4.507" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.508" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "4.370" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.431" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "4.467" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.466" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "4.723" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.828" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "4.553" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.801" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "4.746" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.120" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "4.451" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "4.198" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "4.304" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.557" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "4.430" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "4.332" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.535" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "4.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.170" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "4.383" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.852" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "4.207" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.496" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "4.456" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.682" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "5.158" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.792" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "4.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.967" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "5.109" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.046" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "4.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "4.803" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.448" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "4.935" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.679" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "4.820" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.659" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "4.454" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.205" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_IBUF" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="8" twDestWidth="18" twPhaseWidth="60"><twSrc>rst</twSrc><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.874" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.041" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.905" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.035" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.901" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.191" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.170" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.985" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.349" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.971" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.211" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.868" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.247" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.021" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.947" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.390" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.967" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.375" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.003" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.283" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.954" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.133" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.024" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.329" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.979" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.318" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.211" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.936" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "6.288" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.831" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;0&gt;" twMinTime = "5.902" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.219" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "5.795" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.312" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.000" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.306" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.195" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.608" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.396" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.256" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.404" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.242" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.283" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.139" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.469" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.292" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.004" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.661" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.066" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.646" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.082" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.554" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.037" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.404" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.058" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.600" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.091" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.589" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.397" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.207" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.364" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.102" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;1&gt;" twMinTime = "6.020" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.490" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.703" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.061" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.930" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.088" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.996" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.530" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.215" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.005" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.231" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.991" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.094" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.888" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.224" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.041" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.810" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.410" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.967" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.395" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.884" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.303" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.954" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.311" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.955" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.349" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "5.937" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.338" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.267" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.956" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.067" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.851" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;2&gt;" twMinTime = "6.024" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.239" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.613" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.094" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.821" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.116" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.963" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.558" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "6.305" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.036" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "6.315" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.022" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "6.201" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.919" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "6.065" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.072" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.847" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.441" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.876" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.426" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.965" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.334" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.899" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.339" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.912" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.380" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.906" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.369" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "6.211" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.987" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "6.244" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.882" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;3&gt;" twMinTime = "5.958" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.301" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.966" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.412" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.150" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.753" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.415" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.221" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.424" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.209" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.338" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.108" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.311" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.259" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.919" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.630" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.927" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.610" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.917" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.521" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.104" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.744" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.991" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.565" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.960" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.554" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.416" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.172" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.516" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.141" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "6.031" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.536" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;4&gt;" twMinTime = "5.810" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.277" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.744" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.282" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.877" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.623" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "6.148" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.091" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "6.267" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.079" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "6.137" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.978" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "6.112" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.129" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.891" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.500" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.949" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.480" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.886" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.391" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.957" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.661" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.857" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.435" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.825" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.424" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "6.235" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.042" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "6.095" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.011" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;5&gt;" twMinTime = "5.834" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.406" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.719" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.135" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.927" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.392" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.017" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.611" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.240" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.141" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.275" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.067" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.141" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.966" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.152" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.117" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.911" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.488" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.934" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.504" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.820" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.455" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.028" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.795" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.965" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.536" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.920" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.412" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.329" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.030" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "6.157" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.016" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;6&gt;" twMinTime = "5.980" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.437" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.071" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.533" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.206" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.760" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.251" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.282" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.387" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.216" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.239" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.115" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.362" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.266" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.014" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.637" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "5.960" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.645" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.086" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.596" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.170" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.935" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.064" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.677" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.078" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.561" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.353" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.179" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "6.189" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.156" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "5.980" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.577" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;7&gt;" twMinTime = "5.868" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.286" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.910" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.638" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.990" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.681" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.263" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.225" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.259" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.098" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.196" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.990" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.169" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.143" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.845" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.512" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.900" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.590" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.823" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.540" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.031" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.883" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.864" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.621" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.942" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.439" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.213" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.095" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "6.069" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.104" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.934" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.526" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;8&gt;" twMinTime = "5.626" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.161" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "5.735" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.441" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.027" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.918" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.204" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.973" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.502" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.505" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.524" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.378" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.415" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.283" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.341" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.423" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.013" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.792" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.004" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.878" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "5.978" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.820" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.154" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.163" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.025" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.901" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.080" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.719" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.410" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.375" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.450" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.384" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;9&gt;" twMinTime = "6.006" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.806" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.873" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.695" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.771" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.896" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "6.262" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.282" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "6.212" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.276" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "6.111" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.206" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "6.103" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.241" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.718" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.735" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.959" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.730" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.671" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.834" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.940" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.807" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.806" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.822" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.551" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "6.222" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.152" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "6.099" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.161" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.755" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.602" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;10&gt;" twMinTime = "5.676" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.218" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.861" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.739" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.943" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.931" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.252" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.326" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.312" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.311" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.092" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.241" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.128" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.276" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.905" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.754" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.005" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.995" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.847" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.707" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.917" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.984" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.822" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.842" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.836" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.586" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.259" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.196" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "6.087" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.205" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.779" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.637" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;11&gt;" twMinTime = "5.717" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.262" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.140" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.033" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.327" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.295" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.554" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.623" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.556" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.678" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.438" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.607" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.510" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.643" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.094" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.116" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.143" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.357" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.029" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.067" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.182" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.280" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.127" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.202" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.171" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.950" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.520" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.491" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.428" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.499" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "6.151" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.002" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;12&gt;" twMinTime = "5.942" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.080" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.006" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.200" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.268" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.404" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.596" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.440" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.651" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.383" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.580" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.413" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.616" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "5.860" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.089" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "5.979" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.330" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "5.963" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.040" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.233" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.253" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.052" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.175" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "5.994" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.923" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.399" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.464" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.387" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.472" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "6.116" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.975" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;13&gt;" twMinTime = "5.864" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.527" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.221" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.321" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.333" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.583" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.559" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.911" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.584" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.966" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.544" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.895" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.384" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.931" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.262" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.404" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.218" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.645" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.228" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.355" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.244" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.568" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.283" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.490" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.223" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.238" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.679" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.779" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.607" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.787" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.215" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.290" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;14&gt;" twMinTime = "6.041" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.891" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.819" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.577" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.927" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.839" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "6.274" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.167" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "6.295" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.222" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "6.148" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.151" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "6.032" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.187" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.660" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.825" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.901" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.878" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.611" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.962" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.824" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.881" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.746" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.885" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.494" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "6.175" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.035" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "6.129" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.043" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.837" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.546" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;15&gt;" twMinTime = "5.662" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.138" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.719" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.563" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.900" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.825" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "6.101" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.153" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "6.180" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.208" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "6.099" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.137" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.942" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.173" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.793" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.646" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.887" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.778" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.597" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.916" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.810" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.699" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.732" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.804" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.480" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "6.125" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.021" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "6.051" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.029" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.909" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.532" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;16&gt;" twMinTime = "5.567" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.194" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.328" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.914" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.697" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.991" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.959" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "6.151" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.287" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "6.265" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.342" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "6.039" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.271" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "6.117" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.307" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.868" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.780" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.814" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.021" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.802" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.731" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.945" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.944" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.900" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.866" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.867" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.614" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "6.214" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.155" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "6.149" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.163" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;17&gt;" twMinTime = "5.893" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.666" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "5.800" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.359" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.004" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.728" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.129" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.990" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.272" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.318" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.363" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.373" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.268" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.302" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.246" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.338" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "5.939" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.811" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "5.949" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.052" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "5.914" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.762" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.012" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.975" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.044" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.897" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.022" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.645" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.361" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.186" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.310" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.194" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;18&gt;" twMinTime = "6.032" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.697" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.694" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.306" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.961" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.675" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.011" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.937" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.211" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.265" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.256" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.320" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.173" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.249" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.136" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.285" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.873" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.758" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.874" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.999" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.803" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.709" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.937" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.922" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.920" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.844" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "5.993" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.592" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.365" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.133" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.330" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.141" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;19&gt;" twMinTime = "6.028" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.644" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "5.974" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.284" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.310" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.369" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.572" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.482" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.900" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.552" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.955" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.407" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.884" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.372" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.920" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.185" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.393" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.053" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.634" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.195" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.344" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.246" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.557" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.127" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.479" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.153" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.227" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.496" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.768" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.350" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.776" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;20&gt;" twMinTime = "6.127" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.279" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.623" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.847" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.992" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.907" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.254" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "6.222" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.582" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "6.278" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.637" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "6.220" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.566" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.990" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.602" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.771" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.075" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.785" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.316" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.724" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.026" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.873" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.239" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.712" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.161" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.885" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.909" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "6.186" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.450" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "6.159" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.458" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;21&gt;" twMinTime = "5.985" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.961" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.817" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.636" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.992" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.898" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "6.273" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.226" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "6.365" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.281" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "6.034" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.210" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "6.145" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.246" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.800" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.719" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.801" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.960" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.624" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.670" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.917" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.883" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.896" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.805" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.903" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.553" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "6.197" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.094" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "6.191" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.102" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.887" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.605" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;22&gt;" twMinTime = "5.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.267" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.010" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.822" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.995" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.084" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.231" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.412" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.233" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.467" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.116" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.396" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.057" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.432" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.880" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.905" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.858" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.146" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.993" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.856" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.888" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.069" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.794" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.991" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.839" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.739" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.403" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.280" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "6.266" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.288" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.976" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "14.791" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;23&gt;" twMinTime = "5.775" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.453" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.683" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.932" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.917" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.194" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "7.140" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.522" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "7.114" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.577" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.986" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.506" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.926" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.542" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.866" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.133" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.682" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.256" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.568" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.966" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.825" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.179" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.778" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.101" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.593" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.849" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "7.075" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.390" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "7.079" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.398" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.692" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.901" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;24&gt;" twMinTime = "6.476" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.563" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "5.949" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.738" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.093" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.107" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.146" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.369" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.690" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.697" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.577" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.752" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.478" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.681" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.552" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.717" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.419" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.308" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.101" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.431" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.012" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.141" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.134" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.354" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.167" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.276" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.336" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.024" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.721" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.565" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.588" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.573" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;25&gt;" twMinTime = "6.165" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.076" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.481" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.723" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.723" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.092" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.741" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.354" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "7.120" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.682" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "7.143" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.737" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.962" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.666" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "7.009" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.702" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.940" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.293" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.679" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.416" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.716" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.126" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.785" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.339" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.707" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.261" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.662" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.009" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "7.208" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.550" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "7.031" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.558" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;26&gt;" twMinTime = "6.788" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.061" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.297" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.260" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.375" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.522" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.721" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.850" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.719" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.905" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.613" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.834" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.698" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.870" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.481" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.461" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.278" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.584" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.297" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.294" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.367" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.507" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.270" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.429" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.389" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.177" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.598" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.718" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.630" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.726" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.340" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.229" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;27&gt;" twMinTime = "6.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.891" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.462" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.426" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.625" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.688" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.898" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.016" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.899" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.071" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.728" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.000" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.761" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.036" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.682" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.659" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.459" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.750" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.400" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.460" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.498" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.673" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.445" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.595" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.456" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.343" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.836" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.884" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.847" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.892" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.537" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.395" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;28&gt;" twMinTime = "6.265" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.060" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.428" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.657" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.605" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.919" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.996" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.247" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "7.110" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.302" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.716" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.231" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.769" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.267" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.791" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.903" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.503" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.981" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.503" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.691" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.548" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.904" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.547" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.826" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.432" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.574" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.947" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.115" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.575" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.123" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.378" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.626" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;29&gt;" twMinTime = "6.235" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.291" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.387" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.637" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.639" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.899" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.784" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.227" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.863" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.282" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.861" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.211" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.772" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.247" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.771" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.187" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.476" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.961" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.579" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.671" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.474" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.884" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.579" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.806" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.705" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.554" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "7.080" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.179" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.870" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "16.103" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.613" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.636" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;30&gt;" twMinTime = "6.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.271" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.197" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.183" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_130_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.274" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.445" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_194_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.715" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.773" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_258_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.653" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.828" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_322_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.643" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.757" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_386_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.491" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.793" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_450_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.463" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.725" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_514_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.170" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.507" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_578_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.247" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.217" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_642_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.140" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.430" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_68_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.297" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.352" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_706_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.016" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.100" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_770_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.400" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.717" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_834_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.413" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.649" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_898_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.042" twMinCrnr="t" twMinEdge ="twFalling" twMaxTime = "15.174" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="my_registerfile/reset_GND_42_o_AND_962_o_BUFG" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "procesorResult&lt;31&gt;" twMinTime = "6.061" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="my_registerfile/registerDestination[4]_Decoder_3_OUT&lt;0&gt;_BUFG" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="9" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>1.539</twRiseRise></twClk2SU><twClk2SU><twSrc>rst</twSrc><twRiseRise>0.669</twRiseRise><twFallRise>0.669</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="10" twDestWidth="3"><twDest>rst</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>5.739</twRiseRise><twRiseFall>7.518</twRiseFall></twClk2SU><twClk2SU><twSrc>rst</twSrc><twRiseRise>5.275</twRiseRise><twFallRise>5.609</twFallRise><twRiseFall>7.089</twRiseFall><twFallFall>7.749</twFallFall></twClk2SU></twClk2SUList><twPad2PadList anchorID="11" twSrcWidth="3" twDestWidth="18"><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;0&gt;</twDest><twDel>13.527</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;1&gt;</twDest><twDel>13.798</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;2&gt;</twDest><twDel>13.547</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;3&gt;</twDest><twDel>13.578</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;4&gt;</twDest><twDel>13.761</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;5&gt;</twDest><twDel>13.631</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;6&gt;</twDest><twDel>13.619</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;7&gt;</twDest><twDel>13.768</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;8&gt;</twDest><twDel>13.752</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;9&gt;</twDest><twDel>14.079</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;10&gt;</twDest><twDel>14.002</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;11&gt;</twDest><twDel>14.037</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;12&gt;</twDest><twDel>14.399</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;13&gt;</twDest><twDel>14.372</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;14&gt;</twDest><twDel>14.691</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;15&gt;</twDest><twDel>13.943</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;16&gt;</twDest><twDel>13.994</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;17&gt;</twDest><twDel>14.128</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;18&gt;</twDest><twDel>14.159</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;19&gt;</twDest><twDel>14.106</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;20&gt;</twDest><twDel>14.741</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;21&gt;</twDest><twDel>14.423</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;22&gt;</twDest><twDel>14.067</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;23&gt;</twDest><twDel>14.253</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;24&gt;</twDest><twDel>15.363</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;25&gt;</twDest><twDel>14.538</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;26&gt;</twDest><twDel>15.617</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;27&gt;</twDest><twDel>14.773</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;28&gt;</twDest><twDel>15.019</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;29&gt;</twDest><twDel>15.250</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;30&gt;</twDest><twDel>15.230</twDel></twPad2Pad><twPad2Pad><twSrc>rst</twSrc><twDest>procesorResult&lt;31&gt;</twDest><twDel>14.776</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twFoot><twTimestamp>Sun Apr 17 18:49:31 2016 </twTimestamp></twFoot><twClientInfo anchorID="12"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 624 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
