// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=34,HLS_SYN_DSP=74,HLS_SYN_FF=14475,HLS_SYN_LUT=25651,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [255:0] x_V;
output  [15:0] y_0_V;
output   y_0_V_ap_vld;
output  [15:0] y_1_V;
output   y_1_V_ap_vld;
output  [15:0] y_2_V;
output   y_2_V_ap_vld;
output  [15:0] y_3_V;
output   y_3_V_ap_vld;
output  [15:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [255:0] x_V_preg;
reg   [255:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [15:0] p_Val2_s_fu_424_p4;
reg   [15:0] p_Val2_s_reg_1489;
reg  signed [15:0] p_Val2_s_reg_1489_pp0_iter1_reg;
reg  signed [15:0] p_Val2_s_reg_1489_pp0_iter2_reg;
reg  signed [15:0] p_Val2_s_reg_1489_pp0_iter3_reg;
reg  signed [15:0] p_Val2_s_reg_1489_pp0_iter4_reg;
wire  signed [15:0] p_Val2_11_fu_434_p4;
reg  signed [15:0] p_Val2_11_reg_1496;
reg  signed [15:0] p_Val2_11_reg_1496_pp0_iter1_reg;
wire  signed [25:0] sext_ln728_fu_444_p1;
reg  signed [25:0] sext_ln728_reg_1504;
wire  signed [15:0] p_Val2_1_fu_448_p4;
reg  signed [15:0] p_Val2_1_reg_1511;
reg   [15:0] p_Val2_1_reg_1511_pp0_iter1_reg;
reg  signed [15:0] p_Val2_1_reg_1511_pp0_iter2_reg;
reg  signed [15:0] p_Val2_1_reg_1511_pp0_iter3_reg;
reg  signed [15:0] p_Val2_1_reg_1511_pp0_iter4_reg;
reg  signed [15:0] p_Val2_1_reg_1511_pp0_iter5_reg;
wire  signed [25:0] sext_ln727_fu_458_p1;
reg  signed [25:0] sext_ln727_reg_1519;
reg   [15:0] trunc_ln_reg_1524;
reg  signed [15:0] p_Val2_2_reg_1529;
reg  signed [15:0] p_Val2_2_reg_1529_pp0_iter1_reg;
reg  signed [15:0] p_Val2_2_reg_1529_pp0_iter2_reg;
reg  signed [15:0] p_Val2_2_reg_1529_pp0_iter3_reg;
reg  signed [15:0] p_Val2_2_reg_1529_pp0_iter4_reg;
reg  signed [15:0] p_Val2_2_reg_1529_pp0_iter5_reg;
reg  signed [15:0] p_Val2_3_reg_1535;
reg  signed [15:0] p_Val2_3_reg_1535_pp0_iter1_reg;
reg  signed [15:0] p_Val2_3_reg_1535_pp0_iter2_reg;
reg  signed [15:0] p_Val2_3_reg_1535_pp0_iter3_reg;
reg  signed [15:0] p_Val2_3_reg_1535_pp0_iter4_reg;
wire  signed [25:0] sext_ln728_1_fu_499_p1;
reg  signed [25:0] sext_ln728_1_reg_1548;
reg  signed [25:0] sext_ln728_1_reg_1548_pp0_iter1_reg;
reg  signed [25:0] sext_ln728_1_reg_1548_pp0_iter2_reg;
reg  signed [25:0] sext_ln728_1_reg_1548_pp0_iter3_reg;
reg  signed [25:0] sext_ln728_1_reg_1548_pp0_iter4_reg;
reg  signed [25:0] sext_ln728_1_reg_1548_pp0_iter5_reg;
reg  signed [25:0] sext_ln728_1_reg_1548_pp0_iter6_reg;
wire  signed [25:0] mul_ln1192_4_fu_1310_p2;
reg  signed [25:0] mul_ln1192_4_reg_1554;
wire  signed [31:0] r_V_9_fu_1316_p2;
reg  signed [31:0] r_V_9_reg_1560;
wire  signed [25:0] grp_fu_1322_p3;
reg  signed [25:0] ret_V_27_reg_1565;
wire  signed [31:0] r_V_1_fu_1330_p2;
reg  signed [31:0] r_V_1_reg_1570;
wire  signed [16:0] lhs_V_5_fu_629_p1;
reg  signed [16:0] lhs_V_5_reg_1575;
reg  signed [16:0] lhs_V_5_reg_1575_pp0_iter2_reg;
reg  signed [16:0] lhs_V_5_reg_1575_pp0_iter3_reg;
reg  signed [16:0] lhs_V_5_reg_1575_pp0_iter4_reg;
wire  signed [26:0] grp_fu_1336_p4;
reg  signed [26:0] ret_V_17_reg_1580;
reg   [15:0] trunc_ln708_s_reg_1585;
wire   [50:0] r_V_14_fu_680_p2;
reg   [50:0] r_V_14_reg_1590;
reg   [15:0] trunc_ln708_14_reg_1595;
reg   [15:0] trunc_ln708_1_reg_1600;
wire   [51:0] r_V_6_fu_736_p2;
reg   [51:0] r_V_6_reg_1605;
reg   [14:0] trunc_ln708_11_reg_1610;
reg   [15:0] trunc_ln708_13_reg_1615;
wire  signed [25:0] mul_ln1192_1_fu_1372_p2;
reg  signed [25:0] mul_ln1192_1_reg_1620;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_return;
reg   [11:0] p_5_reg_1625;
reg  signed [11:0] p_5_reg_1625_pp0_iter4_reg;
reg   [15:0] trunc_ln708_8_reg_1630;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_return;
reg   [11:0] p_2_reg_1635;
reg   [11:0] p_2_reg_1635_pp0_iter4_reg;
reg   [11:0] p_2_reg_1635_pp0_iter5_reg;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_return;
reg   [11:0] p_s_reg_1640;
reg   [15:0] trunc_ln708_2_reg_1645;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_return;
reg   [11:0] p_Val2_6_reg_1650;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_return;
reg  signed [11:0] p_Val2_s_28_reg_1655;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_return;
reg  signed [11:0] p_7_reg_1660;
wire  signed [31:0] mul_ln1118_fu_1385_p2;
reg  signed [31:0] mul_ln1118_reg_1665;
wire  signed [23:0] grp_fu_1391_p3;
reg  signed [23:0] ret_V_3_reg_1671;
wire  signed [25:0] grp_fu_1399_p3;
reg  signed [25:0] r_V_2_reg_1676;
wire  signed [21:0] grp_fu_1407_p3;
reg  signed [21:0] ret_V_38_reg_1681;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_return;
reg  signed [11:0] p_6_reg_1686;
reg  signed [11:0] p_6_reg_1686_pp0_iter6_reg;
wire  signed [26:0] r_V_5_fu_1415_p2;
reg  signed [26:0] r_V_5_reg_1693;
wire  signed [23:0] grp_fu_1421_p3;
reg  signed [23:0] ret_V_15_reg_1698;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_return;
reg  signed [11:0] p_9_reg_1703;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_return;
reg  signed [11:0] p_1_reg_1708;
wire   [16:0] ret_V_44_fu_896_p2;
reg   [16:0] ret_V_44_reg_1713;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_return;
reg   [11:0] p_Val2_8_reg_1718;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_return;
reg   [11:0] p_Val2_7_reg_1723;
wire   [61:0] mul_ln700_fu_938_p2;
reg   [61:0] mul_ln700_reg_1728;
wire   [16:0] add_ln1192_fu_957_p2;
reg   [16:0] add_ln1192_reg_1733;
wire   [49:0] r_V_4_fu_975_p2;
reg   [49:0] r_V_4_reg_1738;
wire   [45:0] sub_ln1192_1_fu_1007_p2;
reg   [45:0] sub_ln1192_1_reg_1743;
wire  signed [20:0] grp_fu_1436_p4;
reg  signed [20:0] ret_V_20_reg_1748;
wire   [27:0] ret_V_24_fu_1049_p2;
reg   [27:0] ret_V_24_reg_1753;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_return;
reg   [11:0] p_Val2_9_reg_1758;
wire  signed [23:0] r_V_23_fu_1455_p2;
reg  signed [23:0] r_V_23_reg_1763;
wire   [12:0] ret_V_49_fu_1065_p2;
reg   [12:0] ret_V_49_reg_1768;
wire   [65:0] mul_ln700_1_fu_1077_p2;
reg   [65:0] mul_ln700_1_reg_1773;
wire   [55:0] mul_ln1192_3_fu_1089_p2;
reg   [55:0] mul_ln1192_3_reg_1778;
wire   [45:0] add_ln1192_17_fu_1121_p2;
reg   [45:0] add_ln1192_17_reg_1783;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_return;
reg  signed [11:0] p_8_reg_1788;
reg   [15:0] trunc_ln708_10_reg_1793;
wire  signed [38:0] grp_fu_1474_p3;
reg  signed [38:0] r_V_16_reg_1798;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_return;
reg   [11:0] p_0_reg_1803;
reg    ap_block_pp0_stage0_subdone;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp28;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call202;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call202;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call202;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call202;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call202;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call202;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call202;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call202;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call202;
reg    ap_block_pp0_stage0_11001_ignoreCallOp34;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call31;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call31;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call31;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call31;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call31;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call31;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call31;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call31;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call31;
reg    ap_block_pp0_stage0_11001_ignoreCallOp38;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call69;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call79;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call79;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call79;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call79;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call79;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call79;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call79;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call79;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call79;
reg    ap_block_pp0_stage0_11001_ignoreCallOp48;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call115;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call115;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call115;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call115;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call115;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call115;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call115;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call115;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call115;
reg    ap_block_pp0_stage0_11001_ignoreCallOp52;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call104;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call104;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call104;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call104;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call104;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call104;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call104;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call104;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call104;
reg    ap_block_pp0_stage0_11001_ignoreCallOp84;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call157;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call157;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call157;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call157;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call157;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call157;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call157;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call157;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call157;
reg    ap_block_pp0_stage0_11001_ignoreCallOp89;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call169;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call169;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call169;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call169;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call169;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call169;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call169;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call169;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call169;
reg    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call182;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call182;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call182;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call182;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call182;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call182;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call182;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call182;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call182;
reg    ap_block_pp0_stage0_11001_ignoreCallOp92;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call220;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call220;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call220;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call220;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call220;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call220;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call220;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call220;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call220;
reg    ap_block_pp0_stage0_11001_ignoreCallOp99;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call49;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call49;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call49;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call49;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call49;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call49;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call49;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call49;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call49;
reg    ap_block_pp0_stage0_11001_ignoreCallOp101;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call196;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call196;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call196;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call196;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call196;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call196;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call196;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call196;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call196;
reg    ap_block_pp0_stage0_11001_ignoreCallOp116;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call216;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call216;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call216;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call216;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call216;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call216;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call216;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call216;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call216;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call147;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call147;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call147;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call147;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call147;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call147;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call147;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call147;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call147;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ce;
wire   [15:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call231;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call231;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call231;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call231;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call231;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call231;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call231;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call231;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call231;
reg    ap_block_pp0_stage0_11001_ignoreCallOp138;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_done;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_idle;
wire    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ready;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ce;
wire   [11:0] grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp148;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg;
reg    grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [25:0] grp_fu_1301_p3;
wire   [14:0] tmp_8_fu_503_p4;
wire   [25:0] trunc_ln1118_1_fu_513_p3;
wire   [25:0] add_ln1192_7_fu_521_p2;
wire   [25:0] add_ln1192_30_fu_542_p2;
wire   [25:0] lhs_V_1_fu_462_p3;
wire   [25:0] add_ln1192_28_fu_548_p2;
wire   [25:0] lhs_V_3_fu_571_p3;
(* use_dsp48 = "no" *) wire   [25:0] add_ln1192_8_fu_578_p2;
wire   [25:0] rhs_V_1_fu_583_p3;
wire   [25:0] sub_ln1192_fu_590_p2;
wire   [25:0] ret_V_37_fu_596_p2;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_40_fu_613_p2;
wire  signed [31:0] mul_ln700_2_fu_635_p0;
wire  signed [25:0] mul_ln700_3_fu_1346_p2;
wire   [35:0] shl_ln1_fu_641_p3;
wire   [35:0] mul_ln700_2_fu_635_p2;
wire  signed [25:0] mul_ln728_4_fu_1352_p2;
wire   [35:0] rhs_V_5_fu_654_p3;
wire   [35:0] add_ln700_fu_648_p2;
wire   [35:0] ret_V_43_fu_661_p2;
wire  signed [25:0] r_V_14_fu_680_p0;
wire  signed [50:0] sext_ln1116_6_fu_677_p1;
wire  signed [25:0] r_V_14_fu_680_p1;
wire  signed [25:0] grp_fu_1358_p3;
wire  signed [31:0] mul_ln1192_fu_701_p0;
wire  signed [15:0] mul_ln1192_fu_701_p1;
wire   [35:0] lhs_V_2_fu_707_p3;
wire   [35:0] mul_ln1192_fu_701_p2;
wire   [35:0] ret_V_33_fu_714_p2;
wire  signed [26:0] r_V_6_fu_736_p0;
wire  signed [51:0] sext_ln1116_3_fu_733_p1;
wire  signed [26:0] r_V_6_fu_736_p1;
wire  signed [24:0] r_V_21_fu_1365_p2;
wire  signed [50:0] r_V_24_fu_765_p0;
wire   [55:0] r_V_24_fu_765_p2;
wire  signed [51:0] r_V_19_fu_787_p0;
wire   [55:0] r_V_19_fu_787_p2;
wire  signed [25:0] grp_fu_1378_p3;
(* use_dsp48 = "no" *) wire   [25:0] ret_V_35_fu_807_p2;
wire  signed [16:0] lhs_V_fu_828_p1;
wire  signed [16:0] ret_V_fu_831_p2;
wire  signed [12:0] sext_ln703_fu_848_p1;
wire  signed [12:0] ret_V_8_fu_851_p2;
wire   [20:0] shl_ln1118_2_fu_873_p3;
wire  signed [21:0] sext_ln1118_8_fu_880_p1;
wire  signed [21:0] sext_ln1118_7_fu_870_p1;
wire  signed [16:0] rhs_V_6_fu_864_p1;
wire   [32:0] shl_ln1118_1_fu_908_p3;
wire  signed [38:0] sext_ln1118_fu_915_p1;
wire   [38:0] shl_ln_fu_901_p3;
wire   [38:0] sub_ln1193_fu_919_p2;
wire   [38:0] ret_V_1_fu_925_p2;
wire  signed [38:0] mul_ln700_fu_938_p0;
wire  signed [23:0] mul_ln700_fu_938_p1;
wire  signed [16:0] sext_ln1192_3_fu_947_p1;
wire  signed [16:0] sext_ln1192_2_fu_944_p1;
wire   [16:0] ret_V_34_fu_951_p2;
(* use_dsp48 = "no" *) wire   [21:0] ret_V_12_fu_963_p2;
wire  signed [21:0] r_V_4_fu_975_p0;
wire  signed [25:0] r_V_4_fu_975_p1;
wire  signed [23:0] mul_ln1192_5_fu_990_p0;
wire  signed [26:0] mul_ln1192_5_fu_990_p1;
wire  signed [24:0] mul_ln728_fu_1429_p2;
wire   [44:0] lhs_V_4_fu_996_p3;
wire  signed [45:0] sext_ln1192_10_fu_1003_p1;
wire   [45:0] mul_ln1192_5_fu_990_p2;
wire  signed [26:0] lhs_V_6_fu_1022_p3;
wire   [21:0] tmp_9_fu_1033_p3;
wire  signed [27:0] sext_ln1192_17_fu_1040_p1;
wire  signed [27:0] grp_fu_1446_p3;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_46_fu_1044_p2;
wire  signed [12:0] sext_ln703_4_fu_1058_p1;
wire  signed [12:0] sext_ln703_5_fu_1062_p1;
wire  signed [61:0] mul_ln700_1_fu_1077_p0;
wire  signed [16:0] mul_ln700_1_fu_1077_p1;
wire  signed [47:0] mul_ln1192_3_fu_1089_p0;
wire  signed [11:0] mul_ln1192_3_fu_1089_p1;
wire  signed [25:0] mul_ln728_1_fu_1461_p2;
wire   [45:0] rhs_V_2_fu_1095_p3;
wire  signed [22:0] mul_ln728_2_fu_1467_p2;
wire   [42:0] tmp_fu_1110_p3;
wire  signed [45:0] rhs_V_3_fu_1117_p1;
wire   [45:0] add_ln1192_16_fu_1102_p2;
wire  signed [27:0] mul_ln1192_7_fu_1133_p0;
wire  signed [20:0] mul_ln1192_7_fu_1133_p1;
wire   [45:0] mul_ln1192_7_fu_1133_p2;
wire   [45:0] ret_V_47_fu_1139_p2;
wire  signed [12:0] sext_ln1253_fu_1155_p1;
wire   [12:0] r_V_22_fu_1158_p2;
wire  signed [22:0] tmp_11_fu_1167_p3;
wire  signed [13:0] sext_ln703_6_fu_1179_p1;
wire  signed [13:0] ret_V_30_fu_1182_p2;
wire   [61:0] tmp_4_fu_1192_p3;
wire  signed [65:0] rhs_V_fu_1200_p1;
wire   [65:0] ret_V_36_fu_1204_p2;
wire   [55:0] ret_V_39_fu_1220_p2;
wire  signed [22:0] mul_ln728_3_fu_1482_p2;
wire   [42:0] tmp_10_fu_1239_p3;
wire  signed [45:0] rhs_V_4_fu_1246_p1;
wire   [45:0] add_ln1192_19_fu_1250_p2;
wire   [45:0] ret_V_42_fu_1255_p2;
wire  signed [38:0] mul_ln1192_9_fu_1278_p0;
wire  signed [11:0] mul_ln1192_9_fu_1278_p1;
wire   [45:0] mul_ln1192_9_fu_1278_p2;
wire   [45:0] ret_V_50_fu_1284_p2;
wire  signed [10:0] grp_fu_1301_p1;
wire  signed [15:0] mul_ln1192_4_fu_1310_p0;
wire  signed [15:0] mul_ln1192_4_fu_1310_p1;
wire  signed [15:0] r_V_9_fu_1316_p0;
wire  signed [31:0] r_V_8_fu_538_p1;
wire  signed [15:0] r_V_9_fu_1316_p1;
wire   [10:0] grp_fu_1322_p1;
wire   [21:0] grp_fu_1322_p2;
wire  signed [15:0] r_V_1_fu_1330_p0;
wire  signed [31:0] r_V_fu_568_p1;
wire  signed [15:0] r_V_1_fu_1330_p1;
wire   [10:0] grp_fu_1336_p2;
wire   [21:0] grp_fu_1336_p3;
wire  signed [15:0] mul_ln700_3_fu_1346_p0;
wire   [12:0] mul_ln700_3_fu_1346_p1;
wire  signed [15:0] mul_ln728_4_fu_1352_p0;
wire   [13:0] mul_ln728_4_fu_1352_p1;
wire  signed [15:0] grp_fu_1358_p0;
wire  signed [15:0] grp_fu_1358_p1;
wire  signed [20:0] grp_fu_1358_p2;
wire   [8:0] r_V_21_fu_1365_p1;
wire  signed [10:0] mul_ln1192_1_fu_1372_p1;
wire  signed [15:0] grp_fu_1378_p0;
wire   [10:0] grp_fu_1378_p1;
wire  signed [11:0] grp_fu_1391_p0;
wire  signed [23:0] sext_ln1116_fu_845_p1;
wire  signed [11:0] grp_fu_1391_p1;
wire  signed [18:0] grp_fu_1391_p2;
wire  signed [10:0] grp_fu_1399_p1;
wire   [9:0] grp_fu_1407_p1;
wire   [21:0] grp_fu_1407_p2;
wire   [10:0] r_V_5_fu_1415_p1;
wire  signed [15:0] grp_fu_1421_p1;
wire   [7:0] grp_fu_1421_p2;
wire  signed [9:0] mul_ln728_fu_1429_p1;
wire   [8:0] grp_fu_1436_p2;
wire  signed [15:0] grp_fu_1436_p3;
wire  signed [11:0] grp_fu_1446_p0;
wire  signed [23:0] sext_ln1118_12_fu_1013_p1;
wire  signed [11:0] grp_fu_1446_p1;
wire  signed [11:0] r_V_23_fu_1455_p0;
wire  signed [23:0] sext_ln1116_5_fu_1055_p1;
wire  signed [11:0] r_V_23_fu_1455_p1;
wire  signed [15:0] mul_ln728_1_fu_1461_p0;
wire   [10:0] mul_ln728_1_fu_1461_p1;
wire   [10:0] mul_ln728_2_fu_1467_p1;
wire   [10:0] mul_ln728_3_fu_1482_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 256'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg = 1'b0;
end

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ce),
    .input_V(trunc_ln_reg_1524),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ce),
    .input_V(p_Val2_s_reg_1489),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ce),
    .input_V(p_Val2_1_reg_1511_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ce),
    .input_V(trunc_ln708_s_reg_1585),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ce),
    .input_V(trunc_ln708_14_reg_1595),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ce),
    .input_V(trunc_ln708_1_reg_1600),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ce),
    .input_V(trunc_ln708_13_reg_1615),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ce),
    .input_V(trunc_ln708_8_reg_1630),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_input_V),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_return)
);

sin_lut_ap_fixed_16_6_5_3_0_s grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ce),
    .input_V(trunc_ln708_2_reg_1645),
    .ap_return(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_return)
);

myproject_mac_muladd_16s_11s_26ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11s_26ns_26_1_1_U11(
    .din0(p_Val2_11_fu_434_p4),
    .din1(grp_fu_1301_p1),
    .din2(lhs_V_1_fu_462_p3),
    .dout(grp_fu_1301_p3)
);

myproject_mul_mul_16s_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_16s_26_1_1_U12(
    .din0(mul_ln1192_4_fu_1310_p0),
    .din1(mul_ln1192_4_fu_1310_p1),
    .dout(mul_ln1192_4_fu_1310_p2)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U13(
    .din0(r_V_9_fu_1316_p0),
    .din1(r_V_9_fu_1316_p1),
    .dout(r_V_9_fu_1316_p2)
);

myproject_mac_muladd_16s_11ns_22ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11ns_22ns_26_1_1_U14(
    .din0(p_Val2_1_fu_448_p4),
    .din1(grp_fu_1322_p1),
    .din2(grp_fu_1322_p2),
    .dout(grp_fu_1322_p3)
);

myproject_mul_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_16s_16s_32_1_1_U15(
    .din0(r_V_1_fu_1330_p0),
    .din1(r_V_1_fu_1330_p1),
    .dout(r_V_1_fu_1330_p2)
);

myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 22 ),
    .dout_WIDTH( 27 ))
myproject_ama_submuladd_16s_16s_11ns_22ns_27_1_1_U16(
    .din0(p_Val2_1_reg_1511),
    .din1(p_Val2_11_reg_1496),
    .din2(grp_fu_1336_p2),
    .din3(grp_fu_1336_p3),
    .dout(grp_fu_1336_p4)
);

myproject_mul_mul_16s_13ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_13ns_26_1_1_U17(
    .din0(mul_ln700_3_fu_1346_p0),
    .din1(mul_ln700_3_fu_1346_p1),
    .dout(mul_ln700_3_fu_1346_p2)
);

myproject_mul_mul_16s_14ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_14ns_26_1_1_U18(
    .din0(mul_ln728_4_fu_1352_p0),
    .din1(mul_ln728_4_fu_1352_p1),
    .dout(mul_ln728_4_fu_1352_p2)
);

myproject_mac_muladd_16s_16s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_16s_21s_26_1_1_U19(
    .din0(grp_fu_1358_p0),
    .din1(grp_fu_1358_p1),
    .din2(grp_fu_1358_p2),
    .dout(grp_fu_1358_p3)
);

myproject_mul_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_9ns_25_1_1_U20(
    .din0(p_Val2_3_reg_1535_pp0_iter1_reg),
    .din1(r_V_21_fu_1365_p1),
    .dout(r_V_21_fu_1365_p2)
);

myproject_mul_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11s_26_1_1_U21(
    .din0(p_Val2_3_reg_1535_pp0_iter2_reg),
    .din1(mul_ln1192_1_fu_1372_p1),
    .dout(mul_ln1192_1_fu_1372_p2)
);

myproject_mac_muladd_16s_11ns_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_16s_11ns_26s_26_1_1_U22(
    .din0(grp_fu_1378_p0),
    .din1(grp_fu_1378_p1),
    .din2(mul_ln1192_1_reg_1620),
    .dout(grp_fu_1378_p3)
);

myproject_mul_mul_17s_17s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_17s_17s_32_1_1_U23(
    .din0(ret_V_fu_831_p2),
    .din1(ret_V_fu_831_p2),
    .dout(mul_ln1118_fu_1385_p2)
);

myproject_mac_muladd_12s_12s_19s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_12s_19s_24_1_1_U24(
    .din0(grp_fu_1391_p0),
    .din1(grp_fu_1391_p1),
    .din2(grp_fu_1391_p2),
    .dout(grp_fu_1391_p3)
);

myproject_am_addmul_12s_11s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
myproject_am_addmul_12s_11s_13s_26_1_1_U25(
    .din0(p_Val2_s_28_reg_1655),
    .din1(grp_fu_1399_p1),
    .din2(ret_V_8_fu_851_p2),
    .dout(grp_fu_1399_p3)
);

myproject_mac_muladd_12s_10ns_22ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 22 ))
myproject_mac_muladd_12s_10ns_22ns_22_1_1_U26(
    .din0(p_5_reg_1625_pp0_iter4_reg),
    .din1(grp_fu_1407_p1),
    .din2(grp_fu_1407_p2),
    .dout(grp_fu_1407_p3)
);

myproject_mul_mul_16s_11ns_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_16s_11ns_27_1_1_U27(
    .din0(p_Val2_3_reg_1535_pp0_iter4_reg),
    .din1(r_V_5_fu_1415_p1),
    .dout(r_V_5_fu_1415_p2)
);

myproject_am_addmul_12s_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_12s_16s_8ns_24_1_1_U28(
    .din0(p_7_reg_1660),
    .din1(grp_fu_1421_p1),
    .din2(grp_fu_1421_p2),
    .dout(grp_fu_1421_p3)
);

myproject_mul_mul_16s_10s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_16s_10s_25_1_1_U29(
    .din0(p_Val2_1_reg_1511_pp0_iter5_reg),
    .din1(mul_ln728_fu_1429_p1),
    .dout(mul_ln728_fu_1429_p2)
);

myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
myproject_ama_addmuladd_12s_12s_9ns_16s_21_1_1_U30(
    .din0(p_1_reg_1708),
    .din1(p_9_reg_1703),
    .din2(grp_fu_1436_p2),
    .din3(grp_fu_1436_p3),
    .dout(grp_fu_1436_p4)
);

myproject_mac_muladd_12s_12s_27s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_12s_12s_27s_28_1_1_U31(
    .din0(grp_fu_1446_p0),
    .din1(grp_fu_1446_p1),
    .din2(lhs_V_6_fu_1022_p3),
    .dout(grp_fu_1446_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U32(
    .din0(r_V_23_fu_1455_p0),
    .din1(r_V_23_fu_1455_p1),
    .dout(r_V_23_fu_1455_p2)
);

myproject_mul_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_16s_11ns_26_1_1_U33(
    .din0(mul_ln728_1_fu_1461_p0),
    .din1(mul_ln728_1_fu_1461_p1),
    .dout(mul_ln728_1_fu_1461_p2)
);

myproject_mul_mul_12s_11ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_12s_11ns_23_1_1_U34(
    .din0(p_6_reg_1686_pp0_iter6_reg),
    .din1(mul_ln728_2_fu_1467_p1),
    .dout(mul_ln728_2_fu_1467_p2)
);

myproject_am_addmul_23s_24s_14s_39_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 39 ))
myproject_am_addmul_23s_24s_14s_39_1_1_U35(
    .din0(tmp_11_fu_1167_p3),
    .din1(r_V_23_reg_1763),
    .din2(ret_V_30_fu_1182_p2),
    .dout(grp_fu_1474_p3)
);

myproject_mul_mul_12s_11ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_12s_11ns_23_1_1_U36(
    .din0(p_8_reg_1788),
    .din1(mul_ln728_3_fu_1482_p1),
    .dout(mul_ln728_3_fu_1482_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 256'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_17_reg_1783 <= add_ln1192_17_fu_1121_p2;
        add_ln1192_reg_1733 <= add_ln1192_fu_957_p2;
        lhs_V_5_reg_1575_pp0_iter2_reg <= lhs_V_5_reg_1575;
        lhs_V_5_reg_1575_pp0_iter3_reg <= lhs_V_5_reg_1575_pp0_iter2_reg;
        lhs_V_5_reg_1575_pp0_iter4_reg <= lhs_V_5_reg_1575_pp0_iter3_reg;
        mul_ln1118_reg_1665 <= mul_ln1118_fu_1385_p2;
        mul_ln1192_1_reg_1620 <= mul_ln1192_1_fu_1372_p2;
        mul_ln1192_3_reg_1778 <= mul_ln1192_3_fu_1089_p2;
        mul_ln700_1_reg_1773 <= mul_ln700_1_fu_1077_p2;
        mul_ln700_reg_1728 <= mul_ln700_fu_938_p2;
        p_0_reg_1803 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_return;
        p_1_reg_1708 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_return;
        p_2_reg_1635 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_return;
        p_2_reg_1635_pp0_iter4_reg <= p_2_reg_1635;
        p_2_reg_1635_pp0_iter5_reg <= p_2_reg_1635_pp0_iter4_reg;
        p_5_reg_1625 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_return;
        p_5_reg_1625_pp0_iter4_reg <= p_5_reg_1625;
        p_6_reg_1686 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_return;
        p_6_reg_1686_pp0_iter6_reg <= p_6_reg_1686;
        p_7_reg_1660 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_return;
        p_8_reg_1788 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_return;
        p_9_reg_1703 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_return;
        p_Val2_1_reg_1511_pp0_iter2_reg <= p_Val2_1_reg_1511_pp0_iter1_reg;
        p_Val2_1_reg_1511_pp0_iter3_reg <= p_Val2_1_reg_1511_pp0_iter2_reg;
        p_Val2_1_reg_1511_pp0_iter4_reg <= p_Val2_1_reg_1511_pp0_iter3_reg;
        p_Val2_1_reg_1511_pp0_iter5_reg <= p_Val2_1_reg_1511_pp0_iter4_reg;
        p_Val2_2_reg_1529_pp0_iter2_reg <= p_Val2_2_reg_1529_pp0_iter1_reg;
        p_Val2_2_reg_1529_pp0_iter3_reg <= p_Val2_2_reg_1529_pp0_iter2_reg;
        p_Val2_2_reg_1529_pp0_iter4_reg <= p_Val2_2_reg_1529_pp0_iter3_reg;
        p_Val2_2_reg_1529_pp0_iter5_reg <= p_Val2_2_reg_1529_pp0_iter4_reg;
        p_Val2_3_reg_1535_pp0_iter2_reg <= p_Val2_3_reg_1535_pp0_iter1_reg;
        p_Val2_3_reg_1535_pp0_iter3_reg <= p_Val2_3_reg_1535_pp0_iter2_reg;
        p_Val2_3_reg_1535_pp0_iter4_reg <= p_Val2_3_reg_1535_pp0_iter3_reg;
        p_Val2_6_reg_1650 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_return;
        p_Val2_7_reg_1723 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_return;
        p_Val2_8_reg_1718 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_return;
        p_Val2_9_reg_1758 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_return;
        p_Val2_s_28_reg_1655 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_return;
        p_Val2_s_reg_1489_pp0_iter2_reg <= p_Val2_s_reg_1489_pp0_iter1_reg;
        p_Val2_s_reg_1489_pp0_iter3_reg <= p_Val2_s_reg_1489_pp0_iter2_reg;
        p_Val2_s_reg_1489_pp0_iter4_reg <= p_Val2_s_reg_1489_pp0_iter3_reg;
        p_s_reg_1640 <= grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_return;
        r_V_23_reg_1763 <= r_V_23_fu_1455_p2;
        r_V_4_reg_1738 <= r_V_4_fu_975_p2;
        r_V_5_reg_1693 <= r_V_5_fu_1415_p2;
        r_V_6_reg_1605 <= r_V_6_fu_736_p2;
        ret_V_24_reg_1753 <= ret_V_24_fu_1049_p2;
        ret_V_44_reg_1713 <= ret_V_44_fu_896_p2;
        ret_V_49_reg_1768 <= ret_V_49_fu_1065_p2;
        sext_ln728_1_reg_1548_pp0_iter2_reg <= sext_ln728_1_reg_1548_pp0_iter1_reg;
        sext_ln728_1_reg_1548_pp0_iter3_reg <= sext_ln728_1_reg_1548_pp0_iter2_reg;
        sext_ln728_1_reg_1548_pp0_iter4_reg <= sext_ln728_1_reg_1548_pp0_iter3_reg;
        sext_ln728_1_reg_1548_pp0_iter5_reg <= sext_ln728_1_reg_1548_pp0_iter4_reg;
        sext_ln728_1_reg_1548_pp0_iter6_reg <= sext_ln728_1_reg_1548_pp0_iter5_reg;
        sub_ln1192_1_reg_1743 <= sub_ln1192_1_fu_1007_p2;
        trunc_ln708_10_reg_1793 <= {{ret_V_47_fu_1139_p2[45:30]}};
        trunc_ln708_11_reg_1610 <= {{r_V_21_fu_1365_p2[24:10]}};
        trunc_ln708_13_reg_1615 <= {{r_V_24_fu_765_p2[55:40]}};
        trunc_ln708_1_reg_1600 <= {{ret_V_33_fu_714_p2[35:20]}};
        trunc_ln708_2_reg_1645 <= {{ret_V_35_fu_807_p2[25:10]}};
        trunc_ln708_8_reg_1630 <= {{r_V_19_fu_787_p2[55:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_V_5_reg_1575 <= lhs_V_5_fu_629_p1;
        mul_ln1192_4_reg_1554 <= mul_ln1192_4_fu_1310_p2;
        p_Val2_11_reg_1496 <= {{x_V_in_sig[63:48]}};
        p_Val2_11_reg_1496_pp0_iter1_reg <= p_Val2_11_reg_1496;
        p_Val2_1_reg_1511 <= {{x_V_in_sig[239:224]}};
        p_Val2_1_reg_1511_pp0_iter1_reg <= p_Val2_1_reg_1511;
        p_Val2_2_reg_1529 <= {{x_V_in_sig[79:64]}};
        p_Val2_2_reg_1529_pp0_iter1_reg <= p_Val2_2_reg_1529;
        p_Val2_3_reg_1535 <= {{x_V_in_sig[255:240]}};
        p_Val2_3_reg_1535_pp0_iter1_reg <= p_Val2_3_reg_1535;
        p_Val2_s_reg_1489 <= {{x_V_in_sig[47:32]}};
        p_Val2_s_reg_1489_pp0_iter1_reg <= p_Val2_s_reg_1489;
        r_V_14_reg_1590 <= r_V_14_fu_680_p2;
        r_V_1_reg_1570 <= r_V_1_fu_1330_p2;
        r_V_9_reg_1560 <= r_V_9_fu_1316_p2;
        sext_ln727_reg_1519 <= sext_ln727_fu_458_p1;
        sext_ln728_1_reg_1548 <= sext_ln728_1_fu_499_p1;
        sext_ln728_1_reg_1548_pp0_iter1_reg <= sext_ln728_1_reg_1548;
        sext_ln728_reg_1504 <= sext_ln728_fu_444_p1;
        trunc_ln708_14_reg_1595 <= {{grp_fu_1358_p3[25:10]}};
        trunc_ln708_s_reg_1585 <= {{ret_V_43_fu_661_p2[35:20]}};
        trunc_ln_reg_1524 <= {{grp_fu_1301_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        r_V_16_reg_1798 <= grp_fu_1474_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        r_V_2_reg_1676 <= grp_fu_1399_p3;
        ret_V_15_reg_1698 <= grp_fu_1421_p3;
        ret_V_38_reg_1681 <= grp_fu_1407_p3;
        ret_V_3_reg_1671 <= grp_fu_1391_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_17_reg_1580 <= grp_fu_1336_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ret_V_20_reg_1748 <= grp_fu_1436_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_27_reg_1565 <= grp_fu_1322_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp28) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp34) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_start = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp99) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp101) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp116) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp138) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp148) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_16_fu_1102_p2 = (rhs_V_2_fu_1095_p3 + sub_ln1192_1_reg_1743);

assign add_ln1192_17_fu_1121_p2 = ($signed(rhs_V_3_fu_1117_p1) + $signed(add_ln1192_16_fu_1102_p2));

assign add_ln1192_19_fu_1250_p2 = ($signed(rhs_V_4_fu_1246_p1) + $signed(add_ln1192_17_reg_1783));

assign add_ln1192_28_fu_548_p2 = (add_ln1192_30_fu_542_p2 + lhs_V_1_fu_462_p3);

assign add_ln1192_30_fu_542_p2 = ($signed(trunc_ln1118_1_fu_513_p3) + $signed(26'd65334272));

assign add_ln1192_7_fu_521_p2 = ($signed(trunc_ln1118_1_fu_513_p3) + $signed(26'd66892800));

assign add_ln1192_8_fu_578_p2 = ($signed(lhs_V_3_fu_571_p3) + $signed(mul_ln1192_4_reg_1554));

assign add_ln1192_fu_957_p2 = (ret_V_34_fu_951_p2 + 17'd4005);

assign add_ln700_fu_648_p2 = (shl_ln1_fu_641_p3 + mul_ln700_2_fu_635_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp101 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp116 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp138 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp148 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp28 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp34 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp38 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp48 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp52 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp84 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp89 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp90 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp92 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp99 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call104 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call115 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call147 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call157 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call169 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call182 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call196 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call202 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call216 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call220 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call231 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call31 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call49 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call69 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call79 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call115 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call147 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call157 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call182 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call202 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call220 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call31 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call79 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1301_p1 = 26'd67108225;

assign grp_fu_1322_p1 = 26'd955;

assign grp_fu_1322_p2 = 26'd1048576;

assign grp_fu_1336_p2 = 27'd653;

assign grp_fu_1336_p3 = 27'd1048576;

assign grp_fu_1358_p0 = sext_ln728_reg_1504;

assign grp_fu_1358_p1 = sext_ln728_reg_1504;

assign grp_fu_1358_p2 = 26'd66569216;

assign grp_fu_1378_p0 = sext_ln728_1_reg_1548_pp0_iter3_reg;

assign grp_fu_1378_p1 = 26'd798;

assign grp_fu_1391_p0 = sext_ln1116_fu_845_p1;

assign grp_fu_1391_p1 = sext_ln1116_fu_845_p1;

assign grp_fu_1391_p2 = 24'd16642048;

assign grp_fu_1399_p1 = 13'd7245;

assign grp_fu_1407_p1 = 22'd311;

assign grp_fu_1407_p2 = ($signed(sext_ln1118_8_fu_880_p1) + $signed(sext_ln1118_7_fu_870_p1));

assign grp_fu_1421_p1 = rhs_V_6_fu_864_p1;

assign grp_fu_1421_p2 = 24'd98;

assign grp_fu_1436_p2 = 21'd183;

assign grp_fu_1436_p3 = 21'd2077696;

assign grp_fu_1446_p0 = sext_ln1118_12_fu_1013_p1;

assign grp_fu_1446_p1 = sext_ln1118_12_fu_1013_p1;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_271_input_V = {{add_ln1192_7_fu_521_p2[25:10]}};

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_280_input_V = {{add_ln1192_28_fu_548_p2[25:10]}};

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_289_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_298_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_307_input_V = {{ret_V_37_fu_596_p2[25:10]}};

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_316_input_V = {{ret_V_40_fu_613_p2[25:10]}};

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_325_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_334_input_V = ($signed(p_Val2_11_reg_1496_pp0_iter1_reg) + $signed(16'd64822));

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_343_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_352_input_V = ($signed(p_Val2_11_reg_1496_pp0_iter1_reg) + $signed(p_Val2_3_reg_1535_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_361_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_379_input_V = $signed(trunc_ln708_11_reg_1610);

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_397_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_ap_start_reg;

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_406_input_V = ($signed(p_Val2_1_reg_1511_pp0_iter3_reg) + $signed(16'd1508));

assign grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start = grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_start_reg;

assign lhs_V_1_fu_462_p3 = {{p_Val2_1_fu_448_p4}, {10'd0}};

assign lhs_V_2_fu_707_p3 = {{p_Val2_3_reg_1535_pp0_iter1_reg}, {20'd0}};

assign lhs_V_3_fu_571_p3 = {{p_Val2_3_reg_1535}, {10'd0}};

assign lhs_V_4_fu_996_p3 = {{mul_ln728_fu_1429_p2}, {20'd0}};

assign lhs_V_5_fu_629_p1 = p_Val2_1_reg_1511;

assign lhs_V_6_fu_1022_p3 = {{ret_V_44_reg_1713}, {10'd0}};

assign lhs_V_fu_828_p1 = p_Val2_s_reg_1489_pp0_iter4_reg;

assign mul_ln1192_1_fu_1372_p1 = 26'd67108066;

assign mul_ln1192_3_fu_1089_p0 = r_V_4_reg_1738;

assign mul_ln1192_3_fu_1089_p1 = p_6_reg_1686_pp0_iter6_reg;

assign mul_ln1192_3_fu_1089_p2 = ($signed(mul_ln1192_3_fu_1089_p0) * $signed(mul_ln1192_3_fu_1089_p1));

assign mul_ln1192_4_fu_1310_p0 = sext_ln728_1_fu_499_p1;

assign mul_ln1192_4_fu_1310_p1 = sext_ln728_1_fu_499_p1;

assign mul_ln1192_5_fu_990_p0 = ret_V_15_reg_1698;

assign mul_ln1192_5_fu_990_p1 = r_V_5_reg_1693;

assign mul_ln1192_5_fu_990_p2 = ($signed(mul_ln1192_5_fu_990_p0) * $signed(mul_ln1192_5_fu_990_p1));

assign mul_ln1192_7_fu_1133_p0 = ret_V_24_reg_1753;

assign mul_ln1192_7_fu_1133_p1 = ret_V_20_reg_1748;

assign mul_ln1192_7_fu_1133_p2 = ($signed(mul_ln1192_7_fu_1133_p0) * $signed(mul_ln1192_7_fu_1133_p1));

assign mul_ln1192_9_fu_1278_p0 = r_V_16_reg_1798;

assign mul_ln1192_9_fu_1278_p1 = p_0_reg_1803;

assign mul_ln1192_9_fu_1278_p2 = ($signed(mul_ln1192_9_fu_1278_p0) * $signed(mul_ln1192_9_fu_1278_p1));

assign mul_ln1192_fu_701_p0 = r_V_1_reg_1570;

assign mul_ln1192_fu_701_p1 = p_Val2_s_reg_1489_pp0_iter1_reg;

assign mul_ln1192_fu_701_p2 = ($signed(mul_ln1192_fu_701_p0) * $signed(mul_ln1192_fu_701_p1));

assign mul_ln700_1_fu_1077_p0 = mul_ln700_reg_1728;

assign mul_ln700_1_fu_1077_p1 = add_ln1192_reg_1733;

assign mul_ln700_1_fu_1077_p2 = ($signed(mul_ln700_1_fu_1077_p0) * $signed(mul_ln700_1_fu_1077_p1));

assign mul_ln700_2_fu_635_p0 = r_V_9_reg_1560;

assign mul_ln700_2_fu_635_p2 = ($signed(mul_ln700_2_fu_635_p0) * $signed('hD20));

assign mul_ln700_3_fu_1346_p0 = sext_ln727_reg_1519;

assign mul_ln700_3_fu_1346_p1 = 26'd3360;

assign mul_ln700_fu_938_p0 = ret_V_1_fu_925_p2;

assign mul_ln700_fu_938_p1 = ret_V_3_reg_1671;

assign mul_ln700_fu_938_p2 = ($signed(mul_ln700_fu_938_p0) * $signed(mul_ln700_fu_938_p1));

assign mul_ln728_1_fu_1461_p0 = sext_ln728_1_reg_1548_pp0_iter6_reg;

assign mul_ln728_1_fu_1461_p1 = 26'd564;

assign mul_ln728_2_fu_1467_p1 = 23'd552;

assign mul_ln728_3_fu_1482_p1 = 23'd552;

assign mul_ln728_4_fu_1352_p0 = sext_ln728_reg_1504;

assign mul_ln728_4_fu_1352_p1 = 26'd6720;

assign mul_ln728_fu_1429_p1 = 25'd33554150;

assign p_Val2_11_fu_434_p4 = {{x_V_in_sig[63:48]}};

assign p_Val2_1_fu_448_p4 = {{x_V_in_sig[239:224]}};

assign p_Val2_s_fu_424_p4 = {{x_V_in_sig[47:32]}};

assign r_V_14_fu_680_p0 = sext_ln1116_6_fu_677_p1;

assign r_V_14_fu_680_p1 = sext_ln1116_6_fu_677_p1;

assign r_V_14_fu_680_p2 = ($signed(r_V_14_fu_680_p0) * $signed(r_V_14_fu_680_p1));

assign r_V_19_fu_787_p0 = r_V_6_reg_1605;

assign r_V_19_fu_787_p2 = ($signed(r_V_19_fu_787_p0) * $signed('h9CE));

assign r_V_1_fu_1330_p0 = r_V_fu_568_p1;

assign r_V_1_fu_1330_p1 = r_V_fu_568_p1;

assign r_V_21_fu_1365_p1 = 25'd241;

assign r_V_22_fu_1158_p2 = ($signed(13'd0) - $signed(sext_ln1253_fu_1155_p1));

assign r_V_23_fu_1455_p0 = sext_ln1116_5_fu_1055_p1;

assign r_V_23_fu_1455_p1 = sext_ln1116_5_fu_1055_p1;

assign r_V_24_fu_765_p0 = r_V_14_reg_1590;

assign r_V_24_fu_765_p2 = ($signed(r_V_24_fu_765_p0) * $signed('h125D));

assign r_V_4_fu_975_p0 = ret_V_12_fu_963_p2;

assign r_V_4_fu_975_p1 = r_V_2_reg_1676;

assign r_V_4_fu_975_p2 = ($signed(r_V_4_fu_975_p0) * $signed(r_V_4_fu_975_p1));

assign r_V_5_fu_1415_p1 = 27'd551;

assign r_V_6_fu_736_p0 = sext_ln1116_3_fu_733_p1;

assign r_V_6_fu_736_p1 = sext_ln1116_3_fu_733_p1;

assign r_V_6_fu_736_p2 = ($signed(r_V_6_fu_736_p0) * $signed(r_V_6_fu_736_p1));

assign r_V_8_fu_538_p1 = p_Val2_1_fu_448_p4;

assign r_V_9_fu_1316_p0 = r_V_8_fu_538_p1;

assign r_V_9_fu_1316_p1 = r_V_8_fu_538_p1;

assign r_V_fu_568_p1 = p_Val2_2_reg_1529;

assign ret_V_12_fu_963_p2 = ($signed(ret_V_38_reg_1681) + $signed(22'd4109312));

assign ret_V_1_fu_925_p2 = (sub_ln1193_fu_919_p2 + 39'd465567744);

assign ret_V_24_fu_1049_p2 = ($signed(ret_V_46_fu_1044_p2) + $signed(28'd264538112));

assign ret_V_30_fu_1182_p2 = ($signed(sext_ln703_6_fu_1179_p1) + $signed(14'd232));

assign ret_V_33_fu_714_p2 = (lhs_V_2_fu_707_p3 + mul_ln1192_fu_701_p2);

assign ret_V_34_fu_951_p2 = ($signed(sext_ln1192_3_fu_947_p1) - $signed(sext_ln1192_2_fu_944_p1));

assign ret_V_35_fu_807_p2 = ($signed(grp_fu_1378_p3) + $signed(26'd809984));

assign ret_V_36_fu_1204_p2 = ($signed(mul_ln700_1_reg_1773) - $signed(rhs_V_fu_1200_p1));

assign ret_V_37_fu_596_p2 = ($signed(sub_ln1192_fu_590_p2) + $signed(26'd65478656));

assign ret_V_39_fu_1220_p2 = ($signed(mul_ln1192_3_reg_1778) + $signed(56'd71106516479901696));

assign ret_V_40_fu_613_p2 = ($signed(mul_ln1192_4_reg_1554) + $signed(26'd65952768));

assign ret_V_42_fu_1255_p2 = ($signed(add_ln1192_19_fu_1250_p2) + $signed(46'd69647189671936));

assign ret_V_43_fu_661_p2 = (rhs_V_5_fu_654_p3 + add_ln700_fu_648_p2);

assign ret_V_44_fu_896_p2 = ($signed(rhs_V_6_fu_864_p1) + $signed(lhs_V_5_reg_1575_pp0_iter4_reg));

assign ret_V_46_fu_1044_p2 = ($signed(sext_ln1192_17_fu_1040_p1) + $signed(grp_fu_1446_p3));

assign ret_V_47_fu_1139_p2 = ($signed(mul_ln1192_7_fu_1133_p2) + $signed(46'd69326140866560));

assign ret_V_49_fu_1065_p2 = ($signed(sext_ln703_4_fu_1058_p1) - $signed(sext_ln703_5_fu_1062_p1));

assign ret_V_50_fu_1284_p2 = ($signed(mul_ln1192_9_fu_1278_p2) + $signed(46'd69432441307136));

assign ret_V_8_fu_851_p2 = ($signed(sext_ln703_fu_848_p1) + $signed(13'd6786));

assign ret_V_fu_831_p2 = ($signed(lhs_V_fu_828_p1) + $signed(17'd130131));

assign rhs_V_1_fu_583_p3 = {{p_Val2_11_reg_1496}, {10'd0}};

assign rhs_V_2_fu_1095_p3 = {{mul_ln728_1_fu_1461_p2}, {20'd0}};

assign rhs_V_3_fu_1117_p1 = $signed(tmp_fu_1110_p3);

assign rhs_V_4_fu_1246_p1 = $signed(tmp_10_fu_1239_p3);

assign rhs_V_5_fu_654_p3 = {{mul_ln728_4_fu_1352_p2}, {10'd0}};

assign rhs_V_6_fu_864_p1 = p_Val2_3_reg_1535_pp0_iter4_reg;

assign rhs_V_fu_1200_p1 = $signed(tmp_4_fu_1192_p3);

assign sext_ln1116_3_fu_733_p1 = ret_V_17_reg_1580;

assign sext_ln1116_5_fu_1055_p1 = $signed(p_2_reg_1635_pp0_iter5_reg);

assign sext_ln1116_6_fu_677_p1 = ret_V_27_reg_1565;

assign sext_ln1116_fu_845_p1 = $signed(p_s_reg_1640);

assign sext_ln1118_12_fu_1013_p1 = p_6_reg_1686;

assign sext_ln1118_7_fu_870_p1 = p_Val2_3_reg_1535_pp0_iter4_reg;

assign sext_ln1118_8_fu_880_p1 = $signed(shl_ln1118_2_fu_873_p3);

assign sext_ln1118_fu_915_p1 = $signed(shl_ln1118_1_fu_908_p3);

assign sext_ln1192_10_fu_1003_p1 = $signed(lhs_V_4_fu_996_p3);

assign sext_ln1192_17_fu_1040_p1 = $signed(tmp_9_fu_1033_p3);

assign sext_ln1192_2_fu_944_p1 = p_Val2_2_reg_1529_pp0_iter5_reg;

assign sext_ln1192_3_fu_947_p1 = $signed(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_370_ap_return);

assign sext_ln1253_fu_1155_p1 = $signed(p_Val2_9_reg_1758);

assign sext_ln703_4_fu_1058_p1 = $signed(grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_388_ap_return);

assign sext_ln703_5_fu_1062_p1 = $signed(p_Val2_7_reg_1723);

assign sext_ln703_6_fu_1179_p1 = $signed(ret_V_49_reg_1768);

assign sext_ln703_fu_848_p1 = $signed(p_Val2_6_reg_1650);

assign sext_ln727_fu_458_p1 = p_Val2_1_fu_448_p4;

assign sext_ln728_1_fu_499_p1 = p_Val2_s_fu_424_p4;

assign sext_ln728_fu_444_p1 = p_Val2_11_fu_434_p4;

assign shl_ln1118_1_fu_908_p3 = {{mul_ln1118_reg_1665}, {1'd0}};

assign shl_ln1118_2_fu_873_p3 = {{p_Val2_3_reg_1535_pp0_iter4_reg}, {5'd0}};

assign shl_ln1_fu_641_p3 = {{mul_ln700_3_fu_1346_p2}, {10'd0}};

assign shl_ln_fu_901_p3 = {{mul_ln1118_reg_1665}, {7'd0}};

assign sub_ln1192_1_fu_1007_p2 = ($signed(sext_ln1192_10_fu_1003_p1) - $signed(mul_ln1192_5_fu_990_p2));

assign sub_ln1192_fu_590_p2 = (add_ln1192_8_fu_578_p2 - rhs_V_1_fu_583_p3);

assign sub_ln1193_fu_919_p2 = ($signed(sext_ln1118_fu_915_p1) - $signed(shl_ln_fu_901_p3));

assign tmp_10_fu_1239_p3 = {{mul_ln728_3_fu_1482_p2}, {20'd0}};

assign tmp_11_fu_1167_p3 = {{r_V_22_fu_1158_p2}, {10'd0}};

assign tmp_4_fu_1192_p3 = {{grp_sin_lut_ap_fixed_16_6_5_3_0_s_fu_415_ap_return}, {50'd0}};

assign tmp_8_fu_503_p4 = {{x_V_in_sig[62:48]}};

assign tmp_9_fu_1033_p3 = {{p_Val2_8_reg_1718}, {10'd0}};

assign tmp_fu_1110_p3 = {{mul_ln728_2_fu_1467_p2}, {20'd0}};

assign trunc_ln1118_1_fu_513_p3 = {{tmp_8_fu_503_p4}, {11'd0}};

assign y_0_V = {{ret_V_36_fu_1204_p2[65:50]}};

assign y_1_V = {{ret_V_39_fu_1220_p2[55:40]}};

assign y_2_V = {{ret_V_42_fu_1255_p2[45:30]}};

assign y_3_V = trunc_ln708_10_reg_1793;

assign y_4_V = {{ret_V_50_fu_1284_p2[45:30]}};

endmodule //myproject
