// Seed: 795134729
module module_0;
  wire id_1;
  assign module_1.id_9 = 0;
  wire id_2 = id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply1 id_8;
  genvar id_9;
  for (id_10 = id_2; id_9; id_8 = -1 && 1 - id_9) assign id_4[1] = -1;
  module_0 modCall_1 ();
endmodule
