v 20110115 2
C 50900 43500 1 90 0 dc_motor-1.sym
{
T 49900 43900 5 10 0 0 90 0 1
device=DC_MOTOR
T 50300 44000 5 10 1 1 90 0 1
refdes=M1
}
N 49200 43100 49200 44200 4
N 49200 43700 49900 43700 4
N 51400 43100 51400 44200 4
N 50900 43700 51400 43700 4
C 50100 45200 1 0 0 vcc-1.sym
N 49200 45200 51400 45200 4
N 52100 44700 52000 44700 4
N 52100 44700 52100 45900 4
C 50200 41800 1 0 0 gnd-1.sym
N 49200 42100 51400 42100 4
C 41500 44600 1 180 1 input-1.sym
{
T 41500 44300 5 10 0 0 180 6 1
device=INPUT
T 41000 44600 5 10 1 1 180 6 1
netname=PWM
}
C 48600 42100 1 0 0 npn-3.sym
{
T 49500 42600 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 49500 42600 5 10 1 1 0 0 1
refdes=Q3
}
C 52000 42100 1 0 1 npn-3.sym
{
T 51100 42600 5 10 0 0 0 6 1
device=NPN_TRANSISTOR
T 51100 42600 5 10 1 1 0 6 1
refdes=Q4
}
C 48600 45200 1 180 1 pnp-3.sym
{
T 49500 44700 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 49500 44700 5 10 1 1 180 6 1
refdes=Q1
}
C 52000 45200 1 180 0 pnp-3.sym
{
T 51100 44700 5 10 0 0 180 0 1
device=PNP_TRANSISTOR
T 51100 44700 5 10 1 1 180 0 1
refdes=Q2
}
N 50700 41400 52100 41400 4
C 44500 41500 1 90 0 capacitor-1.sym
{
T 43800 41700 5 10 0 0 90 0 1
device=CAPACITOR
T 44000 41700 5 10 1 1 90 0 1
refdes=C2
T 43600 41700 5 10 0 0 90 0 1
symversion=0.1
}
C 44200 41200 1 0 0 gnd-1.sym
C 44200 43300 1 0 0 gnd-1.sym
C 44500 43600 1 90 0 capacitor-1.sym
{
T 43800 43800 5 10 0 0 90 0 1
device=CAPACITOR
T 44000 43800 5 10 1 1 90 0 1
refdes=C1
T 43600 43800 5 10 0 0 90 0 1
symversion=0.1
}
C 43400 44400 1 0 0 resistor-1.sym
{
T 43700 44800 5 10 0 0 0 0 1
device=RESISTOR
T 43600 44700 5 10 1 1 0 0 1
refdes=R1
}
C 47700 44600 1 0 0 resistor-1.sym
{
T 48000 45000 5 10 0 0 0 0 1
device=RESISTOR
T 48200 44900 5 10 1 1 0 0 1
refdes=R3
}
C 49800 45800 1 0 0 resistor-1.sym
{
T 50100 46200 5 10 0 0 0 0 1
device=RESISTOR
T 50000 46100 5 10 1 1 0 0 1
refdes=R4
}
C 49800 41300 1 0 0 resistor-1.sym
{
T 50100 41700 5 10 0 0 0 0 1
device=RESISTOR
T 50000 41600 5 10 1 1 0 0 1
refdes=R6
}
C 47700 42500 1 0 0 resistor-1.sym
{
T 48000 42900 5 10 0 0 0 0 1
device=RESISTOR
T 47900 42800 5 10 1 1 0 0 1
refdes=R5
}
N 43400 44500 42300 44500 4
C 43400 42300 1 0 0 resistor-1.sym
{
T 43700 42700 5 10 0 0 0 0 1
device=RESISTOR
T 43600 42600 5 10 1 1 0 0 1
refdes=R2
}
N 44300 44900 43400 44900 4
N 43400 42400 43400 44900 4
N 44300 42800 43400 42800 4
N 47400 44700 47700 44700 4
N 48600 45900 49800 45900 4
N 45900 46100 45900 42600 4
N 48400 41400 49800 41400 4
N 45700 41200 45700 44700 4
N 46100 44900 46100 44500 4
N 45600 44700 46100 44700 4
N 47400 42600 47700 42600 4
N 46100 42800 46100 42400 4
N 46100 42600 45600 42600 4
N 47300 45700 47300 46100 4
N 47200 45900 47300 45900 4
N 47100 41600 47100 41200 4
N 47000 41400 47100 41400 4
N 50700 45900 52100 45900 4
N 52000 42600 52100 42600 4
N 52100 42600 52100 41400 4
C 50000 44300 1 90 0 diode-1.sym
{
T 49400 44700 5 10 0 0 90 0 1
device=DIODE
T 49500 44600 5 10 1 1 90 0 1
refdes=D1
}
C 51000 44300 1 90 0 diode-1.sym
{
T 50400 44700 5 10 0 0 90 0 1
device=DIODE
T 50500 44600 5 10 1 1 90 0 1
refdes=D2
}
C 50000 42100 1 90 0 diode-1.sym
{
T 49400 42500 5 10 0 0 90 0 1
device=DIODE
T 49500 42400 5 10 1 1 90 0 1
refdes=D3
}
C 51000 42100 1 90 0 diode-1.sym
{
T 50400 42500 5 10 0 0 90 0 1
device=DIODE
T 50500 42400 5 10 1 1 90 0 1
refdes=D4
}
C 45900 45400 1 0 0 4001-1.sym
{
T 46500 46300 5 10 0 0 0 0 1
device=4001
T 46150 46300 5 10 1 1 0 0 1
refdes=U1
T 46500 47700 5 10 0 0 0 0 1
footprint=DIP14
T 45900 45400 5 10 0 0 0 0 1
slot=2
}
C 47300 45400 1 0 0 4001-1.sym
{
T 47900 46300 5 10 0 0 0 0 1
device=4001
T 47550 46300 5 10 1 1 0 0 1
refdes=U1
T 47900 47700 5 10 0 0 0 0 1
footprint=DIP14
T 47300 45400 5 10 0 0 0 0 1
slot=3
}
C 44300 44200 1 0 0 4001-1.sym
{
T 44900 45100 5 10 0 0 0 0 1
device=4001
T 44550 45100 5 10 1 1 0 0 1
refdes=U1
T 44900 46500 5 10 0 0 0 0 1
footprint=DIP14
T 44300 44200 5 10 0 0 0 0 1
slot=1
}
C 46100 44200 1 0 0 4001-1.sym
{
T 46700 45100 5 10 0 0 0 0 1
device=4001
T 46350 45100 5 10 1 1 0 0 1
refdes=U1
T 46700 46500 5 10 0 0 0 0 1
footprint=DIP14
T 46100 44200 5 10 0 0 0 0 1
slot=4
}
C 44300 42100 1 0 0 4011-1.sym
{
T 46000 43200 5 10 0 0 0 0 1
device=4011
T 46000 44600 5 10 0 0 0 0 1
footprint=DIP14
T 44600 43000 5 10 1 1 0 0 1
refdes=U2
T 46000 45000 5 10 0 0 0 0 1
symversion=1.0
T 44300 42100 5 10 0 0 0 0 1
slot=1
}
C 47100 40900 1 0 0 4011-1.sym
{
T 48800 42000 5 10 0 0 0 0 1
device=4011
T 48800 43400 5 10 0 0 0 0 1
footprint=DIP14
T 47400 41800 5 10 1 1 0 0 1
refdes=U2
T 48800 43800 5 10 0 0 0 0 1
symversion=1.0
T 47100 40900 5 10 0 0 0 0 1
slot=4
}
C 45700 40900 1 0 0 4011-1.sym
{
T 47400 42000 5 10 0 0 0 0 1
device=4011
T 47400 43400 5 10 0 0 0 0 1
footprint=DIP14
T 46000 41800 5 10 1 1 0 0 1
refdes=U2
T 47400 43800 5 10 0 0 0 0 1
symversion=1.0
T 45700 40900 5 10 0 0 0 0 1
slot=3
}
C 46100 42100 1 0 0 4011-1.sym
{
T 47800 43200 5 10 0 0 0 0 1
device=4011
T 47800 44600 5 10 0 0 0 0 1
footprint=DIP14
T 46400 43000 5 10 1 1 0 0 1
refdes=U2
T 47800 45000 5 10 0 0 0 0 1
symversion=1.0
T 46100 42100 5 10 0 0 0 0 1
slot=2
}
N 49200 44200 49800 44200 4
N 49800 44200 49800 44300 4
N 51400 44200 50800 44200 4
N 50800 44200 50800 44300 4
N 49800 43000 49800 43100 4
N 49800 43100 49200 43100 4
N 50800 43000 50800 43100 4
N 50800 43100 51400 43100 4
