
1124_MARK42.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd84  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000700  0800df88  0800df88  0001df88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e688  0800e688  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e688  0800e688  0001e688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e690  0800e690  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e690  0800e690  0001e690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e694  0800e694  0001e694  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800e698  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0003e25c  200001f8  0800e890  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2003e454  0800e890  0002e454  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001857a  00000000  00000000  00020226  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d29  00000000  00000000  000387a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  0003b4d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013d0  00000000  00000000  0003ca08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a58f  00000000  00000000  0003ddd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010083  00000000  00000000  00068367  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00101230  00000000  00000000  000783ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017961a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000688c  00000000  00000000  00179698  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f8 	.word	0x200001f8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800df6c 	.word	0x0800df6c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001fc 	.word	0x200001fc
 800023c:	0800df6c 	.word	0x0800df6c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	71fb      	strb	r3, [r7, #7]
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	4619      	mov	r1, r3
 80005fe:	2007      	movs	r0, #7
 8000600:	f000 fa44 	bl	8000a8c <bno055_writeData>
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	4619      	mov	r1, r3
 800061a:	203d      	movs	r0, #61	; 0x3d
 800061c:	f000 fa36 	bl	8000a8c <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d103      	bne.n	800062e <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000626:	2013      	movs	r0, #19
 8000628:	f000 fa24 	bl	8000a74 <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 800062c:	e002      	b.n	8000634 <bno055_setOperationMode+0x28>
    bno055_delay(7);
 800062e:	2007      	movs	r0, #7
 8000630:	f000 fa20 	bl	8000a74 <bno055_delay>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000640:	2000      	movs	r0, #0
 8000642:	f7ff ffe3 	bl	800060c <bno055_setOperationMode>
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}

0800064a <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 800064a:	b580      	push	{r7, lr}
 800064c:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 800064e:	200c      	movs	r0, #12
 8000650:	f7ff ffdc 	bl	800060c <bno055_setOperationMode>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}

08000658 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 800065c:	2120      	movs	r1, #32
 800065e:	203f      	movs	r0, #63	; 0x3f
 8000660:	f000 fa14 	bl	8000a8c <bno055_writeData>
  bno055_delay(700);
 8000664:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000668:	f000 fa04 	bl	8000a74 <bno055_delay>
}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}

08000670 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
  bno055_reset();
 8000676:	f7ff ffef 	bl	8000658 <bno055_reset>

  uint8_t id = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	2201      	movs	r2, #1
 8000682:	4619      	mov	r1, r3
 8000684:	2000      	movs	r0, #0
 8000686:	f000 faed 	bl	8000c64 <bno055_readData>
  if (id != BNO055_ID) {
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	2ba0      	cmp	r3, #160	; 0xa0
 800068e:	d004      	beq.n	800069a <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	4619      	mov	r1, r3
 8000694:	4809      	ldr	r0, [pc, #36]	; (80006bc <bno055_setup+0x4c>)
 8000696:	f00a ff8b 	bl	800b5b0 <iprintf>
  }
  bno055_setPage(0);
 800069a:	2000      	movs	r0, #0
 800069c:	f7ff ffa8 	bl	80005f0 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 80006a0:	2100      	movs	r1, #0
 80006a2:	203f      	movs	r0, #63	; 0x3f
 80006a4:	f000 f9f2 	bl	8000a8c <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 80006a8:	f7ff ffc8 	bl	800063c <bno055_setOperationModeConfig>
  bno055_delay(10);
 80006ac:	200a      	movs	r0, #10
 80006ae:	f000 f9e1 	bl	8000a74 <bno055_delay>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	0800df88 	.word	0x0800df88

080006c0 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 80006c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006c4:	b09f      	sub	sp, #124	; 0x7c
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	4603      	mov	r3, r0
 80006ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  bno055_setPage(0);
 80006ce:	2000      	movs	r0, #0
 80006d0:	f7ff ff8e 	bl	80005f0 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 80006d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006d8:	2b20      	cmp	r3, #32
 80006da:	d108      	bne.n	80006ee <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 80006dc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80006e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006e4:	2208      	movs	r2, #8
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 fabc 	bl	8000c64 <bno055_readData>
 80006ec:	e007      	b.n	80006fe <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 80006ee:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80006f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006f6:	2206      	movs	r2, #6
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fab3 	bl	8000c64 <bno055_readData>

  double scale = 1;
 80006fe:	f04f 0300 	mov.w	r3, #0
 8000702:	4c81      	ldr	r4, [pc, #516]	; (8000908 <bno055_getVector+0x248>)
 8000704:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8000708:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800070c:	2b0e      	cmp	r3, #14
 800070e:	d108      	bne.n	8000722 <bno055_getVector+0x62>
    scale = magScale;
 8000710:	4b7e      	ldr	r3, [pc, #504]	; (800090c <bno055_getVector+0x24c>)
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	ee07 3a90 	vmov	s15, r3
 8000718:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800071c:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 8000720:	e03a      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8000722:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000726:	2b08      	cmp	r3, #8
 8000728:	d007      	beq.n	800073a <bno055_getVector+0x7a>
 800072a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800072e:	2b28      	cmp	r3, #40	; 0x28
 8000730:	d003      	beq.n	800073a <bno055_getVector+0x7a>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8000732:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000736:	2b2e      	cmp	r3, #46	; 0x2e
 8000738:	d108      	bne.n	800074c <bno055_getVector+0x8c>
    scale = accelScale;
 800073a:	4b75      	ldr	r3, [pc, #468]	; (8000910 <bno055_getVector+0x250>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000746:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 800074a:	e025      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 800074c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000750:	2b14      	cmp	r3, #20
 8000752:	d108      	bne.n	8000766 <bno055_getVector+0xa6>
    scale = angularRateScale;
 8000754:	4b6f      	ldr	r3, [pc, #444]	; (8000914 <bno055_getVector+0x254>)
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	ee07 3a90 	vmov	s15, r3
 800075c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000760:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 8000764:	e018      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_EULER) {
 8000766:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800076a:	2b1a      	cmp	r3, #26
 800076c:	d108      	bne.n	8000780 <bno055_getVector+0xc0>
    scale = eulerScale;
 800076e:	4b6a      	ldr	r3, [pc, #424]	; (8000918 <bno055_getVector+0x258>)
 8000770:	881b      	ldrh	r3, [r3, #0]
 8000772:	ee07 3a90 	vmov	s15, r3
 8000776:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800077a:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
 800077e:	e00b      	b.n	8000798 <bno055_getVector+0xd8>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8000780:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000784:	2b20      	cmp	r3, #32
 8000786:	d107      	bne.n	8000798 <bno055_getVector+0xd8>
    scale = quaScale;
 8000788:	4b64      	ldr	r3, [pc, #400]	; (800091c <bno055_getVector+0x25c>)
 800078a:	881b      	ldrh	r3, [r3, #0]
 800078c:	ee07 3a90 	vmov	s15, r3
 8000790:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000794:	ed87 7b1c 	vstr	d7, [r7, #112]	; 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 8000798:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800079c:	2220      	movs	r2, #32
 800079e:	2100      	movs	r1, #0
 80007a0:	4618      	mov	r0, r3
 80007a2:	f00a fac4 	bl	800ad2e <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 80007a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007aa:	2b20      	cmp	r3, #32
 80007ac:	d14c      	bne.n	8000848 <bno055_getVector+0x188>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 80007ae:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80007b2:	021b      	lsls	r3, r3, #8
 80007b4:	b21a      	sxth	r2, r3
 80007b6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	4313      	orrs	r3, r2
 80007be:	b21b      	sxth	r3, r3
 80007c0:	ee07 3a90 	vmov	s15, r3
 80007c4:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80007c8:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 80007cc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80007d0:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 80007d4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80007d8:	021b      	lsls	r3, r3, #8
 80007da:	b21a      	sxth	r2, r3
 80007dc:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80007e0:	b21b      	sxth	r3, r3
 80007e2:	4313      	orrs	r3, r2
 80007e4:	b21b      	sxth	r3, r3
 80007e6:	ee07 3a90 	vmov	s15, r3
 80007ea:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80007ee:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 80007f2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80007f6:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 80007fa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80007fe:	021b      	lsls	r3, r3, #8
 8000800:	b21a      	sxth	r2, r3
 8000802:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8000806:	b21b      	sxth	r3, r3
 8000808:	4313      	orrs	r3, r2
 800080a:	b21b      	sxth	r3, r3
 800080c:	ee07 3a90 	vmov	s15, r3
 8000810:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000814:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 8000818:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800081c:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 8000820:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000824:	021b      	lsls	r3, r3, #8
 8000826:	b21a      	sxth	r2, r3
 8000828:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800082c:	b21b      	sxth	r3, r3
 800082e:	4313      	orrs	r3, r2
 8000830:	b21b      	sxth	r3, r3
 8000832:	ee07 3a90 	vmov	s15, r3
 8000836:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800083a:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 800083e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000842:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
 8000846:	e038      	b.n	80008ba <bno055_getVector+0x1fa>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8000848:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800084c:	021b      	lsls	r3, r3, #8
 800084e:	b21a      	sxth	r2, r3
 8000850:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8000854:	b21b      	sxth	r3, r3
 8000856:	4313      	orrs	r3, r2
 8000858:	b21b      	sxth	r3, r3
 800085a:	ee07 3a90 	vmov	s15, r3
 800085e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000862:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 8000866:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800086a:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 800086e:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8000872:	021b      	lsls	r3, r3, #8
 8000874:	b21a      	sxth	r2, r3
 8000876:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800087a:	b21b      	sxth	r3, r3
 800087c:	4313      	orrs	r3, r2
 800087e:	b21b      	sxth	r3, r3
 8000880:	ee07 3a90 	vmov	s15, r3
 8000884:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000888:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 800088c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000890:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8000894:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8000898:	021b      	lsls	r3, r3, #8
 800089a:	b21a      	sxth	r2, r3
 800089c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80008a0:	b21b      	sxth	r3, r3
 80008a2:	4313      	orrs	r3, r2
 80008a4:	b21b      	sxth	r3, r3
 80008a6:	ee07 3a90 	vmov	s15, r3
 80008aa:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80008ae:	ed97 6b1c 	vldr	d6, [r7, #112]	; 0x70
 80008b2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80008b6:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40
  }

  return xyz;
 80008ba:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80008be:	f107 0528 	add.w	r5, r7, #40	; 0x28
 80008c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80008ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80008ce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80008d2:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 80008d6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 80008da:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80008de:	ec49 8b14 	vmov	d4, r8, r9
 80008e2:	ec46 5b15 	vmov	d5, r5, r6
 80008e6:	ec42 1b16 	vmov	d6, r1, r2
 80008ea:	ec44 3b17 	vmov	d7, r3, r4
}
 80008ee:	eeb0 0b44 	vmov.f64	d0, d4
 80008f2:	eeb0 1b45 	vmov.f64	d1, d5
 80008f6:	eeb0 2b46 	vmov.f64	d2, d6
 80008fa:	eeb0 3b47 	vmov.f64	d3, d7
 80008fe:	377c      	adds	r7, #124	; 0x7c
 8000900:	46bd      	mov	sp, r7
 8000902:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000906:	bf00      	nop
 8000908:	3ff00000 	.word	0x3ff00000
 800090c:	20000006 	.word	0x20000006
 8000910:	20000000 	.word	0x20000000
 8000914:	20000002 	.word	0x20000002
 8000918:	20000004 	.word	0x20000004
 800091c:	20000008 	.word	0x20000008

08000920 <bno055_getVectorAccelerometer>:

bno055_vector_t bno055_getVectorAccelerometer() {
 8000920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000924:	b091      	sub	sp, #68	; 0x44
 8000926:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_ACCELEROMETER);
 8000928:	2008      	movs	r0, #8
 800092a:	f7ff fec9 	bl	80006c0 <bno055_getVector>
 800092e:	eeb0 4b40 	vmov.f64	d4, d0
 8000932:	eeb0 5b41 	vmov.f64	d5, d1
 8000936:	eeb0 6b42 	vmov.f64	d6, d2
 800093a:	eeb0 7b43 	vmov.f64	d7, d3
 800093e:	ed87 4b08 	vstr	d4, [r7, #32]
 8000942:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8000946:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 800094a:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 800094e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000952:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 8000956:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800095a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800095e:	ec49 8b14 	vmov	d4, r8, r9
 8000962:	ec46 5b15 	vmov	d5, r5, r6
 8000966:	ec42 1b16 	vmov	d6, r1, r2
 800096a:	ec44 3b17 	vmov	d7, r3, r4
}
 800096e:	eeb0 0b44 	vmov.f64	d0, d4
 8000972:	eeb0 1b45 	vmov.f64	d1, d5
 8000976:	eeb0 2b46 	vmov.f64	d2, d6
 800097a:	eeb0 3b47 	vmov.f64	d3, d7
 800097e:	3744      	adds	r7, #68	; 0x44
 8000980:	46bd      	mov	sp, r7
 8000982:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000986 <bno055_getVectorGyroscope>:
bno055_vector_t bno055_getVectorMagnetometer() {
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
 8000986:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800098a:	b091      	sub	sp, #68	; 0x44
 800098c:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
 800098e:	2014      	movs	r0, #20
 8000990:	f7ff fe96 	bl	80006c0 <bno055_getVector>
 8000994:	eeb0 4b40 	vmov.f64	d4, d0
 8000998:	eeb0 5b41 	vmov.f64	d5, d1
 800099c:	eeb0 6b42 	vmov.f64	d6, d2
 80009a0:	eeb0 7b43 	vmov.f64	d7, d3
 80009a4:	ed87 4b08 	vstr	d4, [r7, #32]
 80009a8:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 80009ac:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 80009b0:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 80009b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80009b8:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 80009bc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80009c0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80009c4:	ec49 8b14 	vmov	d4, r8, r9
 80009c8:	ec46 5b15 	vmov	d5, r5, r6
 80009cc:	ec42 1b16 	vmov	d6, r1, r2
 80009d0:	ec44 3b17 	vmov	d7, r3, r4
}
 80009d4:	eeb0 0b44 	vmov.f64	d0, d4
 80009d8:	eeb0 1b45 	vmov.f64	d1, d5
 80009dc:	eeb0 2b46 	vmov.f64	d2, d6
 80009e0:	eeb0 3b47 	vmov.f64	d3, d7
 80009e4:	3744      	adds	r7, #68	; 0x44
 80009e6:	46bd      	mov	sp, r7
 80009e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080009ec <bno055_getVectorEuler>:
bno055_vector_t bno055_getVectorEuler() {
 80009ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80009f0:	b091      	sub	sp, #68	; 0x44
 80009f2:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 80009f4:	201a      	movs	r0, #26
 80009f6:	f7ff fe63 	bl	80006c0 <bno055_getVector>
 80009fa:	eeb0 4b40 	vmov.f64	d4, d0
 80009fe:	eeb0 5b41 	vmov.f64	d5, d1
 8000a02:	eeb0 6b42 	vmov.f64	d6, d2
 8000a06:	eeb0 7b43 	vmov.f64	d7, d3
 8000a0a:	ed87 4b08 	vstr	d4, [r7, #32]
 8000a0e:	ed87 5b0a 	vstr	d5, [r7, #40]	; 0x28
 8000a12:	ed87 6b0c 	vstr	d6, [r7, #48]	; 0x30
 8000a16:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38
 8000a1a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8000a1e:	e9d7 560a 	ldrd	r5, r6, [r7, #40]	; 0x28
 8000a22:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8000a26:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8000a2a:	ec49 8b14 	vmov	d4, r8, r9
 8000a2e:	ec46 5b15 	vmov	d5, r5, r6
 8000a32:	ec42 1b16 	vmov	d6, r1, r2
 8000a36:	ec44 3b17 	vmov	d7, r3, r4
}
 8000a3a:	eeb0 0b44 	vmov.f64	d0, d4
 8000a3e:	eeb0 1b45 	vmov.f64	d1, d5
 8000a42:	eeb0 2b46 	vmov.f64	d2, d6
 8000a46:	eeb0 3b47 	vmov.f64	d3, d7
 8000a4a:	3744      	adds	r7, #68	; 0x44
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08000a54 <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8000a5c:	4a04      	ldr	r2, [pc, #16]	; (8000a70 <bno055_assignI2C+0x1c>)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	6013      	str	r3, [r2, #0]
}
 8000a62:	bf00      	nop
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	2003e280 	.word	0x2003e280

08000a74 <bno055_delay>:

void bno055_delay(int time) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f005 fdd8 	bl	8006634 <HAL_Delay>
#endif
}
 8000a84:	bf00      	nop
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af02      	add	r7, sp, #8
 8000a92:	4603      	mov	r3, r0
 8000a94:	460a      	mov	r2, r1
 8000a96:	71fb      	strb	r3, [r7, #7]
 8000a98:	4613      	mov	r3, r2
 8000a9a:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8000a9c:	79fb      	ldrb	r3, [r7, #7]
 8000a9e:	733b      	strb	r3, [r7, #12]
 8000aa0:	79bb      	ldrb	r3, [r7, #6]
 8000aa2:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 8000aa4:	4b5a      	ldr	r3, [pc, #360]	; (8000c10 <bno055_writeData+0x184>)
 8000aa6:	6818      	ldr	r0, [r3, #0]
 8000aa8:	f107 020c 	add.w	r2, r7, #12
 8000aac:	230a      	movs	r3, #10
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	2150      	movs	r1, #80	; 0x50
 8000ab4:	f006 f95e 	bl	8006d74 <HAL_I2C_Master_Transmit>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8000abc:	7dfb      	ldrb	r3, [r7, #23]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	f000 80a0 	beq.w	8000c04 <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 8000ac4:	7dfb      	ldrb	r3, [r7, #23]
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d103      	bne.n	8000ad2 <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8000aca:	4852      	ldr	r0, [pc, #328]	; (8000c14 <bno055_writeData+0x188>)
 8000acc:	f00a fde4 	bl	800b698 <puts>
 8000ad0:	e012      	b.n	8000af8 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 8000ad2:	7dfb      	ldrb	r3, [r7, #23]
 8000ad4:	2b03      	cmp	r3, #3
 8000ad6:	d103      	bne.n	8000ae0 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8000ad8:	484f      	ldr	r0, [pc, #316]	; (8000c18 <bno055_writeData+0x18c>)
 8000ada:	f00a fddd 	bl	800b698 <puts>
 8000ade:	e00b      	b.n	8000af8 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8000ae0:	7dfb      	ldrb	r3, [r7, #23]
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d103      	bne.n	8000aee <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 8000ae6:	484d      	ldr	r0, [pc, #308]	; (8000c1c <bno055_writeData+0x190>)
 8000ae8:	f00a fdd6 	bl	800b698 <puts>
 8000aec:	e004      	b.n	8000af8 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8000aee:	7dfb      	ldrb	r3, [r7, #23]
 8000af0:	4619      	mov	r1, r3
 8000af2:	484b      	ldr	r0, [pc, #300]	; (8000c20 <bno055_writeData+0x194>)
 8000af4:	f00a fd5c 	bl	800b5b0 <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 8000af8:	4b45      	ldr	r3, [pc, #276]	; (8000c10 <bno055_writeData+0x184>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4618      	mov	r0, r3
 8000afe:	f006 fb31 	bl	8007164 <HAL_I2C_GetError>
 8000b02:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 8000b04:	693b      	ldr	r3, [r7, #16]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d07e      	beq.n	8000c08 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 8000b0a:	693b      	ldr	r3, [r7, #16]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d103      	bne.n	8000b18 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 8000b10:	4844      	ldr	r0, [pc, #272]	; (8000c24 <bno055_writeData+0x198>)
 8000b12:	f00a fdc1 	bl	800b698 <puts>
 8000b16:	e021      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 8000b18:	693b      	ldr	r3, [r7, #16]
 8000b1a:	2b02      	cmp	r3, #2
 8000b1c:	d103      	bne.n	8000b26 <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 8000b1e:	4842      	ldr	r0, [pc, #264]	; (8000c28 <bno055_writeData+0x19c>)
 8000b20:	f00a fdba 	bl	800b698 <puts>
 8000b24:	e01a      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	2b04      	cmp	r3, #4
 8000b2a:	d103      	bne.n	8000b34 <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 8000b2c:	483f      	ldr	r0, [pc, #252]	; (8000c2c <bno055_writeData+0x1a0>)
 8000b2e:	f00a fdb3 	bl	800b698 <puts>
 8000b32:	e013      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	2b08      	cmp	r3, #8
 8000b38:	d103      	bne.n	8000b42 <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 8000b3a:	483d      	ldr	r0, [pc, #244]	; (8000c30 <bno055_writeData+0x1a4>)
 8000b3c:	f00a fdac 	bl	800b698 <puts>
 8000b40:	e00c      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 8000b42:	693b      	ldr	r3, [r7, #16]
 8000b44:	2b10      	cmp	r3, #16
 8000b46:	d103      	bne.n	8000b50 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 8000b48:	483a      	ldr	r0, [pc, #232]	; (8000c34 <bno055_writeData+0x1a8>)
 8000b4a:	f00a fda5 	bl	800b698 <puts>
 8000b4e:	e005      	b.n	8000b5c <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	2b20      	cmp	r3, #32
 8000b54:	d102      	bne.n	8000b5c <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 8000b56:	4838      	ldr	r0, [pc, #224]	; (8000c38 <bno055_writeData+0x1ac>)
 8000b58:	f00a fd9e 	bl	800b698 <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8000b5c:	4b2c      	ldr	r3, [pc, #176]	; (8000c10 <bno055_writeData+0x184>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4618      	mov	r0, r3
 8000b62:	f006 faf1 	bl	8007148 <HAL_I2C_GetState>
 8000b66:	4603      	mov	r3, r0
 8000b68:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8000b6a:	7bfb      	ldrb	r3, [r7, #15]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d103      	bne.n	8000b78 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8000b70:	4832      	ldr	r0, [pc, #200]	; (8000c3c <bno055_writeData+0x1b0>)
 8000b72:	f00a fd91 	bl	800b698 <puts>
 8000b76:	e048      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8000b78:	7bfb      	ldrb	r3, [r7, #15]
 8000b7a:	2b20      	cmp	r3, #32
 8000b7c:	d103      	bne.n	8000b86 <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8000b7e:	482f      	ldr	r0, [pc, #188]	; (8000c3c <bno055_writeData+0x1b0>)
 8000b80:	f00a fd8a 	bl	800b698 <puts>
 8000b84:	e041      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 8000b86:	7bfb      	ldrb	r3, [r7, #15]
 8000b88:	2b24      	cmp	r3, #36	; 0x24
 8000b8a:	d103      	bne.n	8000b94 <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8000b8c:	482c      	ldr	r0, [pc, #176]	; (8000c40 <bno055_writeData+0x1b4>)
 8000b8e:	f00a fd83 	bl	800b698 <puts>
 8000b92:	e03a      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 8000b94:	7bfb      	ldrb	r3, [r7, #15]
 8000b96:	2b21      	cmp	r3, #33	; 0x21
 8000b98:	d103      	bne.n	8000ba2 <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8000b9a:	482a      	ldr	r0, [pc, #168]	; (8000c44 <bno055_writeData+0x1b8>)
 8000b9c:	f00a fd7c 	bl	800b698 <puts>
 8000ba0:	e033      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
 8000ba4:	2b22      	cmp	r3, #34	; 0x22
 8000ba6:	d103      	bne.n	8000bb0 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8000ba8:	4827      	ldr	r0, [pc, #156]	; (8000c48 <bno055_writeData+0x1bc>)
 8000baa:	f00a fd75 	bl	800b698 <puts>
 8000bae:	e02c      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	2b28      	cmp	r3, #40	; 0x28
 8000bb4:	d103      	bne.n	8000bbe <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 8000bb6:	4825      	ldr	r0, [pc, #148]	; (8000c4c <bno055_writeData+0x1c0>)
 8000bb8:	f00a fd6e 	bl	800b698 <puts>
 8000bbc:	e025      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8000bbe:	7bfb      	ldrb	r3, [r7, #15]
 8000bc0:	2b29      	cmp	r3, #41	; 0x29
 8000bc2:	d103      	bne.n	8000bcc <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 8000bc4:	4822      	ldr	r0, [pc, #136]	; (8000c50 <bno055_writeData+0x1c4>)
 8000bc6:	f00a fd67 	bl	800b698 <puts>
 8000bca:	e01e      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8000bcc:	7bfb      	ldrb	r3, [r7, #15]
 8000bce:	2b2a      	cmp	r3, #42	; 0x2a
 8000bd0:	d103      	bne.n	8000bda <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 8000bd2:	4820      	ldr	r0, [pc, #128]	; (8000c54 <bno055_writeData+0x1c8>)
 8000bd4:	f00a fd60 	bl	800b698 <puts>
 8000bd8:	e017      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	2b60      	cmp	r3, #96	; 0x60
 8000bde:	d103      	bne.n	8000be8 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8000be0:	481d      	ldr	r0, [pc, #116]	; (8000c58 <bno055_writeData+0x1cc>)
 8000be2:	f00a fd59 	bl	800b698 <puts>
 8000be6:	e010      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	2ba0      	cmp	r3, #160	; 0xa0
 8000bec:	d103      	bne.n	8000bf6 <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8000bee:	481b      	ldr	r0, [pc, #108]	; (8000c5c <bno055_writeData+0x1d0>)
 8000bf0:	f00a fd52 	bl	800b698 <puts>
 8000bf4:	e009      	b.n	8000c0a <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	2be0      	cmp	r3, #224	; 0xe0
 8000bfa:	d106      	bne.n	8000c0a <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 8000bfc:	4818      	ldr	r0, [pc, #96]	; (8000c60 <bno055_writeData+0x1d4>)
 8000bfe:	f00a fd4b 	bl	800b698 <puts>
 8000c02:	e002      	b.n	8000c0a <bno055_writeData+0x17e>
    return;
 8000c04:	bf00      	nop
 8000c06:	e000      	b.n	8000c0a <bno055_writeData+0x17e>
    return;
 8000c08:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	2003e280 	.word	0x2003e280
 8000c14:	0800dfc4 	.word	0x0800dfc4
 8000c18:	0800dfe8 	.word	0x0800dfe8
 8000c1c:	0800e010 	.word	0x0800e010
 8000c20:	0800e034 	.word	0x0800e034
 8000c24:	0800e04c 	.word	0x0800e04c
 8000c28:	0800e060 	.word	0x0800e060
 8000c2c:	0800e074 	.word	0x0800e074
 8000c30:	0800e088 	.word	0x0800e088
 8000c34:	0800e09c 	.word	0x0800e09c
 8000c38:	0800e0b0 	.word	0x0800e0b0
 8000c3c:	0800e0c8 	.word	0x0800e0c8
 8000c40:	0800e0e0 	.word	0x0800e0e0
 8000c44:	0800e0f4 	.word	0x0800e0f4
 8000c48:	0800e10c 	.word	0x0800e10c
 8000c4c:	0800e124 	.word	0x0800e124
 8000c50:	0800e13c 	.word	0x0800e13c
 8000c54:	0800e15c 	.word	0x0800e15c
 8000c58:	0800e17c 	.word	0x0800e17c
 8000c5c:	0800e194 	.word	0x0800e194
 8000c60:	0800e1ac 	.word	0x0800e1ac

08000c64 <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af02      	add	r7, sp, #8
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
 8000c70:	4613      	mov	r3, r2
 8000c72:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 8000c74:	4b0b      	ldr	r3, [pc, #44]	; (8000ca4 <bno055_readData+0x40>)
 8000c76:	6818      	ldr	r0, [r3, #0]
 8000c78:	1dfa      	adds	r2, r7, #7
 8000c7a:	2364      	movs	r3, #100	; 0x64
 8000c7c:	9300      	str	r3, [sp, #0]
 8000c7e:	2301      	movs	r3, #1
 8000c80:	2150      	movs	r1, #80	; 0x50
 8000c82:	f006 f877 	bl	8006d74 <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 8000c86:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <bno055_readData+0x40>)
 8000c88:	6818      	ldr	r0, [r3, #0]
 8000c8a:	79bb      	ldrb	r3, [r7, #6]
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	2364      	movs	r3, #100	; 0x64
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	4613      	mov	r3, r2
 8000c94:	683a      	ldr	r2, [r7, #0]
 8000c96:	2150      	movs	r1, #80	; 0x50
 8000c98:	f006 f960 	bl	8006f5c <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8000c9c:	bf00      	nop
 8000c9e:	3708      	adds	r7, #8
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	2003e280 	.word	0x2003e280

08000ca8 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8000cb0:	1d39      	adds	r1, r7, #4
 8000cb2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	4803      	ldr	r0, [pc, #12]	; (8000cc8 <__io_putchar+0x20>)
 8000cba:	f009 f8b5 	bl	8009e28 <HAL_UART_Transmit>

  return ch;
 8000cbe:	687b      	ldr	r3, [r7, #4]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3708      	adds	r7, #8
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	2003ddb0 	.word	0x2003ddb0
 8000ccc:	00000000 	.word	0x00000000

08000cd0 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM8_Init(void);
static void MX_TIM5_Init(void);
static void MX_TIM9_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	ed2d 8b04 	vpush	{d8-d9}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ce4:	f043 856f 	bne.w	80047c6 <HAL_TIM_PeriodElapsedCallback+0x3af6>
		// TIM2 task
    switch(mode){
 8000ce8:	4b65      	ldr	r3, [pc, #404]	; (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d031      	beq.n	8000d54 <HAL_TIM_PeriodElapsedCallback+0x84>
 8000cf0:	2b02      	cmp	r3, #2
 8000cf2:	f003 8567 	beq.w	80047c4 <HAL_TIM_PeriodElapsedCallback+0x3af4>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <HAL_TIM_PeriodElapsedCallback+0x2e>

        break;
    }

		}
}
 8000cfa:	f003 bd64 	b.w	80047c6 <HAL_TIM_PeriodElapsedCallback+0x3af6>
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // Green
 8000cfe:	2201      	movs	r2, #1
 8000d00:	2101      	movs	r1, #1
 8000d02:	4860      	ldr	r0, [pc, #384]	; (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000d04:	f005 ff74 	bl	8006bf0 <HAL_GPIO_WritePin>
        PWM1 = 0.5*PWM_rsl;
 8000d08:	4b5f      	ldr	r3, [pc, #380]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000d0a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d0e:	801a      	strh	r2, [r3, #0]
        PWM2 = 0.5*PWM_rsl;
 8000d10:	4b5e      	ldr	r3, [pc, #376]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d12:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d16:	801a      	strh	r2, [r3, #0]
        PWM3 = 0.5*PWM_rsl;
 8000d18:	4b5d      	ldr	r3, [pc, #372]	; (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000d1a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d1e:	801a      	strh	r2, [r3, #0]
        PWM4 = 0.5*PWM_rsl;
 8000d20:	4b5c      	ldr	r3, [pc, #368]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000d22:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000d26:	801a      	strh	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 8000d28:	4b57      	ldr	r3, [pc, #348]	; (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000d2a:	881a      	ldrh	r2, [r3, #0]
 8000d2c:	4b5a      	ldr	r3, [pc, #360]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 8000d32:	4b56      	ldr	r3, [pc, #344]	; (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000d34:	881a      	ldrh	r2, [r3, #0]
 8000d36:	4b58      	ldr	r3, [pc, #352]	; (8000e98 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 8000d3c:	4b54      	ldr	r3, [pc, #336]	; (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000d3e:	881a      	ldrh	r2, [r3, #0]
 8000d40:	4b56      	ldr	r3, [pc, #344]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 8000d46:	4b53      	ldr	r3, [pc, #332]	; (8000e94 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000d48:	881a      	ldrh	r2, [r3, #0]
 8000d4a:	4b54      	ldr	r3, [pc, #336]	; (8000e9c <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	639a      	str	r2, [r3, #56]	; 0x38
        break;
 8000d50:	f003 bd39 	b.w	80047c6 <HAL_TIM_PeriodElapsedCallback+0x3af6>
        cnt1 = TIM1->CNT;
 8000d54:	4b52      	ldr	r3, [pc, #328]	; (8000ea0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8000d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	4b52      	ldr	r3, [pc, #328]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000d5c:	801a      	strh	r2, [r3, #0]
        cnt2 = TIM3->CNT;
 8000d5e:	4b52      	ldr	r3, [pc, #328]	; (8000ea8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d62:	b29a      	uxth	r2, r3
 8000d64:	4b51      	ldr	r3, [pc, #324]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8000d66:	801a      	strh	r2, [r3, #0]
        cnt3 = TIM8->CNT;
 8000d68:	4b51      	ldr	r3, [pc, #324]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8000d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d6c:	b29a      	uxth	r2, r3
 8000d6e:	4b51      	ldr	r3, [pc, #324]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8000d70:	801a      	strh	r2, [r3, #0]
        cnt4 = TIM4->CNT;
 8000d72:	4b51      	ldr	r3, [pc, #324]	; (8000eb8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8000d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	4b50      	ldr	r3, [pc, #320]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8000d7a:	801a      	strh	r2, [r3, #0]
        if     (cnt1 - cnt1_pre > 0x10000/2) digit1--;
 8000d7c:	4b49      	ldr	r3, [pc, #292]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	4b4f      	ldr	r3, [pc, #316]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000d84:	881b      	ldrh	r3, [r3, #0]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d8c:	dd09      	ble.n	8000da2 <HAL_TIM_PeriodElapsedCallback+0xd2>
 8000d8e:	4b4d      	ldr	r3, [pc, #308]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000d90:	f993 3000 	ldrsb.w	r3, [r3]
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	3b01      	subs	r3, #1
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	b25a      	sxtb	r2, r3
 8000d9c:	4b49      	ldr	r3, [pc, #292]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000d9e:	701a      	strb	r2, [r3, #0]
 8000da0:	e011      	b.n	8000dc6 <HAL_TIM_PeriodElapsedCallback+0xf6>
        else if(cnt1_pre - cnt1 > 0x10000/2) digit1++;
 8000da2:	4b47      	ldr	r3, [pc, #284]	; (8000ec0 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000da4:	881b      	ldrh	r3, [r3, #0]
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b3e      	ldr	r3, [pc, #248]	; (8000ea4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000db2:	dd08      	ble.n	8000dc6 <HAL_TIM_PeriodElapsedCallback+0xf6>
 8000db4:	4b43      	ldr	r3, [pc, #268]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000db6:	f993 3000 	ldrsb.w	r3, [r3]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	b25a      	sxtb	r2, r3
 8000dc2:	4b40      	ldr	r3, [pc, #256]	; (8000ec4 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000dc4:	701a      	strb	r2, [r3, #0]
        if     (cnt2 - cnt2_pre > 0x10000/2) digit2--;
 8000dc6:	4b39      	ldr	r3, [pc, #228]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	4b3e      	ldr	r3, [pc, #248]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000dce:	881b      	ldrh	r3, [r3, #0]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dd6:	dd09      	ble.n	8000dec <HAL_TIM_PeriodElapsedCallback+0x11c>
 8000dd8:	4b3c      	ldr	r3, [pc, #240]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8000dda:	f993 3000 	ldrsb.w	r3, [r3]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	3b01      	subs	r3, #1
 8000de2:	b2db      	uxtb	r3, r3
 8000de4:	b25a      	sxtb	r2, r3
 8000de6:	4b39      	ldr	r3, [pc, #228]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8000de8:	701a      	strb	r2, [r3, #0]
 8000dea:	e011      	b.n	8000e10 <HAL_TIM_PeriodElapsedCallback+0x140>
        else if(cnt2_pre - cnt2 > 0x10000/2) digit2++;
 8000dec:	4b36      	ldr	r3, [pc, #216]	; (8000ec8 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b2e      	ldr	r3, [pc, #184]	; (8000eac <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000dfc:	dd08      	ble.n	8000e10 <HAL_TIM_PeriodElapsedCallback+0x140>
 8000dfe:	4b33      	ldr	r3, [pc, #204]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8000e00:	f993 3000 	ldrsb.w	r3, [r3]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	3301      	adds	r3, #1
 8000e08:	b2db      	uxtb	r3, r3
 8000e0a:	b25a      	sxtb	r2, r3
 8000e0c:	4b2f      	ldr	r3, [pc, #188]	; (8000ecc <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8000e0e:	701a      	strb	r2, [r3, #0]
        if     (cnt3 - cnt3_pre > 0x10000/2) digit3--;
 8000e10:	4b28      	ldr	r3, [pc, #160]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8000e12:	881b      	ldrh	r3, [r3, #0]
 8000e14:	461a      	mov	r2, r3
 8000e16:	4b2e      	ldr	r3, [pc, #184]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e20:	dd09      	ble.n	8000e36 <HAL_TIM_PeriodElapsedCallback+0x166>
 8000e22:	4b2c      	ldr	r3, [pc, #176]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8000e24:	f993 3000 	ldrsb.w	r3, [r3]
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	3b01      	subs	r3, #1
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	b25a      	sxtb	r2, r3
 8000e30:	4b28      	ldr	r3, [pc, #160]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8000e32:	701a      	strb	r2, [r3, #0]
 8000e34:	e011      	b.n	8000e5a <HAL_TIM_PeriodElapsedCallback+0x18a>
        else if(cnt3_pre - cnt3 > 0x10000/2) digit3++;
 8000e36:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000e38:	881b      	ldrh	r3, [r3, #0]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b1d      	ldr	r3, [pc, #116]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8000e3e:	881b      	ldrh	r3, [r3, #0]
 8000e40:	1ad3      	subs	r3, r2, r3
 8000e42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e46:	dd08      	ble.n	8000e5a <HAL_TIM_PeriodElapsedCallback+0x18a>
 8000e48:	4b22      	ldr	r3, [pc, #136]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8000e4a:	f993 3000 	ldrsb.w	r3, [r3]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	3301      	adds	r3, #1
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	b25a      	sxtb	r2, r3
 8000e56:	4b1f      	ldr	r3, [pc, #124]	; (8000ed4 <HAL_TIM_PeriodElapsedCallback+0x204>)
 8000e58:	701a      	strb	r2, [r3, #0]
        if     (cnt4 - cnt4_pre > 0x10000/2) digit4--;
 8000e5a:	4b18      	ldr	r3, [pc, #96]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8000e5c:	881b      	ldrh	r3, [r3, #0]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	4b1d      	ldr	r3, [pc, #116]	; (8000ed8 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000e6a:	dd39      	ble.n	8000ee0 <HAL_TIM_PeriodElapsedCallback+0x210>
 8000e6c:	4b1b      	ldr	r3, [pc, #108]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8000e6e:	f993 3000 	ldrsb.w	r3, [r3]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	3b01      	subs	r3, #1
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	b25a      	sxtb	r2, r3
 8000e7a:	4b18      	ldr	r3, [pc, #96]	; (8000edc <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8000e7c:	701a      	strb	r2, [r3, #0]
 8000e7e:	e041      	b.n	8000f04 <HAL_TIM_PeriodElapsedCallback+0x234>
 8000e80:	2000021a 	.word	0x2000021a
 8000e84:	40020400 	.word	0x40020400
 8000e88:	200002e8 	.word	0x200002e8
 8000e8c:	200002ea 	.word	0x200002ea
 8000e90:	200002ec 	.word	0x200002ec
 8000e94:	200002ee 	.word	0x200002ee
 8000e98:	2003e284 	.word	0x2003e284
 8000e9c:	2003e368 	.word	0x2003e368
 8000ea0:	40010000 	.word	0x40010000
 8000ea4:	2000021e 	.word	0x2000021e
 8000ea8:	40000400 	.word	0x40000400
 8000eac:	20000220 	.word	0x20000220
 8000eb0:	40010400 	.word	0x40010400
 8000eb4:	20000222 	.word	0x20000222
 8000eb8:	40000800 	.word	0x40000800
 8000ebc:	20000224 	.word	0x20000224
 8000ec0:	20000226 	.word	0x20000226
 8000ec4:	2000022e 	.word	0x2000022e
 8000ec8:	20000228 	.word	0x20000228
 8000ecc:	2000022f 	.word	0x2000022f
 8000ed0:	2000022a 	.word	0x2000022a
 8000ed4:	20000230 	.word	0x20000230
 8000ed8:	2000022c 	.word	0x2000022c
 8000edc:	20000231 	.word	0x20000231
        else if(cnt4_pre - cnt4 > 0x10000/2) digit4++;
 8000ee0:	4bdb      	ldr	r3, [pc, #876]	; (8001250 <HAL_TIM_PeriodElapsedCallback+0x580>)
 8000ee2:	881b      	ldrh	r3, [r3, #0]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	4bdb      	ldr	r3, [pc, #876]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0x584>)
 8000ee8:	881b      	ldrh	r3, [r3, #0]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ef0:	dd08      	ble.n	8000f04 <HAL_TIM_PeriodElapsedCallback+0x234>
 8000ef2:	4bd9      	ldr	r3, [pc, #868]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8000ef4:	f993 3000 	ldrsb.w	r3, [r3]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	3301      	adds	r3, #1
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	b25a      	sxtb	r2, r3
 8000f00:	4bd5      	ldr	r3, [pc, #852]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8000f02:	701a      	strb	r2, [r3, #0]
        theta1_res = (cnt1 - cnt_offset + digit1 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;// [rad]
 8000f04:	4bd5      	ldr	r3, [pc, #852]	; (800125c <HAL_TIM_PeriodElapsedCallback+0x58c>)
 8000f06:	881b      	ldrh	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4bd5      	ldr	r3, [pc, #852]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000f0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f10:	1ad2      	subs	r2, r2, r3
 8000f12:	4bd4      	ldr	r3, [pc, #848]	; (8001264 <HAL_TIM_PeriodElapsedCallback+0x594>)
 8000f14:	f993 3000 	ldrsb.w	r3, [r3]
 8000f18:	041b      	lsls	r3, r3, #16
 8000f1a:	4413      	add	r3, r2
 8000f1c:	ee07 3a90 	vmov	s15, r3
 8000f20:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000f24:	4bd0      	ldr	r3, [pc, #832]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000f26:	edd3 7a00 	vldr	s15, [r3]
 8000f2a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f2e:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000f32:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f36:	ed9f 6bc0 	vldr	d6, [pc, #768]	; 8001238 <HAL_TIM_PeriodElapsedCallback+0x568>
 8000f3a:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f3e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f42:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000f46:	ed9f 6bbe 	vldr	d6, [pc, #760]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8000f4a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f4e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f52:	4bc6      	ldr	r3, [pc, #792]	; (800126c <HAL_TIM_PeriodElapsedCallback+0x59c>)
 8000f54:	edc3 7a00 	vstr	s15, [r3]
        theta2_res = (cnt2 - cnt_offset + digit2 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8000f58:	4bc5      	ldr	r3, [pc, #788]	; (8001270 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	461a      	mov	r2, r3
 8000f5e:	4bc0      	ldr	r3, [pc, #768]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000f60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f64:	1ad2      	subs	r2, r2, r3
 8000f66:	4bc3      	ldr	r3, [pc, #780]	; (8001274 <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8000f68:	f993 3000 	ldrsb.w	r3, [r3]
 8000f6c:	041b      	lsls	r3, r3, #16
 8000f6e:	4413      	add	r3, r2
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000f78:	4bbb      	ldr	r3, [pc, #748]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000f7a:	edd3 7a00 	vldr	s15, [r3]
 8000f7e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f82:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000f86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000f8a:	ed9f 6bab 	vldr	d6, [pc, #684]	; 8001238 <HAL_TIM_PeriodElapsedCallback+0x568>
 8000f8e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f92:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f96:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000f9a:	ed9f 6ba9 	vldr	d6, [pc, #676]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8000f9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fa2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000fa6:	4bb4      	ldr	r3, [pc, #720]	; (8001278 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000fa8:	edc3 7a00 	vstr	s15, [r3]
        theta3_res = (cnt3 - cnt_offset + digit3 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8000fac:	4bb3      	ldr	r3, [pc, #716]	; (800127c <HAL_TIM_PeriodElapsedCallback+0x5ac>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4bab      	ldr	r3, [pc, #684]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000fb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fb8:	1ad2      	subs	r2, r2, r3
 8000fba:	4bb1      	ldr	r3, [pc, #708]	; (8001280 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8000fbc:	f993 3000 	ldrsb.w	r3, [r3]
 8000fc0:	041b      	lsls	r3, r3, #16
 8000fc2:	4413      	add	r3, r2
 8000fc4:	ee07 3a90 	vmov	s15, r3
 8000fc8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000fcc:	4ba6      	ldr	r3, [pc, #664]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000fd6:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000fda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000fde:	ed9f 6b96 	vldr	d6, [pc, #600]	; 8001238 <HAL_TIM_PeriodElapsedCallback+0x568>
 8000fe2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000fe6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000fea:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000fee:	ed9f 6b94 	vldr	d6, [pc, #592]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8000ff2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ff6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ffa:	4ba2      	ldr	r3, [pc, #648]	; (8001284 <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 8000ffc:	edc3 7a00 	vstr	s15, [r3]
        theta4_res = (cnt4 - cnt_offset + digit4 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8001000:	4b94      	ldr	r3, [pc, #592]	; (8001254 <HAL_TIM_PeriodElapsedCallback+0x584>)
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	461a      	mov	r2, r3
 8001006:	4b96      	ldr	r3, [pc, #600]	; (8001260 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8001008:	f9b3 3000 	ldrsh.w	r3, [r3]
 800100c:	1ad2      	subs	r2, r2, r3
 800100e:	4b92      	ldr	r3, [pc, #584]	; (8001258 <HAL_TIM_PeriodElapsedCallback+0x588>)
 8001010:	f993 3000 	ldrsb.w	r3, [r3]
 8001014:	041b      	lsls	r3, r3, #16
 8001016:	4413      	add	r3, r2
 8001018:	ee07 3a90 	vmov	s15, r3
 800101c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001020:	4b91      	ldr	r3, [pc, #580]	; (8001268 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8001022:	edd3 7a00 	vldr	s15, [r3]
 8001026:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800102a:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 800102e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001032:	ed9f 6b81 	vldr	d6, [pc, #516]	; 8001238 <HAL_TIM_PeriodElapsedCallback+0x568>
 8001036:	ee27 6b06 	vmul.f64	d6, d7, d6
 800103a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800103e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001042:	ed9f 6b7f 	vldr	d6, [pc, #508]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8001046:	ee27 7b06 	vmul.f64	d7, d7, d6
 800104a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800104e:	4b8e      	ldr	r3, [pc, #568]	; (8001288 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 8001050:	edc3 7a00 	vstr	s15, [r3]
        yaw   = Euler.x;// [degree]
 8001054:	4b8d      	ldr	r3, [pc, #564]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001056:	ed93 7b02 	vldr	d7, [r3, #8]
 800105a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800105e:	4b8c      	ldr	r3, [pc, #560]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001060:	edc3 7a00 	vstr	s15, [r3]
        roll  = Euler.y;
 8001064:	4b89      	ldr	r3, [pc, #548]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001066:	ed93 7b04 	vldr	d7, [r3, #16]
 800106a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800106e:	4b89      	ldr	r3, [pc, #548]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001070:	edc3 7a00 	vstr	s15, [r3]
        pitch = Euler.z;
 8001074:	4b85      	ldr	r3, [pc, #532]	; (800128c <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8001076:	ed93 7b06 	vldr	d7, [r3, #24]
 800107a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800107e:	4b86      	ldr	r3, [pc, #536]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001080:	edc3 7a00 	vstr	s15, [r3]
        yaw_rate   = Gyro.z;// [dps : degree/sec]
 8001084:	4b85      	ldr	r3, [pc, #532]	; (800129c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001086:	ed93 7b06 	vldr	d7, [r3, #24]
 800108a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800108e:	4b84      	ldr	r3, [pc, #528]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001090:	edc3 7a00 	vstr	s15, [r3]
        roll_rate  = Gyro.y;//Gyro.x;
 8001094:	4b81      	ldr	r3, [pc, #516]	; (800129c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8001096:	ed93 7b04 	vldr	d7, [r3, #16]
 800109a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800109e:	4b81      	ldr	r3, [pc, #516]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 80010a0:	edc3 7a00 	vstr	s15, [r3]
        pitch_rate = Gyro.x;//Gyro.y;
 80010a4:	4b7d      	ldr	r3, [pc, #500]	; (800129c <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80010a6:	ed93 7b02 	vldr	d7, [r3, #8]
 80010aa:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010ae:	4b7e      	ldr	r3, [pc, #504]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 80010b0:	edc3 7a00 	vstr	s15, [r3]
        Acc_x = -Acc.x;// Adjust these values to Vehicle coordinate system of modeling
 80010b4:	4b7d      	ldr	r3, [pc, #500]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 80010b6:	ed93 7b02 	vldr	d7, [r3, #8]
 80010ba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010be:	eef1 7a67 	vneg.f32	s15, s15
 80010c2:	4b7b      	ldr	r3, [pc, #492]	; (80012b0 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80010c4:	edc3 7a00 	vstr	s15, [r3]
        Acc_y = -Acc.y;// Direction is opposite, due to inertial force
 80010c8:	4b78      	ldr	r3, [pc, #480]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 80010ca:	ed93 7b04 	vldr	d7, [r3, #16]
 80010ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010d2:	eef1 7a67 	vneg.f32	s15, s15
 80010d6:	4b77      	ldr	r3, [pc, #476]	; (80012b4 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80010d8:	edc3 7a00 	vstr	s15, [r3]
        Acc_z = -Acc.z;// Add minus - : as of 2021/01/09
 80010dc:	4b73      	ldr	r3, [pc, #460]	; (80012ac <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 80010de:	ed93 7b06 	vldr	d7, [r3, #24]
 80010e2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80010e6:	eef1 7a67 	vneg.f32	s15, s15
 80010ea:	4b73      	ldr	r3, [pc, #460]	; (80012b8 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 80010ec:	edc3 7a00 	vstr	s15, [r3]
        yaw   = -yaw   * 2.0 * pi / 360.0;// [rad] Convert degree to rad
 80010f0:	4b67      	ldr	r3, [pc, #412]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 80010f2:	edd3 7a00 	vldr	s15, [r3]
 80010f6:	eef1 7a67 	vneg.f32	s15, s15
 80010fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80010fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001102:	ed9f 6b4f 	vldr	d6, [pc, #316]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8001106:	ee27 6b06 	vmul.f64	d6, d7, d6
 800110a:	ed9f 5b4f 	vldr	d5, [pc, #316]	; 8001248 <HAL_TIM_PeriodElapsedCallback+0x578>
 800110e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001112:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001116:	4b5e      	ldr	r3, [pc, #376]	; (8001290 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 8001118:	edc3 7a00 	vstr	s15, [r3]
        roll  = -roll  * 2.0 * pi / 360.0;
 800111c:	4b5d      	ldr	r3, [pc, #372]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	eef1 7a67 	vneg.f32	s15, s15
 8001126:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800112a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800112e:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8001132:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001136:	ed9f 5b44 	vldr	d5, [pc, #272]	; 8001248 <HAL_TIM_PeriodElapsedCallback+0x578>
 800113a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800113e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001142:	4b54      	ldr	r3, [pc, #336]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8001144:	edc3 7a00 	vstr	s15, [r3]
        pitch = -pitch * 2.0 * pi / 360.0;
 8001148:	4b53      	ldr	r3, [pc, #332]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	eef1 7a67 	vneg.f32	s15, s15
 8001152:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001156:	ee37 7b07 	vadd.f64	d7, d7, d7
 800115a:	ed9f 6b39 	vldr	d6, [pc, #228]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 800115e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001162:	ed9f 5b39 	vldr	d5, [pc, #228]	; 8001248 <HAL_TIM_PeriodElapsedCallback+0x578>
 8001166:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800116a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800116e:	4b4a      	ldr	r3, [pc, #296]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001170:	edc3 7a00 	vstr	s15, [r3]
        yaw_rate   = yaw_rate   * 2.0 * pi / 360.0;// [rad/sec] // ! Direction is not confirmed yet.
 8001174:	4b4a      	ldr	r3, [pc, #296]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001176:	edd3 7a00 	vldr	s15, [r3]
 800117a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800117e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001182:	ed9f 6b2f 	vldr	d6, [pc, #188]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 8001186:	ee27 6b06 	vmul.f64	d6, d7, d6
 800118a:	ed9f 5b2f 	vldr	d5, [pc, #188]	; 8001248 <HAL_TIM_PeriodElapsedCallback+0x578>
 800118e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001192:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001196:	4b42      	ldr	r3, [pc, #264]	; (80012a0 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8001198:	edc3 7a00 	vstr	s15, [r3]
        roll_rate  = roll_rate  * 2.0 * pi / 360.0;
 800119c:	4b41      	ldr	r3, [pc, #260]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 800119e:	edd3 7a00 	vldr	s15, [r3]
 80011a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011a6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80011aa:	ed9f 6b25 	vldr	d6, [pc, #148]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 80011ae:	ee27 6b06 	vmul.f64	d6, d7, d6
 80011b2:	ed9f 5b25 	vldr	d5, [pc, #148]	; 8001248 <HAL_TIM_PeriodElapsedCallback+0x578>
 80011b6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011ba:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011be:	4b39      	ldr	r3, [pc, #228]	; (80012a4 <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 80011c0:	edc3 7a00 	vstr	s15, [r3]
        pitch_rate = pitch_rate * 2.0 * pi / 360.0;
 80011c4:	4b38      	ldr	r3, [pc, #224]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 80011c6:	edd3 7a00 	vldr	s15, [r3]
 80011ca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011ce:	ee37 7b07 	vadd.f64	d7, d7, d7
 80011d2:	ed9f 6b1b 	vldr	d6, [pc, #108]	; 8001240 <HAL_TIM_PeriodElapsedCallback+0x570>
 80011d6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80011da:	ed9f 5b1b 	vldr	d5, [pc, #108]	; 8001248 <HAL_TIM_PeriodElapsedCallback+0x578>
 80011de:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011e2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011e6:	4b30      	ldr	r3, [pc, #192]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 80011e8:	edc3 7a00 	vstr	s15, [r3]
        Acc_y_correct = cos(roll)*cos(pitch)                                *Acc_y + sin(roll)*cos(pitch)                                *(-Acc_x) - sin(pitch)         *Acc_z;
 80011ec:	4b29      	ldr	r3, [pc, #164]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011f6:	eeb0 0b47 	vmov.f64	d0, d7
 80011fa:	f00c f891 	bl	800d320 <cos>
 80011fe:	eeb0 8b40 	vmov.f64	d8, d0
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8001204:	edd3 7a00 	vldr	s15, [r3]
 8001208:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800120c:	eeb0 0b47 	vmov.f64	d0, d7
 8001210:	f00c f886 	bl	800d320 <cos>
 8001214:	eeb0 7b40 	vmov.f64	d7, d0
 8001218:	ee28 6b07 	vmul.f64	d6, d8, d7
 800121c:	4b25      	ldr	r3, [pc, #148]	; (80012b4 <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 800121e:	edd3 7a00 	vldr	s15, [r3]
 8001222:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001226:	ee26 8b07 	vmul.f64	d8, d6, d7
 800122a:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 800122c:	edd3 7a00 	vldr	s15, [r3]
 8001230:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001234:	e042      	b.n	80012bc <HAL_TIM_PeriodElapsedCallback+0x5ec>
 8001236:	bf00      	nop
 8001238:	00000000 	.word	0x00000000
 800123c:	40500000 	.word	0x40500000
 8001240:	60000000 	.word	0x60000000
 8001244:	400921fb 	.word	0x400921fb
 8001248:	00000000 	.word	0x00000000
 800124c:	40768000 	.word	0x40768000
 8001250:	2000022c 	.word	0x2000022c
 8001254:	20000224 	.word	0x20000224
 8001258:	20000231 	.word	0x20000231
 800125c:	2000021e 	.word	0x2000021e
 8001260:	2000000a 	.word	0x2000000a
 8001264:	2000022e 	.word	0x2000022e
 8001268:	2000000c 	.word	0x2000000c
 800126c:	20000238 	.word	0x20000238
 8001270:	20000220 	.word	0x20000220
 8001274:	2000022f 	.word	0x2000022f
 8001278:	2000023c 	.word	0x2000023c
 800127c:	20000222 	.word	0x20000222
 8001280:	20000230 	.word	0x20000230
 8001284:	20000240 	.word	0x20000240
 8001288:	20000244 	.word	0x20000244
 800128c:	2003e308 	.word	0x2003e308
 8001290:	200003e4 	.word	0x200003e4
 8001294:	200003e8 	.word	0x200003e8
 8001298:	200003ec 	.word	0x200003ec
 800129c:	2003e408 	.word	0x2003e408
 80012a0:	200003f8 	.word	0x200003f8
 80012a4:	200003fc 	.word	0x200003fc
 80012a8:	20000400 	.word	0x20000400
 80012ac:	2003e3a8 	.word	0x2003e3a8
 80012b0:	20000420 	.word	0x20000420
 80012b4:	20000424 	.word	0x20000424
 80012b8:	20000428 	.word	0x20000428
 80012bc:	eeb0 0b47 	vmov.f64	d0, d7
 80012c0:	f00c f86a 	bl	800d398 <sin>
 80012c4:	eeb0 9b40 	vmov.f64	d9, d0
 80012c8:	4be9      	ldr	r3, [pc, #932]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80012ca:	edd3 7a00 	vldr	s15, [r3]
 80012ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012d2:	eeb0 0b47 	vmov.f64	d0, d7
 80012d6:	f00c f823 	bl	800d320 <cos>
 80012da:	eeb0 7b40 	vmov.f64	d7, d0
 80012de:	ee29 6b07 	vmul.f64	d6, d9, d7
 80012e2:	4be4      	ldr	r3, [pc, #912]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	eef1 7a67 	vneg.f32	s15, s15
 80012ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012f0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80012f4:	ee38 8b07 	vadd.f64	d8, d8, d7
 80012f8:	4bdd      	ldr	r3, [pc, #884]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80012fa:	edd3 7a00 	vldr	s15, [r3]
 80012fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001302:	eeb0 0b47 	vmov.f64	d0, d7
 8001306:	f00c f847 	bl	800d398 <sin>
 800130a:	eeb0 6b40 	vmov.f64	d6, d0
 800130e:	4bda      	ldr	r3, [pc, #872]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8001310:	edd3 7a00 	vldr	s15, [r3]
 8001314:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001318:	ee26 7b07 	vmul.f64	d7, d6, d7
 800131c:	ee38 7b47 	vsub.f64	d7, d8, d7
 8001320:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001324:	4bd5      	ldr	r3, [pc, #852]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8001326:	edc3 7a00 	vstr	s15, [r3]
        Acc_x_correct = -sin(roll)*Acc_y +  cos(roll)*(-Acc_x);
 800132a:	4bd5      	ldr	r3, [pc, #852]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001334:	eeb0 0b47 	vmov.f64	d0, d7
 8001338:	f00c f82e 	bl	800d398 <sin>
 800133c:	eeb0 7b40 	vmov.f64	d7, d0
 8001340:	eeb1 6b47 	vneg.f64	d6, d7
 8001344:	4bcf      	ldr	r3, [pc, #828]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8001346:	edd3 7a00 	vldr	s15, [r3]
 800134a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800134e:	ee26 8b07 	vmul.f64	d8, d6, d7
 8001352:	4bcb      	ldr	r3, [pc, #812]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800135c:	eeb0 0b47 	vmov.f64	d0, d7
 8001360:	f00b ffde 	bl	800d320 <cos>
 8001364:	eeb0 6b40 	vmov.f64	d6, d0
 8001368:	4bc2      	ldr	r3, [pc, #776]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 800136a:	edd3 7a00 	vldr	s15, [r3]
 800136e:	eef1 7a67 	vneg.f32	s15, s15
 8001372:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001376:	ee26 7b07 	vmul.f64	d7, d6, d7
 800137a:	ee38 7b07 	vadd.f64	d7, d8, d7
 800137e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001382:	4bc1      	ldr	r3, [pc, #772]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8001384:	edc3 7a00 	vstr	s15, [r3]
        Acc_x_correct = - Acc_x_correct;
 8001388:	4bbf      	ldr	r3, [pc, #764]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	eef1 7a67 	vneg.f32	s15, s15
 8001392:	4bbd      	ldr	r3, [pc, #756]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8001394:	edc3 7a00 	vstr	s15, [r3]
        Acc_z_correct = cos(roll)*sin(pitch)*Acc_y + sin(roll)*sin(pitch)*(-Acc_x) + cos(pitch)*Acc_z;
 8001398:	4bb9      	ldr	r3, [pc, #740]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 800139a:	edd3 7a00 	vldr	s15, [r3]
 800139e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013a2:	eeb0 0b47 	vmov.f64	d0, d7
 80013a6:	f00b ffbb 	bl	800d320 <cos>
 80013aa:	eeb0 8b40 	vmov.f64	d8, d0
 80013ae:	4bb0      	ldr	r3, [pc, #704]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80013b0:	edd3 7a00 	vldr	s15, [r3]
 80013b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013b8:	eeb0 0b47 	vmov.f64	d0, d7
 80013bc:	f00b ffec 	bl	800d398 <sin>
 80013c0:	eeb0 7b40 	vmov.f64	d7, d0
 80013c4:	ee28 6b07 	vmul.f64	d6, d8, d7
 80013c8:	4bae      	ldr	r3, [pc, #696]	; (8001684 <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 80013ca:	edd3 7a00 	vldr	s15, [r3]
 80013ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013d2:	ee26 8b07 	vmul.f64	d8, d6, d7
 80013d6:	4baa      	ldr	r3, [pc, #680]	; (8001680 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 80013d8:	edd3 7a00 	vldr	s15, [r3]
 80013dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013e0:	eeb0 0b47 	vmov.f64	d0, d7
 80013e4:	f00b ffd8 	bl	800d398 <sin>
 80013e8:	eeb0 9b40 	vmov.f64	d9, d0
 80013ec:	4ba0      	ldr	r3, [pc, #640]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 80013ee:	edd3 7a00 	vldr	s15, [r3]
 80013f2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80013f6:	eeb0 0b47 	vmov.f64	d0, d7
 80013fa:	f00b ffcd 	bl	800d398 <sin>
 80013fe:	eeb0 7b40 	vmov.f64	d7, d0
 8001402:	ee29 6b07 	vmul.f64	d6, d9, d7
 8001406:	4b9b      	ldr	r3, [pc, #620]	; (8001674 <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 8001408:	edd3 7a00 	vldr	s15, [r3]
 800140c:	eef1 7a67 	vneg.f32	s15, s15
 8001410:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001414:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001418:	ee38 8b07 	vadd.f64	d8, d8, d7
 800141c:	4b94      	ldr	r3, [pc, #592]	; (8001670 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 800141e:	edd3 7a00 	vldr	s15, [r3]
 8001422:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001426:	eeb0 0b47 	vmov.f64	d0, d7
 800142a:	f00b ff79 	bl	800d320 <cos>
 800142e:	eeb0 6b40 	vmov.f64	d6, d0
 8001432:	4b91      	ldr	r3, [pc, #580]	; (8001678 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8001434:	edd3 7a00 	vldr	s15, [r3]
 8001438:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800143c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001440:	ee38 7b07 	vadd.f64	d7, d8, d7
 8001444:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001448:	4b90      	ldr	r3, [pc, #576]	; (800168c <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 800144a:	edc3 7a00 	vstr	s15, [r3]
        Acc_x_LPF = 1.0 / (2.0 + G_LPF_acc * dt) * ( (2.0 - G_LPF_acc * dt) * Acc_x_LPF_pre + G_LPF_acc * dt * ( Acc_x_correct + Acc_x_correct_pre ) );// LPF
 800144e:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 8001452:	eddf 7a90 	vldr	s15, [pc, #576]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 8001456:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800145e:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001462:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001466:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800146a:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800146e:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 8001472:	eddf 7a88 	vldr	s15, [pc, #544]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 8001476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800147a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800147e:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001482:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001486:	4b84      	ldr	r3, [pc, #528]	; (8001698 <HAL_TIM_PeriodElapsedCallback+0x9c8>)
 8001488:	edd3 7a00 	vldr	s15, [r3]
 800148c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001490:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001494:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 8001498:	eddf 7a7e 	vldr	s15, [pc, #504]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 800149c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014a0:	4b79      	ldr	r3, [pc, #484]	; (8001688 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 80014a2:	edd3 4a00 	vldr	s9, [r3]
 80014a6:	4b7d      	ldr	r3, [pc, #500]	; (800169c <HAL_TIM_PeriodElapsedCallback+0x9cc>)
 80014a8:	edd3 7a00 	vldr	s15, [r3]
 80014ac:	ee74 7aa7 	vadd.f32	s15, s9, s15
 80014b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014b8:	ee35 7b07 	vadd.f64	d7, d5, d7
 80014bc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80014c0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014c4:	4b76      	ldr	r3, [pc, #472]	; (80016a0 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 80014c6:	edc3 7a00 	vstr	s15, [r3]
        Acc_y_LPF = 1.0 / (2.0 + G_LPF_acc * dt) * ( (2.0 - G_LPF_acc * dt) * Acc_y_LPF_pre + G_LPF_acc * dt * ( Acc_y_correct + Acc_y_correct_pre ) );// LPF
 80014ca:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 80014ce:	eddf 7a71 	vldr	s15, [pc, #452]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 80014d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014da:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 80014de:	ee37 7b06 	vadd.f64	d7, d7, d6
 80014e2:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80014e6:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80014ea:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 80014ee:	eddf 7a69 	vldr	s15, [pc, #420]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 80014f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014fa:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80014fe:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001502:	4b68      	ldr	r3, [pc, #416]	; (80016a4 <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8001504:	edd3 7a00 	vldr	s15, [r3]
 8001508:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800150c:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001510:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 8001514:	eddf 7a5f 	vldr	s15, [pc, #380]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 8001518:	ee27 7a27 	vmul.f32	s14, s14, s15
 800151c:	4b57      	ldr	r3, [pc, #348]	; (800167c <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 800151e:	edd3 4a00 	vldr	s9, [r3]
 8001522:	4b61      	ldr	r3, [pc, #388]	; (80016a8 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8001524:	edd3 7a00 	vldr	s15, [r3]
 8001528:	ee74 7aa7 	vadd.f32	s15, s9, s15
 800152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001538:	ee26 7b07 	vmul.f64	d7, d6, d7
 800153c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001540:	4b5a      	ldr	r3, [pc, #360]	; (80016ac <HAL_TIM_PeriodElapsedCallback+0x9dc>)
 8001542:	edc3 7a00 	vstr	s15, [r3]
        d_yawrate = 1.0 / (2.0 + G_LPF_acc * dt) * ( (2.0 - G_LPF_acc * dt) * d_yawrate_pre + 2.0 * G_LPF_acc * (yaw_rate - yaw_rate_pre) );// Pseudo Derivative : ddphi_res
 8001546:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 800154a:	eddf 7a52 	vldr	s15, [pc, #328]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 800154e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001552:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001556:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 800155a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800155e:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001562:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001566:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 800156a:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8001694 <HAL_TIM_PeriodElapsedCallback+0x9c4>
 800156e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001572:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001576:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 800157a:	ee35 5b47 	vsub.f64	d5, d5, d7
 800157e:	4b4c      	ldr	r3, [pc, #304]	; (80016b0 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 8001580:	edd3 7a00 	vldr	s15, [r3]
 8001584:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001588:	ee25 5b07 	vmul.f64	d5, d5, d7
 800158c:	4b49      	ldr	r3, [pc, #292]	; (80016b4 <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 800158e:	ed93 7a00 	vldr	s14, [r3]
 8001592:	4b49      	ldr	r3, [pc, #292]	; (80016b8 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8001594:	edd3 7a00 	vldr	s15, [r3]
 8001598:	ee77 7a67 	vsub.f32	s15, s14, s15
 800159c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015a0:	ed9f 4b2d 	vldr	d4, [pc, #180]	; 8001658 <HAL_TIM_PeriodElapsedCallback+0x988>
 80015a4:	ee27 7b04 	vmul.f64	d7, d7, d4
 80015a8:	ee35 7b07 	vadd.f64	d7, d5, d7
 80015ac:	ee26 7b07 	vmul.f64	d7, d6, d7
 80015b0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015b4:	4b41      	ldr	r3, [pc, #260]	; (80016bc <HAL_TIM_PeriodElapsedCallback+0x9ec>)
 80015b6:	edc3 7a00 	vstr	s15, [r3]
        yaw   = yaw   * 2.0 * pi / 360.0 + yaw_initial;// [rad] Convert this value to definition in modeling 
 80015ba:	4b41      	ldr	r3, [pc, #260]	; (80016c0 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015c4:	ee37 7b07 	vadd.f64	d7, d7, d7
 80015c8:	ed9f 6b25 	vldr	d6, [pc, #148]	; 8001660 <HAL_TIM_PeriodElapsedCallback+0x990>
 80015cc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80015d0:	ed9f 5b25 	vldr	d5, [pc, #148]	; 8001668 <HAL_TIM_PeriodElapsedCallback+0x998>
 80015d4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80015d8:	4b3a      	ldr	r3, [pc, #232]	; (80016c4 <HAL_TIM_PeriodElapsedCallback+0x9f4>)
 80015da:	edd3 7a00 	vldr	s15, [r3]
 80015de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015e2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80015e6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80015ea:	4b35      	ldr	r3, [pc, #212]	; (80016c0 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 80015ec:	edc3 7a00 	vstr	s15, [r3]
        yaw_rate_notch = 1.0 / ( 1.0 + 2.0*zeta1*G_notch1*dt + G_notch1*G_notch1*dt*dt ) * ( 2.0*(1.0+zeta1*G_notch1*dt)*yaw_rate_notch_pre - yaw_rate_notch_pre2 + (1.0 + G_notch1*G_notch1*dt*dt)*yaw_rate - 2.0*yaw_rate_pre + yaw_rate_pre2 );
 80015f0:	4b35      	ldr	r3, [pc, #212]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 80015f2:	edd3 7a00 	vldr	s15, [r3]
 80015f6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80015fa:	ee37 6b07 	vadd.f64	d6, d7, d7
 80015fe:	eddf 7a24 	vldr	s15, [pc, #144]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 8001602:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001606:	ee26 7b07 	vmul.f64	d7, d6, d7
 800160a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800160e:	ee37 6b06 	vadd.f64	d6, d7, d6
 8001612:	4b2d      	ldr	r3, [pc, #180]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 8001614:	ed93 7a00 	vldr	s14, [r3]
 8001618:	4b2b      	ldr	r3, [pc, #172]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 800161a:	edd3 7a00 	vldr	s15, [r3]
 800161e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001622:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 8001626:	ee67 7a87 	vmul.f32	s15, s15, s14
 800162a:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 800162e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001632:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001636:	ee36 7b07 	vadd.f64	d7, d6, d7
 800163a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800163e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001642:	4b21      	ldr	r3, [pc, #132]	; (80016c8 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001690 <HAL_TIM_PeriodElapsedCallback+0x9c0>
 800164c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001650:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001654:	e03a      	b.n	80016cc <HAL_TIM_PeriodElapsedCallback+0x9fc>
 8001656:	bf00      	nop
 8001658:	00000000 	.word	0x00000000
 800165c:	40890000 	.word	0x40890000
 8001660:	60000000 	.word	0x60000000
 8001664:	400921fb 	.word	0x400921fb
 8001668:	00000000 	.word	0x00000000
 800166c:	40768000 	.word	0x40768000
 8001670:	200003ec 	.word	0x200003ec
 8001674:	20000420 	.word	0x20000420
 8001678:	20000428 	.word	0x20000428
 800167c:	20000430 	.word	0x20000430
 8001680:	200003e8 	.word	0x200003e8
 8001684:	20000424 	.word	0x20000424
 8001688:	2000042c 	.word	0x2000042c
 800168c:	20000434 	.word	0x20000434
 8001690:	3a83126f 	.word	0x3a83126f
 8001694:	43c80000 	.word	0x43c80000
 8001698:	20000448 	.word	0x20000448
 800169c:	20000438 	.word	0x20000438
 80016a0:	20000440 	.word	0x20000440
 80016a4:	2000044c 	.word	0x2000044c
 80016a8:	2000043c 	.word	0x2000043c
 80016ac:	20000444 	.word	0x20000444
 80016b0:	2000041c 	.word	0x2000041c
 80016b4:	200003f8 	.word	0x200003f8
 80016b8:	20000404 	.word	0x20000404
 80016bc:	20000418 	.word	0x20000418
 80016c0:	200003e4 	.word	0x200003e4
 80016c4:	20000014 	.word	0x20000014
 80016c8:	20000018 	.word	0x20000018
 80016cc:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80016d0:	ee37 7b05 	vadd.f64	d7, d7, d5
 80016d4:	ee37 5b07 	vadd.f64	d5, d7, d7
 80016d8:	4b3c      	ldr	r3, [pc, #240]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0xafc>)
 80016da:	edd3 7a00 	vldr	s15, [r3]
 80016de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016e2:	ee25 5b07 	vmul.f64	d5, d5, d7
 80016e6:	4b3a      	ldr	r3, [pc, #232]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 80016e8:	edd3 7a00 	vldr	s15, [r3]
 80016ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80016f0:	ee35 5b47 	vsub.f64	d5, d5, d7
 80016f4:	4b37      	ldr	r3, [pc, #220]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80016f6:	ed93 7a00 	vldr	s14, [r3]
 80016fa:	4b36      	ldr	r3, [pc, #216]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0xb04>)
 80016fc:	edd3 7a00 	vldr	s15, [r3]
 8001700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001704:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80017d8 <HAL_TIM_PeriodElapsedCallback+0xb08>
 8001708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800170c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80017d8 <HAL_TIM_PeriodElapsedCallback+0xb08>
 8001710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001714:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001718:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800171c:	ee37 4b04 	vadd.f64	d4, d7, d4
 8001720:	4b2e      	ldr	r3, [pc, #184]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0xb0c>)
 8001722:	edd3 7a00 	vldr	s15, [r3]
 8001726:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800172a:	ee24 7b07 	vmul.f64	d7, d4, d7
 800172e:	ee35 5b07 	vadd.f64	d5, d5, d7
 8001732:	4b2b      	ldr	r3, [pc, #172]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0xb10>)
 8001734:	edd3 7a00 	vldr	s15, [r3]
 8001738:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800173c:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001740:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001744:	4b27      	ldr	r3, [pc, #156]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 8001746:	edd3 7a00 	vldr	s15, [r3]
 800174a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800174e:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001752:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001756:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800175a:	4b23      	ldr	r3, [pc, #140]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0xb18>)
 800175c:	edc3 7a00 	vstr	s15, [r3]
          Acc_x_correct_pre = Acc_x_correct;
 8001760:	4b22      	ldr	r3, [pc, #136]	; (80017ec <HAL_TIM_PeriodElapsedCallback+0xb1c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a22      	ldr	r2, [pc, #136]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0xb20>)
 8001766:	6013      	str	r3, [r2, #0]
          Acc_y_correct_pre = Acc_y_correct;
 8001768:	4b22      	ldr	r3, [pc, #136]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0xb24>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a22      	ldr	r2, [pc, #136]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0xb28>)
 800176e:	6013      	str	r3, [r2, #0]
          d_yawrate_pre     = d_yawrate;
 8001770:	4b22      	ldr	r3, [pc, #136]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0xb2c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a22      	ldr	r2, [pc, #136]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0xb30>)
 8001776:	6013      	str	r3, [r2, #0]
          yaw_rate_pre2       = yaw_rate_pre;
 8001778:	4b19      	ldr	r3, [pc, #100]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0xb10>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a19      	ldr	r2, [pc, #100]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0xb14>)
 800177e:	6013      	str	r3, [r2, #0]
          yaw_rate_pre        = yaw_rate;
 8001780:	4b16      	ldr	r3, [pc, #88]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0xb0c>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a16      	ldr	r2, [pc, #88]	; (80017e0 <HAL_TIM_PeriodElapsedCallback+0xb10>)
 8001786:	6013      	str	r3, [r2, #0]
          yaw_rate_notch_pre2 = yaw_rate_notch_pre;
 8001788:	4b10      	ldr	r3, [pc, #64]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0xafc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a10      	ldr	r2, [pc, #64]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0xb00>)
 800178e:	6013      	str	r3, [r2, #0]
          yaw_rate_notch_pre  = yaw_rate_notch;
 8001790:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <HAL_TIM_PeriodElapsedCallback+0xb18>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a0d      	ldr	r2, [pc, #52]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0xafc>)
 8001796:	6013      	str	r3, [r2, #0]
        if     ( yaw - yaw_pre > 2.0*pi/2.0 ) yaw_digit--;
 8001798:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0xb34>)
 800179a:	ed93 7a00 	vldr	s14, [r3]
 800179e:	4b1a      	ldr	r3, [pc, #104]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0xb38>)
 80017a0:	edd3 7a00 	vldr	s15, [r3]
 80017a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017a8:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800180c <HAL_TIM_PeriodElapsedCallback+0xb3c>
 80017ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b4:	dd2e      	ble.n	8001814 <HAL_TIM_PeriodElapsedCallback+0xb44>
 80017b6:	4b16      	ldr	r3, [pc, #88]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 80017b8:	edd3 7a00 	vldr	s15, [r3]
 80017bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80017c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017c4:	4b12      	ldr	r3, [pc, #72]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xb40>)
 80017c6:	edc3 7a00 	vstr	s15, [r3]
 80017ca:	e03c      	b.n	8001846 <HAL_TIM_PeriodElapsedCallback+0xb76>
 80017cc:	20000410 	.word	0x20000410
 80017d0:	20000414 	.word	0x20000414
 80017d4:	20000018 	.word	0x20000018
 80017d8:	3a83126f 	.word	0x3a83126f
 80017dc:	200003f8 	.word	0x200003f8
 80017e0:	20000404 	.word	0x20000404
 80017e4:	20000408 	.word	0x20000408
 80017e8:	2000040c 	.word	0x2000040c
 80017ec:	2000042c 	.word	0x2000042c
 80017f0:	20000438 	.word	0x20000438
 80017f4:	20000430 	.word	0x20000430
 80017f8:	2000043c 	.word	0x2000043c
 80017fc:	20000418 	.word	0x20000418
 8001800:	2000041c 	.word	0x2000041c
 8001804:	200003e4 	.word	0x200003e4
 8001808:	200003f0 	.word	0x200003f0
 800180c:	40490fdb 	.word	0x40490fdb
 8001810:	200003f4 	.word	0x200003f4
        else if( yaw_pre - yaw > 2.0*pi/2.0 ) yaw_digit++;
 8001814:	4bea      	ldr	r3, [pc, #936]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xef0>)
 8001816:	ed93 7a00 	vldr	s14, [r3]
 800181a:	4bea      	ldr	r3, [pc, #936]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001824:	ed9f 7ae8 	vldr	s14, [pc, #928]	; 8001bc8 <HAL_TIM_PeriodElapsedCallback+0xef8>
 8001828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800182c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001830:	dd09      	ble.n	8001846 <HAL_TIM_PeriodElapsedCallback+0xb76>
 8001832:	4be6      	ldr	r3, [pc, #920]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8001834:	edd3 7a00 	vldr	s15, [r3]
 8001838:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800183c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001840:	4be2      	ldr	r3, [pc, #904]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xefc>)
 8001842:	edc3 7a00 	vstr	s15, [r3]
        yaw_pre = yaw;
 8001846:	4bdf      	ldr	r3, [pc, #892]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4add      	ldr	r2, [pc, #884]	; (8001bc0 <HAL_TIM_PeriodElapsedCallback+0xef0>)
 800184c:	6013      	str	r3, [r2, #0]
        yaw = (yaw + yaw_digit * 2.0 * pi);// :* 2.0 * pi / 360.0;
 800184e:	4bdd      	ldr	r3, [pc, #884]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 8001850:	edd3 7a00 	vldr	s15, [r3]
 8001854:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001858:	4bdc      	ldr	r3, [pc, #880]	; (8001bcc <HAL_TIM_PeriodElapsedCallback+0xefc>)
 800185a:	edd3 7a00 	vldr	s15, [r3]
 800185e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001862:	ee37 7b07 	vadd.f64	d7, d7, d7
 8001866:	ed9f 5bd0 	vldr	d5, [pc, #832]	; 8001ba8 <HAL_TIM_PeriodElapsedCallback+0xed8>
 800186a:	ee27 7b05 	vmul.f64	d7, d7, d5
 800186e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001872:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001876:	4bd3      	ldr	r3, [pc, #844]	; (8001bc4 <HAL_TIM_PeriodElapsedCallback+0xef4>)
 8001878:	edc3 7a00 	vstr	s15, [r3]
        dtheta1_res  = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta1_res_pre + 2.0 * G_LPF * (theta1_res - theta1_res_pre) );
 800187c:	ed9f 7ad4 	vldr	s14, [pc, #848]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001880:	eddf 7ad4 	vldr	s15, [pc, #848]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 8001884:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001888:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800188c:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001890:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001894:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001898:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800189c:	ed9f 7acc 	vldr	s14, [pc, #816]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 80018a0:	eddf 7acc 	vldr	s15, [pc, #816]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 80018a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018ac:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 80018b0:	ee35 5b47 	vsub.f64	d5, d5, d7
 80018b4:	4bc8      	ldr	r3, [pc, #800]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xf08>)
 80018b6:	edd3 7a00 	vldr	s15, [r3]
 80018ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018be:	ee25 5b07 	vmul.f64	d5, d5, d7
 80018c2:	4bc6      	ldr	r3, [pc, #792]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0xf0c>)
 80018c4:	ed93 7a00 	vldr	s14, [r3]
 80018c8:	4bc5      	ldr	r3, [pc, #788]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0xf10>)
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80018d6:	ed9f 4bb6 	vldr	d4, [pc, #728]	; 8001bb0 <HAL_TIM_PeriodElapsedCallback+0xee0>
 80018da:	ee27 7b04 	vmul.f64	d7, d7, d4
 80018de:	ee35 7b07 	vadd.f64	d7, d5, d7
 80018e2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80018e6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80018ea:	4bbe      	ldr	r3, [pc, #760]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 80018ec:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_res  = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta2_res_pre + 2.0 * G_LPF * (theta2_res - theta2_res_pre) );
 80018f0:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 80018f4:	eddf 7ab7 	vldr	s15, [pc, #732]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 80018f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001900:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001904:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001908:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800190c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001910:	ed9f 7aaf 	vldr	s14, [pc, #700]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001914:	eddf 7aaf 	vldr	s15, [pc, #700]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 8001918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800191c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001920:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001924:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001928:	4baf      	ldr	r3, [pc, #700]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 800192a:	edd3 7a00 	vldr	s15, [r3]
 800192e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001932:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001936:	4bad      	ldr	r3, [pc, #692]	; (8001bec <HAL_TIM_PeriodElapsedCallback+0xf1c>)
 8001938:	ed93 7a00 	vldr	s14, [r3]
 800193c:	4bac      	ldr	r3, [pc, #688]	; (8001bf0 <HAL_TIM_PeriodElapsedCallback+0xf20>)
 800193e:	edd3 7a00 	vldr	s15, [r3]
 8001942:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001946:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800194a:	ed9f 4b99 	vldr	d4, [pc, #612]	; 8001bb0 <HAL_TIM_PeriodElapsedCallback+0xee0>
 800194e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001952:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001956:	ee26 7b07 	vmul.f64	d7, d6, d7
 800195a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800195e:	4ba5      	ldr	r3, [pc, #660]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xf24>)
 8001960:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_res  = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta3_res_pre + 2.0 * G_LPF * (theta3_res - theta3_res_pre) );
 8001964:	ed9f 7a9a 	vldr	s14, [pc, #616]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001968:	eddf 7a9a 	vldr	s15, [pc, #616]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 800196c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001970:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001974:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001978:	ee37 7b06 	vadd.f64	d7, d7, d6
 800197c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001980:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001984:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001988:	eddf 7a92 	vldr	s15, [pc, #584]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 800198c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001990:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001994:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001998:	ee35 5b47 	vsub.f64	d5, d5, d7
 800199c:	4b96      	ldr	r3, [pc, #600]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0xf28>)
 800199e:	edd3 7a00 	vldr	s15, [r3]
 80019a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019a6:	ee25 5b07 	vmul.f64	d5, d5, d7
 80019aa:	4b94      	ldr	r3, [pc, #592]	; (8001bfc <HAL_TIM_PeriodElapsedCallback+0xf2c>)
 80019ac:	ed93 7a00 	vldr	s14, [r3]
 80019b0:	4b93      	ldr	r3, [pc, #588]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0xf30>)
 80019b2:	edd3 7a00 	vldr	s15, [r3]
 80019b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019ba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019be:	ed9f 4b7c 	vldr	d4, [pc, #496]	; 8001bb0 <HAL_TIM_PeriodElapsedCallback+0xee0>
 80019c2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80019c6:	ee35 7b07 	vadd.f64	d7, d5, d7
 80019ca:	ee26 7b07 	vmul.f64	d7, d6, d7
 80019ce:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80019d2:	4b8c      	ldr	r3, [pc, #560]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 80019d4:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_res  = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta4_res_pre + 2.0 * G_LPF * (theta4_res - theta4_res_pre) );
 80019d8:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 80019dc:	eddf 7a7d 	vldr	s15, [pc, #500]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 80019e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80019e8:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 80019ec:	ee37 7b06 	vadd.f64	d7, d7, d6
 80019f0:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80019f4:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80019f8:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 80019fc:	eddf 7a75 	vldr	s15, [pc, #468]	; 8001bd4 <HAL_TIM_PeriodElapsedCallback+0xf04>
 8001a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a08:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001a0c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001a10:	4b7d      	ldr	r3, [pc, #500]	; (8001c08 <HAL_TIM_PeriodElapsedCallback+0xf38>)
 8001a12:	edd3 7a00 	vldr	s15, [r3]
 8001a16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a1a:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001a1e:	4b7b      	ldr	r3, [pc, #492]	; (8001c0c <HAL_TIM_PeriodElapsedCallback+0xf3c>)
 8001a20:	ed93 7a00 	vldr	s14, [r3]
 8001a24:	4b7a      	ldr	r3, [pc, #488]	; (8001c10 <HAL_TIM_PeriodElapsedCallback+0xf40>)
 8001a26:	edd3 7a00 	vldr	s15, [r3]
 8001a2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a2e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a32:	ed9f 4b5f 	vldr	d4, [pc, #380]	; 8001bb0 <HAL_TIM_PeriodElapsedCallback+0xee0>
 8001a36:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001a3a:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001a3e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001a42:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001a46:	4b73      	ldr	r3, [pc, #460]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0xf44>)
 8001a48:	edc3 7a00 	vstr	s15, [r3]
        ddtheta1_res = 1.0 / (2.0 + G_LPF_ddth * dt) * ( (2.0 - G_LPF_ddth * dt)*ddtheta1_res_pre + 2.0 * G_LPF_ddth * (dtheta1_res - dtheta1_res_pre) );
 8001a4c:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001a50:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a5c:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001a60:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001a64:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001a68:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001a6c:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001a70:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a7c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001a80:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001a84:	4b64      	ldr	r3, [pc, #400]	; (8001c18 <HAL_TIM_PeriodElapsedCallback+0xf48>)
 8001a86:	edd3 7a00 	vldr	s15, [r3]
 8001a8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001a8e:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001a92:	4b54      	ldr	r3, [pc, #336]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0xf14>)
 8001a94:	ed93 7a00 	vldr	s14, [r3]
 8001a98:	4b4f      	ldr	r3, [pc, #316]	; (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xf08>)
 8001a9a:	edd3 7a00 	vldr	s15, [r3]
 8001a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001aa6:	ed9f 4b44 	vldr	d4, [pc, #272]	; 8001bb8 <HAL_TIM_PeriodElapsedCallback+0xee8>
 8001aaa:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001aae:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001ab2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001ab6:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001aba:	4b58      	ldr	r3, [pc, #352]	; (8001c1c <HAL_TIM_PeriodElapsedCallback+0xf4c>)
 8001abc:	edc3 7a00 	vstr	s15, [r3]
        ddtheta2_res = 1.0 / (2.0 + G_LPF_ddth * dt) * ( (2.0 - G_LPF_ddth * dt)*ddtheta2_res_pre + 2.0 * G_LPF_ddth * (dtheta2_res - dtheta2_res_pre) );
 8001ac0:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001ac4:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001ac8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001acc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ad0:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001ad4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001ad8:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001adc:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001ae0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001ae4:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001ae8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001af0:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001af4:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001af8:	4b49      	ldr	r3, [pc, #292]	; (8001c20 <HAL_TIM_PeriodElapsedCallback+0xf50>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b02:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001b06:	4b3b      	ldr	r3, [pc, #236]	; (8001bf4 <HAL_TIM_PeriodElapsedCallback+0xf24>)
 8001b08:	ed93 7a00 	vldr	s14, [r3]
 8001b0c:	4b36      	ldr	r3, [pc, #216]	; (8001be8 <HAL_TIM_PeriodElapsedCallback+0xf18>)
 8001b0e:	edd3 7a00 	vldr	s15, [r3]
 8001b12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b1a:	ed9f 4b27 	vldr	d4, [pc, #156]	; 8001bb8 <HAL_TIM_PeriodElapsedCallback+0xee8>
 8001b1e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001b22:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001b26:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b2a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b2e:	4b3d      	ldr	r3, [pc, #244]	; (8001c24 <HAL_TIM_PeriodElapsedCallback+0xf54>)
 8001b30:	edc3 7a00 	vstr	s15, [r3]
        ddtheta3_res = 1.0 / (2.0 + G_LPF_ddth * dt) * ( (2.0 - G_LPF_ddth * dt)*ddtheta3_res_pre + 2.0 * G_LPF_ddth * (dtheta3_res - dtheta3_res_pre) );
 8001b34:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001b38:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b44:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001b48:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001b4c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001b50:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001b54:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001bd0 <HAL_TIM_PeriodElapsedCallback+0xf00>
 8001b58:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001b5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b60:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b64:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001b68:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001b6c:	4b2e      	ldr	r3, [pc, #184]	; (8001c28 <HAL_TIM_PeriodElapsedCallback+0xf58>)
 8001b6e:	edd3 7a00 	vldr	s15, [r3]
 8001b72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b76:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001b7a:	4b22      	ldr	r3, [pc, #136]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0xf34>)
 8001b7c:	ed93 7a00 	vldr	s14, [r3]
 8001b80:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <HAL_TIM_PeriodElapsedCallback+0xf28>)
 8001b82:	edd3 7a00 	vldr	s15, [r3]
 8001b86:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b8e:	ed9f 4b0a 	vldr	d4, [pc, #40]	; 8001bb8 <HAL_TIM_PeriodElapsedCallback+0xee8>
 8001b92:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001b96:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001b9a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001b9e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ba2:	e043      	b.n	8001c2c <HAL_TIM_PeriodElapsedCallback+0xf5c>
 8001ba4:	f3af 8000 	nop.w
 8001ba8:	60000000 	.word	0x60000000
 8001bac:	400921fb 	.word	0x400921fb
 8001bb0:	00000000 	.word	0x00000000
 8001bb4:	40590000 	.word	0x40590000
 8001bb8:	00000000 	.word	0x00000000
 8001bbc:	404e0000 	.word	0x404e0000
 8001bc0:	200003f0 	.word	0x200003f0
 8001bc4:	200003e4 	.word	0x200003e4
 8001bc8:	40490fdb 	.word	0x40490fdb
 8001bcc:	200003f4 	.word	0x200003f4
 8001bd0:	3a83126f 	.word	0x3a83126f
 8001bd4:	42480000 	.word	0x42480000
 8001bd8:	20000268 	.word	0x20000268
 8001bdc:	20000238 	.word	0x20000238
 8001be0:	20000248 	.word	0x20000248
 8001be4:	20000258 	.word	0x20000258
 8001be8:	2000026c 	.word	0x2000026c
 8001bec:	2000023c 	.word	0x2000023c
 8001bf0:	2000024c 	.word	0x2000024c
 8001bf4:	2000025c 	.word	0x2000025c
 8001bf8:	20000270 	.word	0x20000270
 8001bfc:	20000240 	.word	0x20000240
 8001c00:	20000250 	.word	0x20000250
 8001c04:	20000260 	.word	0x20000260
 8001c08:	20000274 	.word	0x20000274
 8001c0c:	20000244 	.word	0x20000244
 8001c10:	20000254 	.word	0x20000254
 8001c14:	20000264 	.word	0x20000264
 8001c18:	20000288 	.word	0x20000288
 8001c1c:	20000278 	.word	0x20000278
 8001c20:	2000028c 	.word	0x2000028c
 8001c24:	2000027c 	.word	0x2000027c
 8001c28:	20000290 	.word	0x20000290
 8001c2c:	4bb8      	ldr	r3, [pc, #736]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x1240>)
 8001c2e:	edc3 7a00 	vstr	s15, [r3]
        ddtheta4_res = 1.0 / (2.0 + G_LPF_ddth * dt) * ( (2.0 - G_LPF_ddth * dt)*ddtheta4_res_pre + 2.0 * G_LPF_ddth * (dtheta4_res - dtheta4_res_pre) );
 8001c32:	ed9f 7ab8 	vldr	s14, [pc, #736]	; 8001f14 <HAL_TIM_PeriodElapsedCallback+0x1244>
 8001c36:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c3e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c42:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8001c46:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001c4a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001c4e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001c52:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8001f14 <HAL_TIM_PeriodElapsedCallback+0x1244>
 8001c56:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 8001c5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c62:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8001c66:	ee35 5b47 	vsub.f64	d5, d5, d7
 8001c6a:	4bab      	ldr	r3, [pc, #684]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x1248>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c74:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001c78:	4ba8      	ldr	r3, [pc, #672]	; (8001f1c <HAL_TIM_PeriodElapsedCallback+0x124c>)
 8001c7a:	ed93 7a00 	vldr	s14, [r3]
 8001c7e:	4ba8      	ldr	r3, [pc, #672]	; (8001f20 <HAL_TIM_PeriodElapsedCallback+0x1250>)
 8001c80:	edd3 7a00 	vldr	s15, [r3]
 8001c84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c88:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c8c:	ed9f 4b9c 	vldr	d4, [pc, #624]	; 8001f00 <HAL_TIM_PeriodElapsedCallback+0x1230>
 8001c90:	ee27 7b04 	vmul.f64	d7, d7, d4
 8001c94:	ee35 7b07 	vadd.f64	d7, d5, d7
 8001c98:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001c9c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ca0:	4ba0      	ldr	r3, [pc, #640]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0x1254>)
 8001ca2:	edc3 7a00 	vstr	s15, [r3]
          ddtheta1_res_pre = ddtheta1_res;
 8001ca6:	4ba0      	ldr	r3, [pc, #640]	; (8001f28 <HAL_TIM_PeriodElapsedCallback+0x1258>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4aa0      	ldr	r2, [pc, #640]	; (8001f2c <HAL_TIM_PeriodElapsedCallback+0x125c>)
 8001cac:	6013      	str	r3, [r2, #0]
          ddtheta2_res_pre = ddtheta2_res;
 8001cae:	4ba0      	ldr	r3, [pc, #640]	; (8001f30 <HAL_TIM_PeriodElapsedCallback+0x1260>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4aa0      	ldr	r2, [pc, #640]	; (8001f34 <HAL_TIM_PeriodElapsedCallback+0x1264>)
 8001cb4:	6013      	str	r3, [r2, #0]
          ddtheta3_res_pre = ddtheta3_res;
 8001cb6:	4b96      	ldr	r3, [pc, #600]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x1240>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a9f      	ldr	r2, [pc, #636]	; (8001f38 <HAL_TIM_PeriodElapsedCallback+0x1268>)
 8001cbc:	6013      	str	r3, [r2, #0]
          ddtheta4_res_pre = ddtheta4_res;
 8001cbe:	4b99      	ldr	r3, [pc, #612]	; (8001f24 <HAL_TIM_PeriodElapsedCallback+0x1254>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a95      	ldr	r2, [pc, #596]	; (8001f18 <HAL_TIM_PeriodElapsedCallback+0x1248>)
 8001cc4:	6013      	str	r3, [r2, #0]
        delta_dv = ( L + W )*( L + W ) / Jz * ( - fd_hat1 - fd_hat2 + fd_hat3 + fd_hat4 );
 8001cc6:	4b9d      	ldr	r3, [pc, #628]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0x126c>)
 8001cc8:	edd3 7a00 	vldr	s15, [r3]
 8001ccc:	eeb1 7a67 	vneg.f32	s14, s15
 8001cd0:	4b9b      	ldr	r3, [pc, #620]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0x1270>)
 8001cd2:	edd3 7a00 	vldr	s15, [r3]
 8001cd6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001cda:	4b9a      	ldr	r3, [pc, #616]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x1274>)
 8001cdc:	edd3 7a00 	vldr	s15, [r3]
 8001ce0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ce4:	4b98      	ldr	r3, [pc, #608]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x1278>)
 8001ce6:	edd3 7a00 	vldr	s15, [r3]
 8001cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cee:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8001f4c <HAL_TIM_PeriodElapsedCallback+0x127c>
 8001cf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cf6:	4b96      	ldr	r3, [pc, #600]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0x1280>)
 8001cf8:	edc3 7a00 	vstr	s15, [r3]
        dv_1 = sqrt(2.0) * Mass * ( fd_hat1 + fd_hat3 ) - delta_dv;
 8001cfc:	4b8f      	ldr	r3, [pc, #572]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0x126c>)
 8001cfe:	ed93 7a00 	vldr	s14, [r3]
 8001d02:	4b90      	ldr	r3, [pc, #576]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x1274>)
 8001d04:	edd3 7a00 	vldr	s15, [r3]
 8001d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d10:	ed9f 6b7d 	vldr	d6, [pc, #500]	; 8001f08 <HAL_TIM_PeriodElapsedCallback+0x1238>
 8001d14:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001d18:	4b8d      	ldr	r3, [pc, #564]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0x1280>)
 8001d1a:	edd3 7a00 	vldr	s15, [r3]
 8001d1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d22:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001d26:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d2a:	4b8a      	ldr	r3, [pc, #552]	; (8001f54 <HAL_TIM_PeriodElapsedCallback+0x1284>)
 8001d2c:	edc3 7a00 	vstr	s15, [r3]
        dv_2 = sqrt(2.0) * Mass * ( fd_hat2 + fd_hat4 ) - delta_dv;
 8001d30:	4b83      	ldr	r3, [pc, #524]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0x1270>)
 8001d32:	ed93 7a00 	vldr	s14, [r3]
 8001d36:	4b84      	ldr	r3, [pc, #528]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x1278>)
 8001d38:	edd3 7a00 	vldr	s15, [r3]
 8001d3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d40:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d44:	ed9f 6b70 	vldr	d6, [pc, #448]	; 8001f08 <HAL_TIM_PeriodElapsedCallback+0x1238>
 8001d48:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001d4c:	4b80      	ldr	r3, [pc, #512]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0x1280>)
 8001d4e:	edd3 7a00 	vldr	s15, [r3]
 8001d52:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d56:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001d5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d5e:	4b7e      	ldr	r3, [pc, #504]	; (8001f58 <HAL_TIM_PeriodElapsedCallback+0x1288>)
 8001d60:	edc3 7a00 	vstr	s15, [r3]
        dv_3 = sqrt(2.0) * Mass * ( fd_hat1 + fd_hat3 ) + delta_dv;
 8001d64:	4b75      	ldr	r3, [pc, #468]	; (8001f3c <HAL_TIM_PeriodElapsedCallback+0x126c>)
 8001d66:	ed93 7a00 	vldr	s14, [r3]
 8001d6a:	4b76      	ldr	r3, [pc, #472]	; (8001f44 <HAL_TIM_PeriodElapsedCallback+0x1274>)
 8001d6c:	edd3 7a00 	vldr	s15, [r3]
 8001d70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d78:	ed9f 6b63 	vldr	d6, [pc, #396]	; 8001f08 <HAL_TIM_PeriodElapsedCallback+0x1238>
 8001d7c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001d80:	4b73      	ldr	r3, [pc, #460]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0x1280>)
 8001d82:	edd3 7a00 	vldr	s15, [r3]
 8001d86:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d8a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001d8e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001d92:	4b72      	ldr	r3, [pc, #456]	; (8001f5c <HAL_TIM_PeriodElapsedCallback+0x128c>)
 8001d94:	edc3 7a00 	vstr	s15, [r3]
        dv_4 = sqrt(2.0) * Mass * ( fd_hat2 + fd_hat4 ) + delta_dv;
 8001d98:	4b69      	ldr	r3, [pc, #420]	; (8001f40 <HAL_TIM_PeriodElapsedCallback+0x1270>)
 8001d9a:	ed93 7a00 	vldr	s14, [r3]
 8001d9e:	4b6a      	ldr	r3, [pc, #424]	; (8001f48 <HAL_TIM_PeriodElapsedCallback+0x1278>)
 8001da0:	edd3 7a00 	vldr	s15, [r3]
 8001da4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001da8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dac:	ed9f 6b56 	vldr	d6, [pc, #344]	; 8001f08 <HAL_TIM_PeriodElapsedCallback+0x1238>
 8001db0:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001db4:	4b66      	ldr	r3, [pc, #408]	; (8001f50 <HAL_TIM_PeriodElapsedCallback+0x1280>)
 8001db6:	edd3 7a00 	vldr	s15, [r3]
 8001dba:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dbe:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001dc2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001dc6:	4b66      	ldr	r3, [pc, #408]	; (8001f60 <HAL_TIM_PeriodElapsedCallback+0x1290>)
 8001dc8:	edc3 7a00 	vstr	s15, [r3]
        dv_1_acc =   Acc_x_LPF + Acc_y_LPF - ( L + W ) * d_yawrate;
 8001dcc:	4b65      	ldr	r3, [pc, #404]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x1294>)
 8001dce:	ed93 7a00 	vldr	s14, [r3]
 8001dd2:	4b65      	ldr	r3, [pc, #404]	; (8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 8001dd4:	edd3 7a00 	vldr	s15, [r3]
 8001dd8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ddc:	4b63      	ldr	r3, [pc, #396]	; (8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>)
 8001dde:	edd3 7a00 	vldr	s15, [r3]
 8001de2:	eddf 6a63 	vldr	s13, [pc, #396]	; 8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>
 8001de6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001dea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dee:	4b61      	ldr	r3, [pc, #388]	; (8001f74 <HAL_TIM_PeriodElapsedCallback+0x12a4>)
 8001df0:	edc3 7a00 	vstr	s15, [r3]
        dv_2_acc = - Acc_x_LPF + Acc_y_LPF - ( L + W ) * d_yawrate;
 8001df4:	4b5c      	ldr	r3, [pc, #368]	; (8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 8001df6:	ed93 7a00 	vldr	s14, [r3]
 8001dfa:	4b5a      	ldr	r3, [pc, #360]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x1294>)
 8001dfc:	edd3 7a00 	vldr	s15, [r3]
 8001e00:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e04:	4b59      	ldr	r3, [pc, #356]	; (8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>)
 8001e06:	edd3 7a00 	vldr	s15, [r3]
 8001e0a:	eddf 6a59 	vldr	s13, [pc, #356]	; 8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>
 8001e0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e16:	4b58      	ldr	r3, [pc, #352]	; (8001f78 <HAL_TIM_PeriodElapsedCallback+0x12a8>)
 8001e18:	edc3 7a00 	vstr	s15, [r3]
        dv_3_acc =   Acc_x_LPF + Acc_y_LPF + ( L + W ) * d_yawrate;
 8001e1c:	4b51      	ldr	r3, [pc, #324]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x1294>)
 8001e1e:	ed93 7a00 	vldr	s14, [r3]
 8001e22:	4b51      	ldr	r3, [pc, #324]	; (8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 8001e24:	edd3 7a00 	vldr	s15, [r3]
 8001e28:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e2c:	4b4f      	ldr	r3, [pc, #316]	; (8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>)
 8001e2e:	edd3 7a00 	vldr	s15, [r3]
 8001e32:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>
 8001e36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3e:	4b4f      	ldr	r3, [pc, #316]	; (8001f7c <HAL_TIM_PeriodElapsedCallback+0x12ac>)
 8001e40:	edc3 7a00 	vstr	s15, [r3]
        dv_4_acc = - Acc_x_LPF + Acc_y_LPF + ( L + W ) * d_yawrate;
 8001e44:	4b48      	ldr	r3, [pc, #288]	; (8001f68 <HAL_TIM_PeriodElapsedCallback+0x1298>)
 8001e46:	ed93 7a00 	vldr	s14, [r3]
 8001e4a:	4b46      	ldr	r3, [pc, #280]	; (8001f64 <HAL_TIM_PeriodElapsedCallback+0x1294>)
 8001e4c:	edd3 7a00 	vldr	s15, [r3]
 8001e50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e54:	4b45      	ldr	r3, [pc, #276]	; (8001f6c <HAL_TIM_PeriodElapsedCallback+0x129c>)
 8001e56:	edd3 7a00 	vldr	s15, [r3]
 8001e5a:	eddf 6a45 	vldr	s13, [pc, #276]	; 8001f70 <HAL_TIM_PeriodElapsedCallback+0x12a0>
 8001e5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001e62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e66:	4b46      	ldr	r3, [pc, #280]	; (8001f80 <HAL_TIM_PeriodElapsedCallback+0x12b0>)
 8001e68:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta1_res > epsilon || dtheta1_res < - epsilon ){
 8001e6c:	4b45      	ldr	r3, [pc, #276]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x12b4>)
 8001e6e:	edd3 7a00 	vldr	s15, [r3]
 8001e72:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001f14 <HAL_TIM_PeriodElapsedCallback+0x1244>
 8001e76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e7e:	dc0a      	bgt.n	8001e96 <HAL_TIM_PeriodElapsedCallback+0x11c6>
 8001e80:	4b40      	ldr	r3, [pc, #256]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x12b4>)
 8001e82:	edd3 7a00 	vldr	s15, [r3]
 8001e86:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8001f88 <HAL_TIM_PeriodElapsedCallback+0x12b8>
 8001e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e92:	f140 80c3 	bpl.w	800201c <HAL_TIM_PeriodElapsedCallback+0x134c>
          if( dv_1 >= 0.0 ){// Acceleration
 8001e96:	4b2f      	ldr	r3, [pc, #188]	; (8001f54 <HAL_TIM_PeriodElapsedCallback+0x1284>)
 8001e98:	edd3 7a00 	vldr	s15, [r3]
 8001e9c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea4:	db78      	blt.n	8001f98 <HAL_TIM_PeriodElapsedCallback+0x12c8>
            d_lambda_1_hat = ddtheta1_res / dtheta1_res * ( 1.0 - lambda_1_hat ) - dv_1 / ( Rw * dtheta1_res );
 8001ea6:	4b20      	ldr	r3, [pc, #128]	; (8001f28 <HAL_TIM_PeriodElapsedCallback+0x1258>)
 8001ea8:	edd3 6a00 	vldr	s13, [r3]
 8001eac:	4b35      	ldr	r3, [pc, #212]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x12b4>)
 8001eae:	ed93 7a00 	vldr	s14, [r3]
 8001eb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001eba:	4b34      	ldr	r3, [pc, #208]	; (8001f8c <HAL_TIM_PeriodElapsedCallback+0x12bc>)
 8001ebc:	edd3 7a00 	vldr	s15, [r3]
 8001ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ec4:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001ec8:	ee35 7b47 	vsub.f64	d7, d5, d7
 8001ecc:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001ed0:	4b20      	ldr	r3, [pc, #128]	; (8001f54 <HAL_TIM_PeriodElapsedCallback+0x1284>)
 8001ed2:	edd3 5a00 	vldr	s11, [r3]
 8001ed6:	4b2b      	ldr	r3, [pc, #172]	; (8001f84 <HAL_TIM_PeriodElapsedCallback+0x12b4>)
 8001ed8:	edd3 7a00 	vldr	s15, [r3]
 8001edc:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001f90 <HAL_TIM_PeriodElapsedCallback+0x12c0>
 8001ee0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ee4:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8001ee8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001eec:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001ef0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ef4:	4b27      	ldr	r3, [pc, #156]	; (8001f94 <HAL_TIM_PeriodElapsedCallback+0x12c4>)
 8001ef6:	edc3 7a00 	vstr	s15, [r3]
 8001efa:	e08f      	b.n	800201c <HAL_TIM_PeriodElapsedCallback+0x134c>
 8001efc:	f3af 8000 	nop.w
 8001f00:	00000000 	.word	0x00000000
 8001f04:	404e0000 	.word	0x404e0000
 8001f08:	e3f01e9a 	.word	0xe3f01e9a
 8001f0c:	401f56c6 	.word	0x401f56c6
 8001f10:	20000280 	.word	0x20000280
 8001f14:	3a83126f 	.word	0x3a83126f
 8001f18:	20000294 	.word	0x20000294
 8001f1c:	20000264 	.word	0x20000264
 8001f20:	20000274 	.word	0x20000274
 8001f24:	20000284 	.word	0x20000284
 8001f28:	20000278 	.word	0x20000278
 8001f2c:	20000288 	.word	0x20000288
 8001f30:	2000027c 	.word	0x2000027c
 8001f34:	2000028c 	.word	0x2000028c
 8001f38:	20000290 	.word	0x20000290
 8001f3c:	200003b8 	.word	0x200003b8
 8001f40:	200003bc 	.word	0x200003bc
 8001f44:	200003c0 	.word	0x200003c0
 8001f48:	200003c4 	.word	0x200003c4
 8001f4c:	3f81702e 	.word	0x3f81702e
 8001f50:	20000480 	.word	0x20000480
 8001f54:	20000470 	.word	0x20000470
 8001f58:	20000474 	.word	0x20000474
 8001f5c:	20000478 	.word	0x20000478
 8001f60:	2000047c 	.word	0x2000047c
 8001f64:	20000440 	.word	0x20000440
 8001f68:	20000444 	.word	0x20000444
 8001f6c:	20000418 	.word	0x20000418
 8001f70:	3e99999a 	.word	0x3e99999a
 8001f74:	200004a4 	.word	0x200004a4
 8001f78:	200004a8 	.word	0x200004a8
 8001f7c:	200004ac 	.word	0x200004ac
 8001f80:	200004b0 	.word	0x200004b0
 8001f84:	20000258 	.word	0x20000258
 8001f88:	ba83126f 	.word	0xba83126f
 8001f8c:	20000450 	.word	0x20000450
 8001f90:	3d4ccccd 	.word	0x3d4ccccd
 8001f94:	20000460 	.word	0x20000460
            d_lambda_1_hat = ddtheta1_res / dtheta1_res * ( 1.0 + lambda_1_hat ) - ( 1.0 + lambda_1_hat )*( 1.0 + lambda_1_hat ) * dv_1 / ( Rw * dtheta1_res );
 8001f98:	4bb4      	ldr	r3, [pc, #720]	; (800226c <HAL_TIM_PeriodElapsedCallback+0x159c>)
 8001f9a:	edd3 6a00 	vldr	s13, [r3]
 8001f9e:	4bb4      	ldr	r3, [pc, #720]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x15a0>)
 8001fa0:	ed93 7a00 	vldr	s14, [r3]
 8001fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fa8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001fac:	4bb1      	ldr	r3, [pc, #708]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x15a4>)
 8001fae:	edd3 7a00 	vldr	s15, [r3]
 8001fb2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001fb6:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001fba:	ee37 7b05 	vadd.f64	d7, d7, d5
 8001fbe:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001fc2:	4bac      	ldr	r3, [pc, #688]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x15a4>)
 8001fc4:	edd3 7a00 	vldr	s15, [r3]
 8001fc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001fcc:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001fd0:	ee37 5b05 	vadd.f64	d5, d7, d5
 8001fd4:	4ba7      	ldr	r3, [pc, #668]	; (8002274 <HAL_TIM_PeriodElapsedCallback+0x15a4>)
 8001fd6:	edd3 7a00 	vldr	s15, [r3]
 8001fda:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001fde:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8001fe2:	ee37 7b04 	vadd.f64	d7, d7, d4
 8001fe6:	ee25 5b07 	vmul.f64	d5, d5, d7
 8001fea:	4ba3      	ldr	r3, [pc, #652]	; (8002278 <HAL_TIM_PeriodElapsedCallback+0x15a8>)
 8001fec:	edd3 7a00 	vldr	s15, [r3]
 8001ff0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ff4:	ee25 4b07 	vmul.f64	d4, d5, d7
 8001ff8:	4b9d      	ldr	r3, [pc, #628]	; (8002270 <HAL_TIM_PeriodElapsedCallback+0x15a0>)
 8001ffa:	edd3 7a00 	vldr	s15, [r3]
 8001ffe:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 800227c <HAL_TIM_PeriodElapsedCallback+0x15ac>
 8002002:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002006:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800200a:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800200e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002012:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002016:	4b9a      	ldr	r3, [pc, #616]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x15b0>)
 8002018:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta2_res > epsilon || dtheta2_res < - epsilon ){
 800201c:	4b99      	ldr	r3, [pc, #612]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 800201e:	edd3 7a00 	vldr	s15, [r3]
 8002022:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8002288 <HAL_TIM_PeriodElapsedCallback+0x15b8>
 8002026:	eef4 7ac7 	vcmpe.f32	s15, s14
 800202a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800202e:	dc09      	bgt.n	8002044 <HAL_TIM_PeriodElapsedCallback+0x1374>
 8002030:	4b94      	ldr	r3, [pc, #592]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 8002032:	edd3 7a00 	vldr	s15, [r3]
 8002036:	ed9f 7a95 	vldr	s14, [pc, #596]	; 800228c <HAL_TIM_PeriodElapsedCallback+0x15bc>
 800203a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800203e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002042:	d575      	bpl.n	8002130 <HAL_TIM_PeriodElapsedCallback+0x1460>
          if( dv_2 >= 0.0 ){// Acceleration
 8002044:	4b92      	ldr	r3, [pc, #584]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 8002046:	edd3 7a00 	vldr	s15, [r3]
 800204a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800204e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002052:	db2a      	blt.n	80020aa <HAL_TIM_PeriodElapsedCallback+0x13da>
            d_lambda_2_hat = ddtheta2_res / dtheta2_res * ( 1.0 - lambda_2_hat ) - dv_2 / ( Rw * dtheta2_res );
 8002054:	4b8f      	ldr	r3, [pc, #572]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 8002056:	edd3 6a00 	vldr	s13, [r3]
 800205a:	4b8a      	ldr	r3, [pc, #552]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 800205c:	ed93 7a00 	vldr	s14, [r3]
 8002060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002064:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002068:	4b8b      	ldr	r3, [pc, #556]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 800206a:	edd3 7a00 	vldr	s15, [r3]
 800206e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002072:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8002076:	ee35 7b47 	vsub.f64	d7, d5, d7
 800207a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800207e:	4b84      	ldr	r3, [pc, #528]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 8002080:	edd3 5a00 	vldr	s11, [r3]
 8002084:	4b7f      	ldr	r3, [pc, #508]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 8002086:	edd3 7a00 	vldr	s15, [r3]
 800208a:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 800227c <HAL_TIM_PeriodElapsedCallback+0x15ac>
 800208e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002092:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8002096:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800209a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800209e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80020a2:	4b7e      	ldr	r3, [pc, #504]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 80020a4:	edc3 7a00 	vstr	s15, [r3]
          if( dv_2 >= 0.0 ){// Acceleration
 80020a8:	e055      	b.n	8002156 <HAL_TIM_PeriodElapsedCallback+0x1486>
            d_lambda_2_hat = ddtheta2_res / dtheta2_res * ( 1.0 + lambda_2_hat ) - ( 1.0 + lambda_2_hat )*( 1.0 + lambda_2_hat ) * dv_2 / ( Rw * dtheta2_res );
 80020aa:	4b7a      	ldr	r3, [pc, #488]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 80020ac:	edd3 6a00 	vldr	s13, [r3]
 80020b0:	4b74      	ldr	r3, [pc, #464]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 80020b2:	ed93 7a00 	vldr	s14, [r3]
 80020b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ba:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80020be:	4b76      	ldr	r3, [pc, #472]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 80020c0:	edd3 7a00 	vldr	s15, [r3]
 80020c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020c8:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80020cc:	ee37 7b05 	vadd.f64	d7, d7, d5
 80020d0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80020d4:	4b70      	ldr	r3, [pc, #448]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 80020d6:	edd3 7a00 	vldr	s15, [r3]
 80020da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020de:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80020e2:	ee37 5b05 	vadd.f64	d5, d7, d5
 80020e6:	4b6c      	ldr	r3, [pc, #432]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x15c8>)
 80020e8:	edd3 7a00 	vldr	s15, [r3]
 80020ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80020f0:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80020f4:	ee37 7b04 	vadd.f64	d7, d7, d4
 80020f8:	ee25 5b07 	vmul.f64	d5, d5, d7
 80020fc:	4b64      	ldr	r3, [pc, #400]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 80020fe:	edd3 7a00 	vldr	s15, [r3]
 8002102:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002106:	ee25 4b07 	vmul.f64	d4, d5, d7
 800210a:	4b5e      	ldr	r3, [pc, #376]	; (8002284 <HAL_TIM_PeriodElapsedCallback+0x15b4>)
 800210c:	edd3 7a00 	vldr	s15, [r3]
 8002110:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 800227c <HAL_TIM_PeriodElapsedCallback+0x15ac>
 8002114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002118:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800211c:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8002120:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002124:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002128:	4b5c      	ldr	r3, [pc, #368]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 800212a:	edc3 7a00 	vstr	s15, [r3]
          if( dv_2 >= 0.0 ){// Acceleration
 800212e:	e012      	b.n	8002156 <HAL_TIM_PeriodElapsedCallback+0x1486>
            d_lambda_2_hat = ( Rw * ddtheta2_res - dv_2 ) / epsilon;
 8002130:	4b58      	ldr	r3, [pc, #352]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x15c4>)
 8002132:	edd3 7a00 	vldr	s15, [r3]
 8002136:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800227c <HAL_TIM_PeriodElapsedCallback+0x15ac>
 800213a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800213e:	4b54      	ldr	r3, [pc, #336]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x15c0>)
 8002140:	edd3 7a00 	vldr	s15, [r3]
 8002144:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002148:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8002288 <HAL_TIM_PeriodElapsedCallback+0x15b8>
 800214c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002150:	4b52      	ldr	r3, [pc, #328]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x15cc>)
 8002152:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta3_res > epsilon || dtheta3_res < - epsilon ){
 8002156:	4b52      	ldr	r3, [pc, #328]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 8002158:	edd3 7a00 	vldr	s15, [r3]
 800215c:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002288 <HAL_TIM_PeriodElapsedCallback+0x15b8>
 8002160:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002168:	dc0a      	bgt.n	8002180 <HAL_TIM_PeriodElapsedCallback+0x14b0>
 800216a:	4b4d      	ldr	r3, [pc, #308]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 800216c:	edd3 7a00 	vldr	s15, [r3]
 8002170:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800228c <HAL_TIM_PeriodElapsedCallback+0x15bc>
 8002174:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217c:	f140 809a 	bpl.w	80022b4 <HAL_TIM_PeriodElapsedCallback+0x15e4>
          if( dv_3 >= 0.0 ){// Acceleration
 8002180:	4b48      	ldr	r3, [pc, #288]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 8002182:	edd3 7a00 	vldr	s15, [r3]
 8002186:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800218a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800218e:	db2a      	blt.n	80021e6 <HAL_TIM_PeriodElapsedCallback+0x1516>
            d_lambda_3_hat = ddtheta3_res / dtheta3_res * ( 1.0 - lambda_3_hat ) - dv_3 / ( Rw * dtheta3_res );
 8002190:	4b45      	ldr	r3, [pc, #276]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x15d8>)
 8002192:	edd3 6a00 	vldr	s13, [r3]
 8002196:	4b42      	ldr	r3, [pc, #264]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 8002198:	ed93 7a00 	vldr	s14, [r3]
 800219c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021a0:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80021a4:	4b41      	ldr	r3, [pc, #260]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 80021a6:	edd3 7a00 	vldr	s15, [r3]
 80021aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021ae:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80021b2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80021b6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80021ba:	4b3a      	ldr	r3, [pc, #232]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 80021bc:	edd3 5a00 	vldr	s11, [r3]
 80021c0:	4b37      	ldr	r3, [pc, #220]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 80021c2:	edd3 7a00 	vldr	s15, [r3]
 80021c6:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800227c <HAL_TIM_PeriodElapsedCallback+0x15ac>
 80021ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80021ce:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80021d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021d6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80021da:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80021de:	4b34      	ldr	r3, [pc, #208]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 80021e0:	edc3 7a00 	vstr	s15, [r3]
          if( dv_3 >= 0.0 ){// Acceleration
 80021e4:	e079      	b.n	80022da <HAL_TIM_PeriodElapsedCallback+0x160a>
            d_lambda_3_hat = ddtheta3_res / dtheta3_res * ( 1.0 + lambda_3_hat ) - ( 1.0 + lambda_3_hat )*( 1.0 + lambda_3_hat ) * dv_3 / ( Rw * dtheta3_res );
 80021e6:	4b30      	ldr	r3, [pc, #192]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x15d8>)
 80021e8:	edd3 6a00 	vldr	s13, [r3]
 80021ec:	4b2c      	ldr	r3, [pc, #176]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 80021ee:	ed93 7a00 	vldr	s14, [r3]
 80021f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021f6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80021fa:	4b2c      	ldr	r3, [pc, #176]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002204:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8002208:	ee37 7b05 	vadd.f64	d7, d7, d5
 800220c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002210:	4b26      	ldr	r3, [pc, #152]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 8002212:	edd3 7a00 	vldr	s15, [r3]
 8002216:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800221a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800221e:	ee37 5b05 	vadd.f64	d5, d7, d5
 8002222:	4b22      	ldr	r3, [pc, #136]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x15dc>)
 8002224:	edd3 7a00 	vldr	s15, [r3]
 8002228:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800222c:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 8002230:	ee37 7b04 	vadd.f64	d7, d7, d4
 8002234:	ee25 5b07 	vmul.f64	d5, d5, d7
 8002238:	4b1a      	ldr	r3, [pc, #104]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x15d4>)
 800223a:	edd3 7a00 	vldr	s15, [r3]
 800223e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002242:	ee25 4b07 	vmul.f64	d4, d5, d7
 8002246:	4b16      	ldr	r3, [pc, #88]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x15d0>)
 8002248:	edd3 7a00 	vldr	s15, [r3]
 800224c:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800227c <HAL_TIM_PeriodElapsedCallback+0x15ac>
 8002250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002254:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002258:	ee84 7b05 	vdiv.f64	d7, d4, d5
 800225c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002260:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002264:	4b12      	ldr	r3, [pc, #72]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x15e0>)
 8002266:	edc3 7a00 	vstr	s15, [r3]
          if( dv_3 >= 0.0 ){// Acceleration
 800226a:	e036      	b.n	80022da <HAL_TIM_PeriodElapsedCallback+0x160a>
 800226c:	20000278 	.word	0x20000278
 8002270:	20000258 	.word	0x20000258
 8002274:	20000450 	.word	0x20000450
 8002278:	20000470 	.word	0x20000470
 800227c:	3d4ccccd 	.word	0x3d4ccccd
 8002280:	20000460 	.word	0x20000460
 8002284:	2000025c 	.word	0x2000025c
 8002288:	3a83126f 	.word	0x3a83126f
 800228c:	ba83126f 	.word	0xba83126f
 8002290:	20000474 	.word	0x20000474
 8002294:	2000027c 	.word	0x2000027c
 8002298:	20000454 	.word	0x20000454
 800229c:	20000464 	.word	0x20000464
 80022a0:	20000260 	.word	0x20000260
 80022a4:	20000478 	.word	0x20000478
 80022a8:	20000280 	.word	0x20000280
 80022ac:	20000458 	.word	0x20000458
 80022b0:	20000468 	.word	0x20000468
            d_lambda_3_hat = ( Rw * ddtheta3_res - dv_3 ) / epsilon;
 80022b4:	4bca      	ldr	r3, [pc, #808]	; (80025e0 <HAL_TIM_PeriodElapsedCallback+0x1910>)
 80022b6:	edd3 7a00 	vldr	s15, [r3]
 80022ba:	ed9f 7aca 	vldr	s14, [pc, #808]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 80022be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80022c2:	4bc9      	ldr	r3, [pc, #804]	; (80025e8 <HAL_TIM_PeriodElapsedCallback+0x1918>)
 80022c4:	edd3 7a00 	vldr	s15, [r3]
 80022c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80022cc:	eddf 6ac7 	vldr	s13, [pc, #796]	; 80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>
 80022d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022d4:	4bc6      	ldr	r3, [pc, #792]	; (80025f0 <HAL_TIM_PeriodElapsedCallback+0x1920>)
 80022d6:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta4_res > epsilon || dtheta4_res < - epsilon ){
 80022da:	4bc6      	ldr	r3, [pc, #792]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 80022dc:	edd3 7a00 	vldr	s15, [r3]
 80022e0:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>
 80022e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ec:	dc09      	bgt.n	8002302 <HAL_TIM_PeriodElapsedCallback+0x1632>
 80022ee:	4bc1      	ldr	r3, [pc, #772]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 80022f0:	edd3 7a00 	vldr	s15, [r3]
 80022f4:	ed9f 7ac0 	vldr	s14, [pc, #768]	; 80025f8 <HAL_TIM_PeriodElapsedCallback+0x1928>
 80022f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002300:	d575      	bpl.n	80023ee <HAL_TIM_PeriodElapsedCallback+0x171e>
          if( dv_4 >= 0.0 ){// Acceleration
 8002302:	4bbe      	ldr	r3, [pc, #760]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x192c>)
 8002304:	edd3 7a00 	vldr	s15, [r3]
 8002308:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800230c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002310:	db2a      	blt.n	8002368 <HAL_TIM_PeriodElapsedCallback+0x1698>
            d_lambda_4_hat = ddtheta4_res / dtheta4_res * ( 1.0 - lambda_4_hat ) - dv_4 / ( Rw * dtheta4_res );
 8002312:	4bbb      	ldr	r3, [pc, #748]	; (8002600 <HAL_TIM_PeriodElapsedCallback+0x1930>)
 8002314:	edd3 6a00 	vldr	s13, [r3]
 8002318:	4bb6      	ldr	r3, [pc, #728]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 800231a:	ed93 7a00 	vldr	s14, [r3]
 800231e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002322:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002326:	4bb7      	ldr	r3, [pc, #732]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x1934>)
 8002328:	edd3 7a00 	vldr	s15, [r3]
 800232c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002330:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8002334:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002338:	ee26 6b07 	vmul.f64	d6, d6, d7
 800233c:	4baf      	ldr	r3, [pc, #700]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x192c>)
 800233e:	edd3 5a00 	vldr	s11, [r3]
 8002342:	4bac      	ldr	r3, [pc, #688]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8002344:	edd3 7a00 	vldr	s15, [r3]
 8002348:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 800234c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002350:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8002354:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002358:	ee36 7b47 	vsub.f64	d7, d6, d7
 800235c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002360:	4ba9      	ldr	r3, [pc, #676]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x1938>)
 8002362:	edc3 7a00 	vstr	s15, [r3]
          if( dv_4 >= 0.0 ){// Acceleration
 8002366:	e055      	b.n	8002414 <HAL_TIM_PeriodElapsedCallback+0x1744>
            d_lambda_4_hat = ddtheta4_res / dtheta4_res * ( 1.0 + lambda_4_hat ) - ( 1.0 + lambda_4_hat )*( 1.0 + lambda_4_hat ) * dv_4 / ( Rw * dtheta4_res );
 8002368:	4ba5      	ldr	r3, [pc, #660]	; (8002600 <HAL_TIM_PeriodElapsedCallback+0x1930>)
 800236a:	edd3 6a00 	vldr	s13, [r3]
 800236e:	4ba1      	ldr	r3, [pc, #644]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 8002370:	ed93 7a00 	vldr	s14, [r3]
 8002374:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002378:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800237c:	4ba1      	ldr	r3, [pc, #644]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x1934>)
 800237e:	edd3 7a00 	vldr	s15, [r3]
 8002382:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002386:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800238a:	ee37 7b05 	vadd.f64	d7, d7, d5
 800238e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002392:	4b9c      	ldr	r3, [pc, #624]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x1934>)
 8002394:	edd3 7a00 	vldr	s15, [r3]
 8002398:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800239c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80023a0:	ee37 5b05 	vadd.f64	d5, d7, d5
 80023a4:	4b97      	ldr	r3, [pc, #604]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x1934>)
 80023a6:	edd3 7a00 	vldr	s15, [r3]
 80023aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023ae:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80023b2:	ee37 7b04 	vadd.f64	d7, d7, d4
 80023b6:	ee25 5b07 	vmul.f64	d5, d5, d7
 80023ba:	4b90      	ldr	r3, [pc, #576]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x192c>)
 80023bc:	edd3 7a00 	vldr	s15, [r3]
 80023c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80023c4:	ee25 4b07 	vmul.f64	d4, d5, d7
 80023c8:	4b8a      	ldr	r3, [pc, #552]	; (80025f4 <HAL_TIM_PeriodElapsedCallback+0x1924>)
 80023ca:	edd3 7a00 	vldr	s15, [r3]
 80023ce:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 80023d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d6:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80023da:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80023de:	ee36 7b47 	vsub.f64	d7, d6, d7
 80023e2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80023e6:	4b88      	ldr	r3, [pc, #544]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x1938>)
 80023e8:	edc3 7a00 	vstr	s15, [r3]
          if( dv_4 >= 0.0 ){// Acceleration
 80023ec:	e012      	b.n	8002414 <HAL_TIM_PeriodElapsedCallback+0x1744>
            d_lambda_4_hat = ( Rw * ddtheta4_res - dv_4 ) / epsilon;
 80023ee:	4b84      	ldr	r3, [pc, #528]	; (8002600 <HAL_TIM_PeriodElapsedCallback+0x1930>)
 80023f0:	edd3 7a00 	vldr	s15, [r3]
 80023f4:	ed9f 7a7b 	vldr	s14, [pc, #492]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 80023f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80023fc:	4b7f      	ldr	r3, [pc, #508]	; (80025fc <HAL_TIM_PeriodElapsedCallback+0x192c>)
 80023fe:	edd3 7a00 	vldr	s15, [r3]
 8002402:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002406:	eddf 6a79 	vldr	s13, [pc, #484]	; 80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>
 800240a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800240e:	4b7e      	ldr	r3, [pc, #504]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x1938>)
 8002410:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta1_res > epsilon || dtheta1_res < - epsilon ){
 8002414:	4b7d      	ldr	r3, [pc, #500]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 8002416:	edd3 7a00 	vldr	s15, [r3]
 800241a:	ed9f 7a74 	vldr	s14, [pc, #464]	; 80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>
 800241e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002426:	dc09      	bgt.n	800243c <HAL_TIM_PeriodElapsedCallback+0x176c>
 8002428:	4b78      	ldr	r3, [pc, #480]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80025f8 <HAL_TIM_PeriodElapsedCallback+0x1928>
 8002432:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800243a:	d575      	bpl.n	8002528 <HAL_TIM_PeriodElapsedCallback+0x1858>
          if( dv_1_acc >= 0.0 ){// Acceleration
 800243c:	4b74      	ldr	r3, [pc, #464]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x1940>)
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244a:	db2a      	blt.n	80024a2 <HAL_TIM_PeriodElapsedCallback+0x17d2>
            d_lambda_1_hat_acc = ddtheta1_res / dtheta1_res * ( 1.0 - lambda_1_hat_acc ) - dv_1_acc / ( Rw * dtheta1_res );
 800244c:	4b71      	ldr	r3, [pc, #452]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x1944>)
 800244e:	edd3 6a00 	vldr	s13, [r3]
 8002452:	4b6e      	ldr	r3, [pc, #440]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 8002454:	ed93 7a00 	vldr	s14, [r3]
 8002458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800245c:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002460:	4b6d      	ldr	r3, [pc, #436]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x1948>)
 8002462:	edd3 7a00 	vldr	s15, [r3]
 8002466:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800246a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800246e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8002472:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002476:	4b66      	ldr	r3, [pc, #408]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x1940>)
 8002478:	edd3 5a00 	vldr	s11, [r3]
 800247c:	4b63      	ldr	r3, [pc, #396]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 800247e:	edd3 7a00 	vldr	s15, [r3]
 8002482:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 8002486:	ee27 7a87 	vmul.f32	s14, s15, s14
 800248a:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800248e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002492:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002496:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800249a:	4b60      	ldr	r3, [pc, #384]	; (800261c <HAL_TIM_PeriodElapsedCallback+0x194c>)
 800249c:	edc3 7a00 	vstr	s15, [r3]
          if( dv_1_acc >= 0.0 ){// Acceleration
 80024a0:	e055      	b.n	800254e <HAL_TIM_PeriodElapsedCallback+0x187e>
            d_lambda_1_hat_acc = ddtheta1_res / dtheta1_res * ( 1.0 + lambda_1_hat_acc ) - ( 1.0 + lambda_1_hat_acc )*( 1.0 + lambda_1_hat_acc ) * dv_1_acc / ( Rw * dtheta1_res );
 80024a2:	4b5c      	ldr	r3, [pc, #368]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x1944>)
 80024a4:	edd3 6a00 	vldr	s13, [r3]
 80024a8:	4b58      	ldr	r3, [pc, #352]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 80024aa:	ed93 7a00 	vldr	s14, [r3]
 80024ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024b2:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80024b6:	4b58      	ldr	r3, [pc, #352]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x1948>)
 80024b8:	edd3 7a00 	vldr	s15, [r3]
 80024bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024c0:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80024c4:	ee37 7b05 	vadd.f64	d7, d7, d5
 80024c8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80024cc:	4b52      	ldr	r3, [pc, #328]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x1948>)
 80024ce:	edd3 7a00 	vldr	s15, [r3]
 80024d2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024d6:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80024da:	ee37 5b05 	vadd.f64	d5, d7, d5
 80024de:	4b4e      	ldr	r3, [pc, #312]	; (8002618 <HAL_TIM_PeriodElapsedCallback+0x1948>)
 80024e0:	edd3 7a00 	vldr	s15, [r3]
 80024e4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024e8:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80024ec:	ee37 7b04 	vadd.f64	d7, d7, d4
 80024f0:	ee25 5b07 	vmul.f64	d5, d5, d7
 80024f4:	4b46      	ldr	r3, [pc, #280]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x1940>)
 80024f6:	edd3 7a00 	vldr	s15, [r3]
 80024fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80024fe:	ee25 4b07 	vmul.f64	d4, d5, d7
 8002502:	4b42      	ldr	r3, [pc, #264]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x193c>)
 8002504:	edd3 7a00 	vldr	s15, [r3]
 8002508:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 800250c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002510:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002514:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8002518:	ee36 7b47 	vsub.f64	d7, d6, d7
 800251c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002520:	4b3e      	ldr	r3, [pc, #248]	; (800261c <HAL_TIM_PeriodElapsedCallback+0x194c>)
 8002522:	edc3 7a00 	vstr	s15, [r3]
          if( dv_1_acc >= 0.0 ){// Acceleration
 8002526:	e012      	b.n	800254e <HAL_TIM_PeriodElapsedCallback+0x187e>
            d_lambda_1_hat_acc = ( Rw * ddtheta1_res - dv_1_acc ) / epsilon;
 8002528:	4b3a      	ldr	r3, [pc, #232]	; (8002614 <HAL_TIM_PeriodElapsedCallback+0x1944>)
 800252a:	edd3 7a00 	vldr	s15, [r3]
 800252e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 8002532:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002536:	4b36      	ldr	r3, [pc, #216]	; (8002610 <HAL_TIM_PeriodElapsedCallback+0x1940>)
 8002538:	edd3 7a00 	vldr	s15, [r3]
 800253c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002540:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>
 8002544:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002548:	4b34      	ldr	r3, [pc, #208]	; (800261c <HAL_TIM_PeriodElapsedCallback+0x194c>)
 800254a:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta2_res > epsilon || dtheta2_res < - epsilon ){
 800254e:	4b34      	ldr	r3, [pc, #208]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0x1950>)
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80025ec <HAL_TIM_PeriodElapsedCallback+0x191c>
 8002558:	eef4 7ac7 	vcmpe.f32	s15, s14
 800255c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002560:	dc0a      	bgt.n	8002578 <HAL_TIM_PeriodElapsedCallback+0x18a8>
 8002562:	4b2f      	ldr	r3, [pc, #188]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0x1950>)
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80025f8 <HAL_TIM_PeriodElapsedCallback+0x1928>
 800256c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002574:	f140 80a1 	bpl.w	80026ba <HAL_TIM_PeriodElapsedCallback+0x19ea>
          if( dv_2_acc >= 0.0 ){// Acceleration
 8002578:	4b2a      	ldr	r3, [pc, #168]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0x1954>)
 800257a:	edd3 7a00 	vldr	s15, [r3]
 800257e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002586:	db55      	blt.n	8002634 <HAL_TIM_PeriodElapsedCallback+0x1964>
            d_lambda_2_hat_acc = ddtheta2_res / dtheta2_res * ( 1.0 - lambda_2_hat_acc ) - dv_2_acc / ( Rw * dtheta2_res );
 8002588:	4b27      	ldr	r3, [pc, #156]	; (8002628 <HAL_TIM_PeriodElapsedCallback+0x1958>)
 800258a:	edd3 6a00 	vldr	s13, [r3]
 800258e:	4b24      	ldr	r3, [pc, #144]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0x1950>)
 8002590:	ed93 7a00 	vldr	s14, [r3]
 8002594:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002598:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800259c:	4b23      	ldr	r3, [pc, #140]	; (800262c <HAL_TIM_PeriodElapsedCallback+0x195c>)
 800259e:	edd3 7a00 	vldr	s15, [r3]
 80025a2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025a6:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80025aa:	ee35 7b47 	vsub.f64	d7, d5, d7
 80025ae:	ee26 6b07 	vmul.f64	d6, d6, d7
 80025b2:	4b1c      	ldr	r3, [pc, #112]	; (8002624 <HAL_TIM_PeriodElapsedCallback+0x1954>)
 80025b4:	edd3 5a00 	vldr	s11, [r3]
 80025b8:	4b19      	ldr	r3, [pc, #100]	; (8002620 <HAL_TIM_PeriodElapsedCallback+0x1950>)
 80025ba:	edd3 7a00 	vldr	s15, [r3]
 80025be:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80025e4 <HAL_TIM_PeriodElapsedCallback+0x1914>
 80025c2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80025c6:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80025ca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025ce:	ee36 7b47 	vsub.f64	d7, d6, d7
 80025d2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80025d6:	4b16      	ldr	r3, [pc, #88]	; (8002630 <HAL_TIM_PeriodElapsedCallback+0x1960>)
 80025d8:	edc3 7a00 	vstr	s15, [r3]
          if( dv_2_acc >= 0.0 ){// Acceleration
 80025dc:	e080      	b.n	80026e0 <HAL_TIM_PeriodElapsedCallback+0x1a10>
 80025de:	bf00      	nop
 80025e0:	20000280 	.word	0x20000280
 80025e4:	3d4ccccd 	.word	0x3d4ccccd
 80025e8:	20000478 	.word	0x20000478
 80025ec:	3a83126f 	.word	0x3a83126f
 80025f0:	20000468 	.word	0x20000468
 80025f4:	20000264 	.word	0x20000264
 80025f8:	ba83126f 	.word	0xba83126f
 80025fc:	2000047c 	.word	0x2000047c
 8002600:	20000284 	.word	0x20000284
 8002604:	2000045c 	.word	0x2000045c
 8002608:	2000046c 	.word	0x2000046c
 800260c:	20000258 	.word	0x20000258
 8002610:	200004a4 	.word	0x200004a4
 8002614:	20000278 	.word	0x20000278
 8002618:	20000484 	.word	0x20000484
 800261c:	20000494 	.word	0x20000494
 8002620:	2000025c 	.word	0x2000025c
 8002624:	200004a8 	.word	0x200004a8
 8002628:	2000027c 	.word	0x2000027c
 800262c:	20000488 	.word	0x20000488
 8002630:	20000498 	.word	0x20000498
            d_lambda_2_hat_acc = ddtheta2_res / dtheta2_res * ( 1.0 + lambda_2_hat_acc ) - ( 1.0 + lambda_2_hat_acc )*( 1.0 + lambda_2_hat_acc ) * dv_2_acc / ( Rw * dtheta2_res );
 8002634:	4bbe      	ldr	r3, [pc, #760]	; (8002930 <HAL_TIM_PeriodElapsedCallback+0x1c60>)
 8002636:	edd3 6a00 	vldr	s13, [r3]
 800263a:	4bbe      	ldr	r3, [pc, #760]	; (8002934 <HAL_TIM_PeriodElapsedCallback+0x1c64>)
 800263c:	ed93 7a00 	vldr	s14, [r3]
 8002640:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002644:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002648:	4bbb      	ldr	r3, [pc, #748]	; (8002938 <HAL_TIM_PeriodElapsedCallback+0x1c68>)
 800264a:	edd3 7a00 	vldr	s15, [r3]
 800264e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002652:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8002656:	ee37 7b05 	vadd.f64	d7, d7, d5
 800265a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800265e:	4bb6      	ldr	r3, [pc, #728]	; (8002938 <HAL_TIM_PeriodElapsedCallback+0x1c68>)
 8002660:	edd3 7a00 	vldr	s15, [r3]
 8002664:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002668:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800266c:	ee37 5b05 	vadd.f64	d5, d7, d5
 8002670:	4bb1      	ldr	r3, [pc, #708]	; (8002938 <HAL_TIM_PeriodElapsedCallback+0x1c68>)
 8002672:	edd3 7a00 	vldr	s15, [r3]
 8002676:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800267a:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800267e:	ee37 7b04 	vadd.f64	d7, d7, d4
 8002682:	ee25 5b07 	vmul.f64	d5, d5, d7
 8002686:	4bad      	ldr	r3, [pc, #692]	; (800293c <HAL_TIM_PeriodElapsedCallback+0x1c6c>)
 8002688:	edd3 7a00 	vldr	s15, [r3]
 800268c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002690:	ee25 4b07 	vmul.f64	d4, d5, d7
 8002694:	4ba7      	ldr	r3, [pc, #668]	; (8002934 <HAL_TIM_PeriodElapsedCallback+0x1c64>)
 8002696:	edd3 7a00 	vldr	s15, [r3]
 800269a:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 800269e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026a2:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80026a6:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80026aa:	ee36 7b47 	vsub.f64	d7, d6, d7
 80026ae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80026b2:	4ba4      	ldr	r3, [pc, #656]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0x1c74>)
 80026b4:	edc3 7a00 	vstr	s15, [r3]
          if( dv_2_acc >= 0.0 ){// Acceleration
 80026b8:	e012      	b.n	80026e0 <HAL_TIM_PeriodElapsedCallback+0x1a10>
            d_lambda_2_hat_acc = ( Rw * ddtheta2_res - dv_2_acc ) / epsilon;
 80026ba:	4b9d      	ldr	r3, [pc, #628]	; (8002930 <HAL_TIM_PeriodElapsedCallback+0x1c60>)
 80026bc:	edd3 7a00 	vldr	s15, [r3]
 80026c0:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 80026c4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80026c8:	4b9c      	ldr	r3, [pc, #624]	; (800293c <HAL_TIM_PeriodElapsedCallback+0x1c6c>)
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026d2:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8002948 <HAL_TIM_PeriodElapsedCallback+0x1c78>
 80026d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026da:	4b9a      	ldr	r3, [pc, #616]	; (8002944 <HAL_TIM_PeriodElapsedCallback+0x1c74>)
 80026dc:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta3_res > epsilon || dtheta3_res < - epsilon ){
 80026e0:	4b9a      	ldr	r3, [pc, #616]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80026e2:	edd3 7a00 	vldr	s15, [r3]
 80026e6:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8002948 <HAL_TIM_PeriodElapsedCallback+0x1c78>
 80026ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f2:	dc09      	bgt.n	8002708 <HAL_TIM_PeriodElapsedCallback+0x1a38>
 80026f4:	4b95      	ldr	r3, [pc, #596]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80026f6:	edd3 7a00 	vldr	s15, [r3]
 80026fa:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8002950 <HAL_TIM_PeriodElapsedCallback+0x1c80>
 80026fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002702:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002706:	d575      	bpl.n	80027f4 <HAL_TIM_PeriodElapsedCallback+0x1b24>
          if( dv_3_acc >= 0.0 ){// Acceleration
 8002708:	4b92      	ldr	r3, [pc, #584]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x1c84>)
 800270a:	edd3 7a00 	vldr	s15, [r3]
 800270e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002716:	db2a      	blt.n	800276e <HAL_TIM_PeriodElapsedCallback+0x1a9e>
            d_lambda_3_hat_acc = ddtheta3_res / dtheta3_res * ( 1.0 - lambda_3_hat_acc ) - dv_3_acc / ( Rw * dtheta3_res );
 8002718:	4b8f      	ldr	r3, [pc, #572]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x1c88>)
 800271a:	edd3 6a00 	vldr	s13, [r3]
 800271e:	4b8b      	ldr	r3, [pc, #556]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002720:	ed93 7a00 	vldr	s14, [r3]
 8002724:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002728:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800272c:	4b8b      	ldr	r3, [pc, #556]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x1c8c>)
 800272e:	edd3 7a00 	vldr	s15, [r3]
 8002732:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002736:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800273a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800273e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002742:	4b84      	ldr	r3, [pc, #528]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x1c84>)
 8002744:	edd3 5a00 	vldr	s11, [r3]
 8002748:	4b80      	ldr	r3, [pc, #512]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 8002752:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002756:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800275a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800275e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002762:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002766:	4b7e      	ldr	r3, [pc, #504]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x1c90>)
 8002768:	edc3 7a00 	vstr	s15, [r3]
          if( dv_3_acc >= 0.0 ){// Acceleration
 800276c:	e055      	b.n	800281a <HAL_TIM_PeriodElapsedCallback+0x1b4a>
            d_lambda_3_hat_acc = ddtheta3_res / dtheta3_res * ( 1.0 + lambda_3_hat_acc ) - ( 1.0 + lambda_3_hat_acc )*( 1.0 + lambda_3_hat_acc ) * dv_3_acc / ( Rw * dtheta3_res );
 800276e:	4b7a      	ldr	r3, [pc, #488]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x1c88>)
 8002770:	edd3 6a00 	vldr	s13, [r3]
 8002774:	4b75      	ldr	r3, [pc, #468]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002776:	ed93 7a00 	vldr	s14, [r3]
 800277a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800277e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002782:	4b76      	ldr	r3, [pc, #472]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x1c8c>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800278c:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8002790:	ee37 7b05 	vadd.f64	d7, d7, d5
 8002794:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002798:	4b70      	ldr	r3, [pc, #448]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x1c8c>)
 800279a:	edd3 7a00 	vldr	s15, [r3]
 800279e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027a2:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80027a6:	ee37 5b05 	vadd.f64	d5, d7, d5
 80027aa:	4b6c      	ldr	r3, [pc, #432]	; (800295c <HAL_TIM_PeriodElapsedCallback+0x1c8c>)
 80027ac:	edd3 7a00 	vldr	s15, [r3]
 80027b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027b4:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80027b8:	ee37 7b04 	vadd.f64	d7, d7, d4
 80027bc:	ee25 5b07 	vmul.f64	d5, d5, d7
 80027c0:	4b64      	ldr	r3, [pc, #400]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x1c84>)
 80027c2:	edd3 7a00 	vldr	s15, [r3]
 80027c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027ca:	ee25 4b07 	vmul.f64	d4, d5, d7
 80027ce:	4b5f      	ldr	r3, [pc, #380]	; (800294c <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80027d0:	edd3 7a00 	vldr	s15, [r3]
 80027d4:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 80027d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027dc:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 80027e0:	ee84 7b05 	vdiv.f64	d7, d4, d5
 80027e4:	ee36 7b47 	vsub.f64	d7, d6, d7
 80027e8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80027ec:	4b5c      	ldr	r3, [pc, #368]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x1c90>)
 80027ee:	edc3 7a00 	vstr	s15, [r3]
          if( dv_3_acc >= 0.0 ){// Acceleration
 80027f2:	e012      	b.n	800281a <HAL_TIM_PeriodElapsedCallback+0x1b4a>
            d_lambda_3_hat_acc = ( Rw * ddtheta3_res - dv_3_acc ) / epsilon;
 80027f4:	4b58      	ldr	r3, [pc, #352]	; (8002958 <HAL_TIM_PeriodElapsedCallback+0x1c88>)
 80027f6:	edd3 7a00 	vldr	s15, [r3]
 80027fa:	ed9f 7a51 	vldr	s14, [pc, #324]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 80027fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002802:	4b54      	ldr	r3, [pc, #336]	; (8002954 <HAL_TIM_PeriodElapsedCallback+0x1c84>)
 8002804:	edd3 7a00 	vldr	s15, [r3]
 8002808:	ee37 7a67 	vsub.f32	s14, s14, s15
 800280c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8002948 <HAL_TIM_PeriodElapsedCallback+0x1c78>
 8002810:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002814:	4b52      	ldr	r3, [pc, #328]	; (8002960 <HAL_TIM_PeriodElapsedCallback+0x1c90>)
 8002816:	edc3 7a00 	vstr	s15, [r3]
        if( dtheta4_res > epsilon || dtheta4_res < - epsilon ){
 800281a:	4b52      	ldr	r3, [pc, #328]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 800281c:	edd3 7a00 	vldr	s15, [r3]
 8002820:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002948 <HAL_TIM_PeriodElapsedCallback+0x1c78>
 8002824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282c:	dc0a      	bgt.n	8002844 <HAL_TIM_PeriodElapsedCallback+0x1b74>
 800282e:	4b4d      	ldr	r3, [pc, #308]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 8002830:	edd3 7a00 	vldr	s15, [r3]
 8002834:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002950 <HAL_TIM_PeriodElapsedCallback+0x1c80>
 8002838:	eef4 7ac7 	vcmpe.f32	s15, s14
 800283c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002840:	f140 809a 	bpl.w	8002978 <HAL_TIM_PeriodElapsedCallback+0x1ca8>
          if( dv_4_acc >= 0.0 ){// Acceleration
 8002844:	4b48      	ldr	r3, [pc, #288]	; (8002968 <HAL_TIM_PeriodElapsedCallback+0x1c98>)
 8002846:	edd3 7a00 	vldr	s15, [r3]
 800284a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800284e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002852:	db2a      	blt.n	80028aa <HAL_TIM_PeriodElapsedCallback+0x1bda>
            d_lambda_4_hat_acc = ddtheta4_res / dtheta4_res * ( 1.0 - lambda_4_hat_acc ) - dv_4_acc / ( Rw * dtheta4_res );
 8002854:	4b45      	ldr	r3, [pc, #276]	; (800296c <HAL_TIM_PeriodElapsedCallback+0x1c9c>)
 8002856:	edd3 6a00 	vldr	s13, [r3]
 800285a:	4b42      	ldr	r3, [pc, #264]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 800285c:	ed93 7a00 	vldr	s14, [r3]
 8002860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002864:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002868:	4b41      	ldr	r3, [pc, #260]	; (8002970 <HAL_TIM_PeriodElapsedCallback+0x1ca0>)
 800286a:	edd3 7a00 	vldr	s15, [r3]
 800286e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002872:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8002876:	ee35 7b47 	vsub.f64	d7, d5, d7
 800287a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800287e:	4b3a      	ldr	r3, [pc, #232]	; (8002968 <HAL_TIM_PeriodElapsedCallback+0x1c98>)
 8002880:	edd3 5a00 	vldr	s11, [r3]
 8002884:	4b37      	ldr	r3, [pc, #220]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 8002886:	edd3 7a00 	vldr	s15, [r3]
 800288a:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 800288e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002892:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8002896:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800289a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800289e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80028a2:	4b34      	ldr	r3, [pc, #208]	; (8002974 <HAL_TIM_PeriodElapsedCallback+0x1ca4>)
 80028a4:	edc3 7a00 	vstr	s15, [r3]
          if( dv_4_acc >= 0.0 ){// Acceleration
 80028a8:	e079      	b.n	800299e <HAL_TIM_PeriodElapsedCallback+0x1cce>
            d_lambda_4_hat_acc = ddtheta4_res / dtheta4_res * ( 1.0 + lambda_4_hat_acc ) - ( 1.0 + lambda_4_hat_acc )*( 1.0 + lambda_4_hat_acc ) * dv_4_acc / ( Rw * dtheta4_res );
 80028aa:	4b30      	ldr	r3, [pc, #192]	; (800296c <HAL_TIM_PeriodElapsedCallback+0x1c9c>)
 80028ac:	edd3 6a00 	vldr	s13, [r3]
 80028b0:	4b2c      	ldr	r3, [pc, #176]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 80028b2:	ed93 7a00 	vldr	s14, [r3]
 80028b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028ba:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80028be:	4b2c      	ldr	r3, [pc, #176]	; (8002970 <HAL_TIM_PeriodElapsedCallback+0x1ca0>)
 80028c0:	edd3 7a00 	vldr	s15, [r3]
 80028c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028c8:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80028cc:	ee37 7b05 	vadd.f64	d7, d7, d5
 80028d0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80028d4:	4b26      	ldr	r3, [pc, #152]	; (8002970 <HAL_TIM_PeriodElapsedCallback+0x1ca0>)
 80028d6:	edd3 7a00 	vldr	s15, [r3]
 80028da:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028de:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80028e2:	ee37 5b05 	vadd.f64	d5, d7, d5
 80028e6:	4b22      	ldr	r3, [pc, #136]	; (8002970 <HAL_TIM_PeriodElapsedCallback+0x1ca0>)
 80028e8:	edd3 7a00 	vldr	s15, [r3]
 80028ec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028f0:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80028f4:	ee37 7b04 	vadd.f64	d7, d7, d4
 80028f8:	ee25 5b07 	vmul.f64	d5, d5, d7
 80028fc:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <HAL_TIM_PeriodElapsedCallback+0x1c98>)
 80028fe:	edd3 7a00 	vldr	s15, [r3]
 8002902:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002906:	ee25 4b07 	vmul.f64	d4, d5, d7
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 800290c:	edd3 7a00 	vldr	s15, [r3]
 8002910:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002940 <HAL_TIM_PeriodElapsedCallback+0x1c70>
 8002914:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002918:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800291c:	ee84 7b05 	vdiv.f64	d7, d4, d5
 8002920:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002924:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002928:	4b12      	ldr	r3, [pc, #72]	; (8002974 <HAL_TIM_PeriodElapsedCallback+0x1ca4>)
 800292a:	edc3 7a00 	vstr	s15, [r3]
          if( dv_4_acc >= 0.0 ){// Acceleration
 800292e:	e036      	b.n	800299e <HAL_TIM_PeriodElapsedCallback+0x1cce>
 8002930:	2000027c 	.word	0x2000027c
 8002934:	2000025c 	.word	0x2000025c
 8002938:	20000488 	.word	0x20000488
 800293c:	200004a8 	.word	0x200004a8
 8002940:	3d4ccccd 	.word	0x3d4ccccd
 8002944:	20000498 	.word	0x20000498
 8002948:	3a83126f 	.word	0x3a83126f
 800294c:	20000260 	.word	0x20000260
 8002950:	ba83126f 	.word	0xba83126f
 8002954:	200004ac 	.word	0x200004ac
 8002958:	20000280 	.word	0x20000280
 800295c:	2000048c 	.word	0x2000048c
 8002960:	2000049c 	.word	0x2000049c
 8002964:	20000264 	.word	0x20000264
 8002968:	200004b0 	.word	0x200004b0
 800296c:	20000284 	.word	0x20000284
 8002970:	20000490 	.word	0x20000490
 8002974:	200004a0 	.word	0x200004a0
            d_lambda_4_hat_acc = ( Rw * ddtheta4_res - dv_4_acc ) / epsilon;
 8002978:	4ba3      	ldr	r3, [pc, #652]	; (8002c08 <HAL_TIM_PeriodElapsedCallback+0x1f38>)
 800297a:	edd3 7a00 	vldr	s15, [r3]
 800297e:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 8002c0c <HAL_TIM_PeriodElapsedCallback+0x1f3c>
 8002982:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002986:	4ba2      	ldr	r3, [pc, #648]	; (8002c10 <HAL_TIM_PeriodElapsedCallback+0x1f40>)
 8002988:	edd3 7a00 	vldr	s15, [r3]
 800298c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002990:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002994:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002998:	4b9f      	ldr	r3, [pc, #636]	; (8002c18 <HAL_TIM_PeriodElapsedCallback+0x1f48>)
 800299a:	edc3 7a00 	vstr	s15, [r3]
        lambda_1_hat     += d_lambda_1_hat * dt;
 800299e:	4b9f      	ldr	r3, [pc, #636]	; (8002c1c <HAL_TIM_PeriodElapsedCallback+0x1f4c>)
 80029a0:	edd3 7a00 	vldr	s15, [r3]
 80029a4:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 80029a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029ac:	4b9c      	ldr	r3, [pc, #624]	; (8002c20 <HAL_TIM_PeriodElapsedCallback+0x1f50>)
 80029ae:	edd3 7a00 	vldr	s15, [r3]
 80029b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b6:	4b9a      	ldr	r3, [pc, #616]	; (8002c20 <HAL_TIM_PeriodElapsedCallback+0x1f50>)
 80029b8:	edc3 7a00 	vstr	s15, [r3]
        lambda_2_hat     += d_lambda_2_hat * dt;
 80029bc:	4b99      	ldr	r3, [pc, #612]	; (8002c24 <HAL_TIM_PeriodElapsedCallback+0x1f54>)
 80029be:	edd3 7a00 	vldr	s15, [r3]
 80029c2:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 80029c6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029ca:	4b97      	ldr	r3, [pc, #604]	; (8002c28 <HAL_TIM_PeriodElapsedCallback+0x1f58>)
 80029cc:	edd3 7a00 	vldr	s15, [r3]
 80029d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029d4:	4b94      	ldr	r3, [pc, #592]	; (8002c28 <HAL_TIM_PeriodElapsedCallback+0x1f58>)
 80029d6:	edc3 7a00 	vstr	s15, [r3]
        lambda_3_hat     += d_lambda_3_hat * dt;
 80029da:	4b94      	ldr	r3, [pc, #592]	; (8002c2c <HAL_TIM_PeriodElapsedCallback+0x1f5c>)
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 80029e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029e8:	4b91      	ldr	r3, [pc, #580]	; (8002c30 <HAL_TIM_PeriodElapsedCallback+0x1f60>)
 80029ea:	edd3 7a00 	vldr	s15, [r3]
 80029ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029f2:	4b8f      	ldr	r3, [pc, #572]	; (8002c30 <HAL_TIM_PeriodElapsedCallback+0x1f60>)
 80029f4:	edc3 7a00 	vstr	s15, [r3]
        lambda_4_hat     += d_lambda_4_hat * dt;
 80029f8:	4b8e      	ldr	r3, [pc, #568]	; (8002c34 <HAL_TIM_PeriodElapsedCallback+0x1f64>)
 80029fa:	edd3 7a00 	vldr	s15, [r3]
 80029fe:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002a02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a06:	4b8c      	ldr	r3, [pc, #560]	; (8002c38 <HAL_TIM_PeriodElapsedCallback+0x1f68>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a10:	4b89      	ldr	r3, [pc, #548]	; (8002c38 <HAL_TIM_PeriodElapsedCallback+0x1f68>)
 8002a12:	edc3 7a00 	vstr	s15, [r3]
        lambda_1_hat_acc += d_lambda_1_hat_acc * dt;
 8002a16:	4b89      	ldr	r3, [pc, #548]	; (8002c3c <HAL_TIM_PeriodElapsedCallback+0x1f6c>)
 8002a18:	edd3 7a00 	vldr	s15, [r3]
 8002a1c:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002a20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a24:	4b86      	ldr	r3, [pc, #536]	; (8002c40 <HAL_TIM_PeriodElapsedCallback+0x1f70>)
 8002a26:	edd3 7a00 	vldr	s15, [r3]
 8002a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a2e:	4b84      	ldr	r3, [pc, #528]	; (8002c40 <HAL_TIM_PeriodElapsedCallback+0x1f70>)
 8002a30:	edc3 7a00 	vstr	s15, [r3]
        lambda_2_hat_acc += d_lambda_2_hat_acc * dt;
 8002a34:	4b83      	ldr	r3, [pc, #524]	; (8002c44 <HAL_TIM_PeriodElapsedCallback+0x1f74>)
 8002a36:	edd3 7a00 	vldr	s15, [r3]
 8002a3a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002a3e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a42:	4b81      	ldr	r3, [pc, #516]	; (8002c48 <HAL_TIM_PeriodElapsedCallback+0x1f78>)
 8002a44:	edd3 7a00 	vldr	s15, [r3]
 8002a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a4c:	4b7e      	ldr	r3, [pc, #504]	; (8002c48 <HAL_TIM_PeriodElapsedCallback+0x1f78>)
 8002a4e:	edc3 7a00 	vstr	s15, [r3]
        lambda_3_hat_acc += d_lambda_3_hat_acc * dt;
 8002a52:	4b7e      	ldr	r3, [pc, #504]	; (8002c4c <HAL_TIM_PeriodElapsedCallback+0x1f7c>)
 8002a54:	edd3 7a00 	vldr	s15, [r3]
 8002a58:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002a5c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a60:	4b7b      	ldr	r3, [pc, #492]	; (8002c50 <HAL_TIM_PeriodElapsedCallback+0x1f80>)
 8002a62:	edd3 7a00 	vldr	s15, [r3]
 8002a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6a:	4b79      	ldr	r3, [pc, #484]	; (8002c50 <HAL_TIM_PeriodElapsedCallback+0x1f80>)
 8002a6c:	edc3 7a00 	vstr	s15, [r3]
        lambda_4_hat_acc += d_lambda_4_hat_acc * dt;
 8002a70:	4b69      	ldr	r3, [pc, #420]	; (8002c18 <HAL_TIM_PeriodElapsedCallback+0x1f48>)
 8002a72:	edd3 7a00 	vldr	s15, [r3]
 8002a76:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002a7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a7e:	4b75      	ldr	r3, [pc, #468]	; (8002c54 <HAL_TIM_PeriodElapsedCallback+0x1f84>)
 8002a80:	edd3 7a00 	vldr	s15, [r3]
 8002a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a88:	4b72      	ldr	r3, [pc, #456]	; (8002c54 <HAL_TIM_PeriodElapsedCallback+0x1f84>)
 8002a8a:	edc3 7a00 	vstr	s15, [r3]
        vx_res = (Rw / 4.0) * (dtheta1_res - dtheta2_res + dtheta3_res - dtheta4_res);// [m/sec]
 8002a8e:	4b72      	ldr	r3, [pc, #456]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1f88>)
 8002a90:	ed93 7a00 	vldr	s14, [r3]
 8002a94:	4b71      	ldr	r3, [pc, #452]	; (8002c5c <HAL_TIM_PeriodElapsedCallback+0x1f8c>)
 8002a96:	edd3 7a00 	vldr	s15, [r3]
 8002a9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a9e:	4b70      	ldr	r3, [pc, #448]	; (8002c60 <HAL_TIM_PeriodElapsedCallback+0x1f90>)
 8002aa0:	edd3 7a00 	vldr	s15, [r3]
 8002aa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa8:	4b6e      	ldr	r3, [pc, #440]	; (8002c64 <HAL_TIM_PeriodElapsedCallback+0x1f94>)
 8002aaa:	edd3 7a00 	vldr	s15, [r3]
 8002aae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002c68 <HAL_TIM_PeriodElapsedCallback+0x1f98>
 8002ab6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aba:	4b6c      	ldr	r3, [pc, #432]	; (8002c6c <HAL_TIM_PeriodElapsedCallback+0x1f9c>)
 8002abc:	edc3 7a00 	vstr	s15, [r3]
        vy_res = (Rw / 4.0) * (dtheta1_res + dtheta2_res + dtheta3_res + dtheta4_res);
 8002ac0:	4b65      	ldr	r3, [pc, #404]	; (8002c58 <HAL_TIM_PeriodElapsedCallback+0x1f88>)
 8002ac2:	ed93 7a00 	vldr	s14, [r3]
 8002ac6:	4b65      	ldr	r3, [pc, #404]	; (8002c5c <HAL_TIM_PeriodElapsedCallback+0x1f8c>)
 8002ac8:	edd3 7a00 	vldr	s15, [r3]
 8002acc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ad0:	4b63      	ldr	r3, [pc, #396]	; (8002c60 <HAL_TIM_PeriodElapsedCallback+0x1f90>)
 8002ad2:	edd3 7a00 	vldr	s15, [r3]
 8002ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ada:	4b62      	ldr	r3, [pc, #392]	; (8002c64 <HAL_TIM_PeriodElapsedCallback+0x1f94>)
 8002adc:	edd3 7a00 	vldr	s15, [r3]
 8002ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae4:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8002c68 <HAL_TIM_PeriodElapsedCallback+0x1f98>
 8002ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aec:	4b60      	ldr	r3, [pc, #384]	; (8002c70 <HAL_TIM_PeriodElapsedCallback+0x1fa0>)
 8002aee:	edc3 7a00 	vstr	s15, [r3]
        dphi_res = yaw_rate;
 8002af2:	4b60      	ldr	r3, [pc, #384]	; (8002c74 <HAL_TIM_PeriodElapsedCallback+0x1fa4>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a60      	ldr	r2, [pc, #384]	; (8002c78 <HAL_TIM_PeriodElapsedCallback+0x1fa8>)
 8002af8:	6013      	str	r3, [r2, #0]
        x_res   += vx_res   * dt;// [m]
 8002afa:	4b5c      	ldr	r3, [pc, #368]	; (8002c6c <HAL_TIM_PeriodElapsedCallback+0x1f9c>)
 8002afc:	edd3 7a00 	vldr	s15, [r3]
 8002b00:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002b04:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b08:	4b5c      	ldr	r3, [pc, #368]	; (8002c7c <HAL_TIM_PeriodElapsedCallback+0x1fac>)
 8002b0a:	edd3 7a00 	vldr	s15, [r3]
 8002b0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b12:	4b5a      	ldr	r3, [pc, #360]	; (8002c7c <HAL_TIM_PeriodElapsedCallback+0x1fac>)
 8002b14:	edc3 7a00 	vstr	s15, [r3]
        y_res   += vy_res   * dt;
 8002b18:	4b55      	ldr	r3, [pc, #340]	; (8002c70 <HAL_TIM_PeriodElapsedCallback+0x1fa0>)
 8002b1a:	edd3 7a00 	vldr	s15, [r3]
 8002b1e:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002b22:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b26:	4b56      	ldr	r3, [pc, #344]	; (8002c80 <HAL_TIM_PeriodElapsedCallback+0x1fb0>)
 8002b28:	edd3 7a00 	vldr	s15, [r3]
 8002b2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b30:	4b53      	ldr	r3, [pc, #332]	; (8002c80 <HAL_TIM_PeriodElapsedCallback+0x1fb0>)
 8002b32:	edc3 7a00 	vstr	s15, [r3]
        phi_res += dphi_res * dt;// [rad]
 8002b36:	4b50      	ldr	r3, [pc, #320]	; (8002c78 <HAL_TIM_PeriodElapsedCallback+0x1fa8>)
 8002b38:	edd3 7a00 	vldr	s15, [r3]
 8002b3c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002c14 <HAL_TIM_PeriodElapsedCallback+0x1f44>
 8002b40:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002b44:	4b4f      	ldr	r3, [pc, #316]	; (8002c84 <HAL_TIM_PeriodElapsedCallback+0x1fb4>)
 8002b46:	edd3 7a00 	vldr	s15, [r3]
 8002b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4e:	4b4d      	ldr	r3, [pc, #308]	; (8002c84 <HAL_TIM_PeriodElapsedCallback+0x1fb4>)
 8002b50:	edc3 7a00 	vstr	s15, [r3]
        direc1 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1);
 8002b54:	4b4c      	ldr	r3, [pc, #304]	; (8002c88 <HAL_TIM_PeriodElapsedCallback+0x1fb8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0310 	and.w	r3, r3, #16
 8002b5e:	2b10      	cmp	r3, #16
 8002b60:	bf0c      	ite	eq
 8002b62:	2301      	moveq	r3, #1
 8002b64:	2300      	movne	r3, #0
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	b25a      	sxtb	r2, r3
 8002b6a:	4b48      	ldr	r3, [pc, #288]	; (8002c8c <HAL_TIM_PeriodElapsedCallback+0x1fbc>)
 8002b6c:	701a      	strb	r2, [r3, #0]
        direc2 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3);
 8002b6e:	4b48      	ldr	r3, [pc, #288]	; (8002c90 <HAL_TIM_PeriodElapsedCallback+0x1fc0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0310 	and.w	r3, r3, #16
 8002b78:	2b10      	cmp	r3, #16
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	b25a      	sxtb	r2, r3
 8002b84:	4b43      	ldr	r3, [pc, #268]	; (8002c94 <HAL_TIM_PeriodElapsedCallback+0x1fc4>)
 8002b86:	701a      	strb	r2, [r3, #0]
        direc3 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim8);
 8002b88:	4b43      	ldr	r3, [pc, #268]	; (8002c98 <HAL_TIM_PeriodElapsedCallback+0x1fc8>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0310 	and.w	r3, r3, #16
 8002b92:	2b10      	cmp	r3, #16
 8002b94:	bf0c      	ite	eq
 8002b96:	2301      	moveq	r3, #1
 8002b98:	2300      	movne	r3, #0
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	b25a      	sxtb	r2, r3
 8002b9e:	4b3f      	ldr	r3, [pc, #252]	; (8002c9c <HAL_TIM_PeriodElapsedCallback+0x1fcc>)
 8002ba0:	701a      	strb	r2, [r3, #0]
        direc4 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4);
 8002ba2:	4b3f      	ldr	r3, [pc, #252]	; (8002ca0 <HAL_TIM_PeriodElapsedCallback+0x1fd0>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	2b10      	cmp	r3, #16
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	b25a      	sxtb	r2, r3
 8002bb8:	4b3a      	ldr	r3, [pc, #232]	; (8002ca4 <HAL_TIM_PeriodElapsedCallback+0x1fd4>)
 8002bba:	701a      	strb	r2, [r3, #0]
        omega = 0.5;// Period T is 2pi / omega
 8002bbc:	4b3a      	ldr	r3, [pc, #232]	; (8002ca8 <HAL_TIM_PeriodElapsedCallback+0x1fd8>)
 8002bbe:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8002bc2:	601a      	str	r2, [r3, #0]
        r     = 0.8;
 8002bc4:	4b39      	ldr	r3, [pc, #228]	; (8002cac <HAL_TIM_PeriodElapsedCallback+0x1fdc>)
 8002bc6:	4a3a      	ldr	r2, [pc, #232]	; (8002cb0 <HAL_TIM_PeriodElapsedCallback+0x1fe0>)
 8002bc8:	601a      	str	r2, [r3, #0]
        if(t < t_experiment){
 8002bca:	4b3a      	ldr	r3, [pc, #232]	; (8002cb4 <HAL_TIM_PeriodElapsedCallback+0x1fe4>)
 8002bcc:	edd3 7a00 	vldr	s15, [r3]
 8002bd0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002bd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bdc:	d572      	bpl.n	8002cc4 <HAL_TIM_PeriodElapsedCallback+0x1ff4>
          vx_cmd   = 0.0;
 8002bde:	4b36      	ldr	r3, [pc, #216]	; (8002cb8 <HAL_TIM_PeriodElapsedCallback+0x1fe8>)
 8002be0:	f04f 0200 	mov.w	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
          vy_cmd   = r * omega;
 8002be6:	4b31      	ldr	r3, [pc, #196]	; (8002cac <HAL_TIM_PeriodElapsedCallback+0x1fdc>)
 8002be8:	ed93 7a00 	vldr	s14, [r3]
 8002bec:	4b2e      	ldr	r3, [pc, #184]	; (8002ca8 <HAL_TIM_PeriodElapsedCallback+0x1fd8>)
 8002bee:	edd3 7a00 	vldr	s15, [r3]
 8002bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bf6:	4b31      	ldr	r3, [pc, #196]	; (8002cbc <HAL_TIM_PeriodElapsedCallback+0x1fec>)
 8002bf8:	edc3 7a00 	vstr	s15, [r3]
          dphi_cmd = omega;
 8002bfc:	4b2a      	ldr	r3, [pc, #168]	; (8002ca8 <HAL_TIM_PeriodElapsedCallback+0x1fd8>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a2f      	ldr	r2, [pc, #188]	; (8002cc0 <HAL_TIM_PeriodElapsedCallback+0x1ff0>)
 8002c02:	6013      	str	r3, [r2, #0]
 8002c04:	e06a      	b.n	8002cdc <HAL_TIM_PeriodElapsedCallback+0x200c>
 8002c06:	bf00      	nop
 8002c08:	20000284 	.word	0x20000284
 8002c0c:	3d4ccccd 	.word	0x3d4ccccd
 8002c10:	200004b0 	.word	0x200004b0
 8002c14:	3a83126f 	.word	0x3a83126f
 8002c18:	200004a0 	.word	0x200004a0
 8002c1c:	20000460 	.word	0x20000460
 8002c20:	20000450 	.word	0x20000450
 8002c24:	20000464 	.word	0x20000464
 8002c28:	20000454 	.word	0x20000454
 8002c2c:	20000468 	.word	0x20000468
 8002c30:	20000458 	.word	0x20000458
 8002c34:	2000046c 	.word	0x2000046c
 8002c38:	2000045c 	.word	0x2000045c
 8002c3c:	20000494 	.word	0x20000494
 8002c40:	20000484 	.word	0x20000484
 8002c44:	20000498 	.word	0x20000498
 8002c48:	20000488 	.word	0x20000488
 8002c4c:	2000049c 	.word	0x2000049c
 8002c50:	2000048c 	.word	0x2000048c
 8002c54:	20000490 	.word	0x20000490
 8002c58:	20000258 	.word	0x20000258
 8002c5c:	2000025c 	.word	0x2000025c
 8002c60:	20000260 	.word	0x20000260
 8002c64:	20000264 	.word	0x20000264
 8002c68:	3c4ccccd 	.word	0x3c4ccccd
 8002c6c:	200002fc 	.word	0x200002fc
 8002c70:	20000300 	.word	0x20000300
 8002c74:	200003f8 	.word	0x200003f8
 8002c78:	20000304 	.word	0x20000304
 8002c7c:	20000308 	.word	0x20000308
 8002c80:	2000030c 	.word	0x2000030c
 8002c84:	20000010 	.word	0x20000010
 8002c88:	2003e328 	.word	0x2003e328
 8002c8c:	20000232 	.word	0x20000232
 8002c90:	2003e2c4 	.word	0x2003e2c4
 8002c94:	20000233 	.word	0x20000233
 8002c98:	2003dd30 	.word	0x2003dd30
 8002c9c:	20000234 	.word	0x20000234
 8002ca0:	2003dd70 	.word	0x2003dd70
 8002ca4:	20000235 	.word	0x20000235
 8002ca8:	2003dd1c 	.word	0x2003dd1c
 8002cac:	2003dd20 	.word	0x2003dd20
 8002cb0:	3f4ccccd 	.word	0x3f4ccccd
 8002cb4:	20000214 	.word	0x20000214
 8002cb8:	200002f0 	.word	0x200002f0
 8002cbc:	200002f4 	.word	0x200002f4
 8002cc0:	200002f8 	.word	0x200002f8
          vx_cmd   = 0.0;
 8002cc4:	4bd6      	ldr	r3, [pc, #856]	; (8003020 <HAL_TIM_PeriodElapsedCallback+0x2350>)
 8002cc6:	f04f 0200 	mov.w	r2, #0
 8002cca:	601a      	str	r2, [r3, #0]
          vy_cmd   = 0.0;
 8002ccc:	4bd5      	ldr	r3, [pc, #852]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0x2354>)
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	601a      	str	r2, [r3, #0]
          dphi_cmd = 0.0;
 8002cd4:	4bd4      	ldr	r3, [pc, #848]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0x2358>)
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	601a      	str	r2, [r3, #0]
        ddx_ref   = Kp_df_x   * (vx_cmd   -   vx_res);
 8002cdc:	4bd0      	ldr	r3, [pc, #832]	; (8003020 <HAL_TIM_PeriodElapsedCallback+0x2350>)
 8002cde:	ed93 7a00 	vldr	s14, [r3]
 8002ce2:	4bd2      	ldr	r3, [pc, #840]	; (800302c <HAL_TIM_PeriodElapsedCallback+0x235c>)
 8002ce4:	edd3 7a00 	vldr	s15, [r3]
 8002ce8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cec:	ed9f 7ad0 	vldr	s14, [pc, #832]	; 8003030 <HAL_TIM_PeriodElapsedCallback+0x2360>
 8002cf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cf4:	4bcf      	ldr	r3, [pc, #828]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0x2364>)
 8002cf6:	edc3 7a00 	vstr	s15, [r3]
        ddy_ref   = Kp_df_y   * (vy_cmd   -   vy_res);
 8002cfa:	4bca      	ldr	r3, [pc, #808]	; (8003024 <HAL_TIM_PeriodElapsedCallback+0x2354>)
 8002cfc:	ed93 7a00 	vldr	s14, [r3]
 8002d00:	4bcd      	ldr	r3, [pc, #820]	; (8003038 <HAL_TIM_PeriodElapsedCallback+0x2368>)
 8002d02:	edd3 7a00 	vldr	s15, [r3]
 8002d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d0a:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8003030 <HAL_TIM_PeriodElapsedCallback+0x2360>
 8002d0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d12:	4bca      	ldr	r3, [pc, #808]	; (800303c <HAL_TIM_PeriodElapsedCallback+0x236c>)
 8002d14:	edc3 7a00 	vstr	s15, [r3]
        ddphi_ref = Kp_df_phi * (dphi_cmd - dphi_res);
 8002d18:	4bc3      	ldr	r3, [pc, #780]	; (8003028 <HAL_TIM_PeriodElapsedCallback+0x2358>)
 8002d1a:	ed93 7a00 	vldr	s14, [r3]
 8002d1e:	4bc8      	ldr	r3, [pc, #800]	; (8003040 <HAL_TIM_PeriodElapsedCallback+0x2370>)
 8002d20:	edd3 7a00 	vldr	s15, [r3]
 8002d24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d28:	ed9f 7ac6 	vldr	s14, [pc, #792]	; 8003044 <HAL_TIM_PeriodElapsedCallback+0x2374>
 8002d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d30:	4bc5      	ldr	r3, [pc, #788]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0x2378>)
 8002d32:	edc3 7a00 	vstr	s15, [r3]
        fx_ref = Mass * ddx_ref;
 8002d36:	4bbf      	ldr	r3, [pc, #764]	; (8003034 <HAL_TIM_PeriodElapsedCallback+0x2364>)
 8002d38:	edd3 7a00 	vldr	s15, [r3]
 8002d3c:	ed9f 7ac3 	vldr	s14, [pc, #780]	; 800304c <HAL_TIM_PeriodElapsedCallback+0x237c>
 8002d40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d44:	4bc2      	ldr	r3, [pc, #776]	; (8003050 <HAL_TIM_PeriodElapsedCallback+0x2380>)
 8002d46:	edc3 7a00 	vstr	s15, [r3]
        fy_ref = Mass * ddy_ref;
 8002d4a:	4bbc      	ldr	r3, [pc, #752]	; (800303c <HAL_TIM_PeriodElapsedCallback+0x236c>)
 8002d4c:	edd3 7a00 	vldr	s15, [r3]
 8002d50:	ed9f 7abe 	vldr	s14, [pc, #760]	; 800304c <HAL_TIM_PeriodElapsedCallback+0x237c>
 8002d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d58:	4bbe      	ldr	r3, [pc, #760]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x2384>)
 8002d5a:	edc3 7a00 	vstr	s15, [r3]
        Mz_ref = Jz * ddphi_ref;
 8002d5e:	4bba      	ldr	r3, [pc, #744]	; (8003048 <HAL_TIM_PeriodElapsedCallback+0x2378>)
 8002d60:	edd3 7a00 	vldr	s15, [r3]
 8002d64:	ed9f 7abc 	vldr	s14, [pc, #752]	; 8003058 <HAL_TIM_PeriodElapsedCallback+0x2388>
 8002d68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d6c:	4bbb      	ldr	r3, [pc, #748]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x238c>)
 8002d6e:	edc3 7a00 	vstr	s15, [r3]
        fd1_ref = sqrt(2.0) * 1.0 / 4.0 * (   fx_ref + fy_ref - ( L + W ) * Mz_ref );// Cancel Rw term
 8002d72:	4bb7      	ldr	r3, [pc, #732]	; (8003050 <HAL_TIM_PeriodElapsedCallback+0x2380>)
 8002d74:	ed93 7a00 	vldr	s14, [r3]
 8002d78:	4bb6      	ldr	r3, [pc, #728]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x2384>)
 8002d7a:	edd3 7a00 	vldr	s15, [r3]
 8002d7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d82:	4bb6      	ldr	r3, [pc, #728]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x238c>)
 8002d84:	edd3 7a00 	vldr	s15, [r3]
 8002d88:	eddf 6ab5 	vldr	s13, [pc, #724]	; 8003060 <HAL_TIM_PeriodElapsedCallback+0x2390>
 8002d8c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d94:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002d98:	ed9f 6b9f 	vldr	d6, [pc, #636]	; 8003018 <HAL_TIM_PeriodElapsedCallback+0x2348>
 8002d9c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002da0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002da4:	4baf      	ldr	r3, [pc, #700]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x2394>)
 8002da6:	edc3 7a00 	vstr	s15, [r3]
        fd2_ref = sqrt(2.0) * 1.0 / 4.0 * ( - fx_ref + fy_ref - ( L + W ) * Mz_ref );// Add sqrt(2.0) : as of 2021/01/08
 8002daa:	4baa      	ldr	r3, [pc, #680]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x2384>)
 8002dac:	ed93 7a00 	vldr	s14, [r3]
 8002db0:	4ba7      	ldr	r3, [pc, #668]	; (8003050 <HAL_TIM_PeriodElapsedCallback+0x2380>)
 8002db2:	edd3 7a00 	vldr	s15, [r3]
 8002db6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002dba:	4ba8      	ldr	r3, [pc, #672]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x238c>)
 8002dbc:	edd3 7a00 	vldr	s15, [r3]
 8002dc0:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8003060 <HAL_TIM_PeriodElapsedCallback+0x2390>
 8002dc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002dc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dcc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002dd0:	ed9f 6b91 	vldr	d6, [pc, #580]	; 8003018 <HAL_TIM_PeriodElapsedCallback+0x2348>
 8002dd4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002dd8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002ddc:	4ba2      	ldr	r3, [pc, #648]	; (8003068 <HAL_TIM_PeriodElapsedCallback+0x2398>)
 8002dde:	edc3 7a00 	vstr	s15, [r3]
        fd3_ref = sqrt(2.0) * 1.0 / 4.0 * (   fx_ref + fy_ref + ( L + W ) * Mz_ref );
 8002de2:	4b9b      	ldr	r3, [pc, #620]	; (8003050 <HAL_TIM_PeriodElapsedCallback+0x2380>)
 8002de4:	ed93 7a00 	vldr	s14, [r3]
 8002de8:	4b9a      	ldr	r3, [pc, #616]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x2384>)
 8002dea:	edd3 7a00 	vldr	s15, [r3]
 8002dee:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002df2:	4b9a      	ldr	r3, [pc, #616]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x238c>)
 8002df4:	edd3 7a00 	vldr	s15, [r3]
 8002df8:	eddf 6a99 	vldr	s13, [pc, #612]	; 8003060 <HAL_TIM_PeriodElapsedCallback+0x2390>
 8002dfc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e04:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e08:	ed9f 6b83 	vldr	d6, [pc, #524]	; 8003018 <HAL_TIM_PeriodElapsedCallback+0x2348>
 8002e0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002e10:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002e14:	4b95      	ldr	r3, [pc, #596]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x239c>)
 8002e16:	edc3 7a00 	vstr	s15, [r3]
        fd4_ref = sqrt(2.0) * 1.0 / 4.0 * ( - fx_ref + fy_ref + ( L + W ) * Mz_ref );
 8002e1a:	4b8e      	ldr	r3, [pc, #568]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x2384>)
 8002e1c:	ed93 7a00 	vldr	s14, [r3]
 8002e20:	4b8b      	ldr	r3, [pc, #556]	; (8003050 <HAL_TIM_PeriodElapsedCallback+0x2380>)
 8002e22:	edd3 7a00 	vldr	s15, [r3]
 8002e26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e2a:	4b8c      	ldr	r3, [pc, #560]	; (800305c <HAL_TIM_PeriodElapsedCallback+0x238c>)
 8002e2c:	edd3 7a00 	vldr	s15, [r3]
 8002e30:	eddf 6a8b 	vldr	s13, [pc, #556]	; 8003060 <HAL_TIM_PeriodElapsedCallback+0x2390>
 8002e34:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002e38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002e40:	ed9f 6b75 	vldr	d6, [pc, #468]	; 8003018 <HAL_TIM_PeriodElapsedCallback+0x2348>
 8002e44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002e48:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002e4c:	4b88      	ldr	r3, [pc, #544]	; (8003070 <HAL_TIM_PeriodElapsedCallback+0x23a0>)
 8002e4e:	edc3 7a00 	vstr	s15, [r3]
        Ki_df_integral1 = Ki_df_integral1 + Ki_df * dt * ( fd1_ref - fd_hat1 );
 8002e52:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8003074 <HAL_TIM_PeriodElapsedCallback+0x23a4>
 8002e56:	eddf 7a88 	vldr	s15, [pc, #544]	; 8003078 <HAL_TIM_PeriodElapsedCallback+0x23a8>
 8002e5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e5e:	4b81      	ldr	r3, [pc, #516]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x2394>)
 8002e60:	edd3 6a00 	vldr	s13, [r3]
 8002e64:	4b85      	ldr	r3, [pc, #532]	; (800307c <HAL_TIM_PeriodElapsedCallback+0x23ac>)
 8002e66:	edd3 7a00 	vldr	s15, [r3]
 8002e6a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e72:	4b83      	ldr	r3, [pc, #524]	; (8003080 <HAL_TIM_PeriodElapsedCallback+0x23b0>)
 8002e74:	edd3 7a00 	vldr	s15, [r3]
 8002e78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e7c:	4b80      	ldr	r3, [pc, #512]	; (8003080 <HAL_TIM_PeriodElapsedCallback+0x23b0>)
 8002e7e:	edc3 7a00 	vstr	s15, [r3]
        Ki_df_integral2 = Ki_df_integral2 + Ki_df * dt * ( fd2_ref - fd_hat2 );
 8002e82:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8003074 <HAL_TIM_PeriodElapsedCallback+0x23a4>
 8002e86:	eddf 7a7c 	vldr	s15, [pc, #496]	; 8003078 <HAL_TIM_PeriodElapsedCallback+0x23a8>
 8002e8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e8e:	4b76      	ldr	r3, [pc, #472]	; (8003068 <HAL_TIM_PeriodElapsedCallback+0x2398>)
 8002e90:	edd3 6a00 	vldr	s13, [r3]
 8002e94:	4b7b      	ldr	r3, [pc, #492]	; (8003084 <HAL_TIM_PeriodElapsedCallback+0x23b4>)
 8002e96:	edd3 7a00 	vldr	s15, [r3]
 8002e9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ea2:	4b79      	ldr	r3, [pc, #484]	; (8003088 <HAL_TIM_PeriodElapsedCallback+0x23b8>)
 8002ea4:	edd3 7a00 	vldr	s15, [r3]
 8002ea8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eac:	4b76      	ldr	r3, [pc, #472]	; (8003088 <HAL_TIM_PeriodElapsedCallback+0x23b8>)
 8002eae:	edc3 7a00 	vstr	s15, [r3]
        Ki_df_integral3 = Ki_df_integral3 + Ki_df * dt * ( fd3_ref - fd_hat3 );
 8002eb2:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8003074 <HAL_TIM_PeriodElapsedCallback+0x23a4>
 8002eb6:	eddf 7a70 	vldr	s15, [pc, #448]	; 8003078 <HAL_TIM_PeriodElapsedCallback+0x23a8>
 8002eba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ebe:	4b6b      	ldr	r3, [pc, #428]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x239c>)
 8002ec0:	edd3 6a00 	vldr	s13, [r3]
 8002ec4:	4b71      	ldr	r3, [pc, #452]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x23bc>)
 8002ec6:	edd3 7a00 	vldr	s15, [r3]
 8002eca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002ece:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ed2:	4b6f      	ldr	r3, [pc, #444]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x23c0>)
 8002ed4:	edd3 7a00 	vldr	s15, [r3]
 8002ed8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002edc:	4b6c      	ldr	r3, [pc, #432]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x23c0>)
 8002ede:	edc3 7a00 	vstr	s15, [r3]
        Ki_df_integral4 = Ki_df_integral4 + Ki_df * dt * ( fd4_ref - fd_hat4 );
 8002ee2:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003074 <HAL_TIM_PeriodElapsedCallback+0x23a4>
 8002ee6:	eddf 7a64 	vldr	s15, [pc, #400]	; 8003078 <HAL_TIM_PeriodElapsedCallback+0x23a8>
 8002eea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eee:	4b60      	ldr	r3, [pc, #384]	; (8003070 <HAL_TIM_PeriodElapsedCallback+0x23a0>)
 8002ef0:	edd3 6a00 	vldr	s13, [r3]
 8002ef4:	4b67      	ldr	r3, [pc, #412]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x23c4>)
 8002ef6:	edd3 7a00 	vldr	s15, [r3]
 8002efa:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002efe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f02:	4b65      	ldr	r3, [pc, #404]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x23c8>)
 8002f04:	edd3 7a00 	vldr	s15, [r3]
 8002f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f0c:	4b62      	ldr	r3, [pc, #392]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x23c8>)
 8002f0e:	edc3 7a00 	vstr	s15, [r3]
        vel1_ref_new = Kp_df * ( fd1_ref - fd_hat1 ) + Ki_df_integral1;
 8002f12:	4b54      	ldr	r3, [pc, #336]	; (8003064 <HAL_TIM_PeriodElapsedCallback+0x2394>)
 8002f14:	ed93 7a00 	vldr	s14, [r3]
 8002f18:	4b58      	ldr	r3, [pc, #352]	; (800307c <HAL_TIM_PeriodElapsedCallback+0x23ac>)
 8002f1a:	edd3 7a00 	vldr	s15, [r3]
 8002f1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f22:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800309c <HAL_TIM_PeriodElapsedCallback+0x23cc>
 8002f26:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f2a:	4b55      	ldr	r3, [pc, #340]	; (8003080 <HAL_TIM_PeriodElapsedCallback+0x23b0>)
 8002f2c:	edd3 7a00 	vldr	s15, [r3]
 8002f30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f34:	4b5a      	ldr	r3, [pc, #360]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x23d0>)
 8002f36:	edc3 7a00 	vstr	s15, [r3]
        vel2_ref_new = Kp_df * ( fd2_ref - fd_hat2 ) + Ki_df_integral2;
 8002f3a:	4b4b      	ldr	r3, [pc, #300]	; (8003068 <HAL_TIM_PeriodElapsedCallback+0x2398>)
 8002f3c:	ed93 7a00 	vldr	s14, [r3]
 8002f40:	4b50      	ldr	r3, [pc, #320]	; (8003084 <HAL_TIM_PeriodElapsedCallback+0x23b4>)
 8002f42:	edd3 7a00 	vldr	s15, [r3]
 8002f46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4a:	ed9f 7a54 	vldr	s14, [pc, #336]	; 800309c <HAL_TIM_PeriodElapsedCallback+0x23cc>
 8002f4e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f52:	4b4d      	ldr	r3, [pc, #308]	; (8003088 <HAL_TIM_PeriodElapsedCallback+0x23b8>)
 8002f54:	edd3 7a00 	vldr	s15, [r3]
 8002f58:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5c:	4b51      	ldr	r3, [pc, #324]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0x23d4>)
 8002f5e:	edc3 7a00 	vstr	s15, [r3]
        vel3_ref_new = Kp_df * ( fd3_ref - fd_hat3 ) + Ki_df_integral3;
 8002f62:	4b42      	ldr	r3, [pc, #264]	; (800306c <HAL_TIM_PeriodElapsedCallback+0x239c>)
 8002f64:	ed93 7a00 	vldr	s14, [r3]
 8002f68:	4b48      	ldr	r3, [pc, #288]	; (800308c <HAL_TIM_PeriodElapsedCallback+0x23bc>)
 8002f6a:	edd3 7a00 	vldr	s15, [r3]
 8002f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f72:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800309c <HAL_TIM_PeriodElapsedCallback+0x23cc>
 8002f76:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002f7a:	4b45      	ldr	r3, [pc, #276]	; (8003090 <HAL_TIM_PeriodElapsedCallback+0x23c0>)
 8002f7c:	edd3 7a00 	vldr	s15, [r3]
 8002f80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f84:	4b48      	ldr	r3, [pc, #288]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x23d8>)
 8002f86:	edc3 7a00 	vstr	s15, [r3]
        vel4_ref_new = Kp_df * ( fd4_ref - fd_hat4 ) + Ki_df_integral4;
 8002f8a:	4b39      	ldr	r3, [pc, #228]	; (8003070 <HAL_TIM_PeriodElapsedCallback+0x23a0>)
 8002f8c:	ed93 7a00 	vldr	s14, [r3]
 8002f90:	4b40      	ldr	r3, [pc, #256]	; (8003094 <HAL_TIM_PeriodElapsedCallback+0x23c4>)
 8002f92:	edd3 7a00 	vldr	s15, [r3]
 8002f96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f9a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800309c <HAL_TIM_PeriodElapsedCallback+0x23cc>
 8002f9e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002fa2:	4b3d      	ldr	r3, [pc, #244]	; (8003098 <HAL_TIM_PeriodElapsedCallback+0x23c8>)
 8002fa4:	edd3 7a00 	vldr	s15, [r3]
 8002fa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fac:	4b3f      	ldr	r3, [pc, #252]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x23dc>)
 8002fae:	edc3 7a00 	vstr	s15, [r3]
        dtheta1_cmd = vel1_ref_new / Rw;
 8002fb2:	4b3b      	ldr	r3, [pc, #236]	; (80030a0 <HAL_TIM_PeriodElapsedCallback+0x23d0>)
 8002fb4:	ed93 7a00 	vldr	s14, [r3]
 8002fb8:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80030b0 <HAL_TIM_PeriodElapsedCallback+0x23e0>
 8002fbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fc0:	4b3c      	ldr	r3, [pc, #240]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x23e4>)
 8002fc2:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_cmd = vel2_ref_new / Rw;
 8002fc6:	4b37      	ldr	r3, [pc, #220]	; (80030a4 <HAL_TIM_PeriodElapsedCallback+0x23d4>)
 8002fc8:	ed93 7a00 	vldr	s14, [r3]
 8002fcc:	eddf 6a38 	vldr	s13, [pc, #224]	; 80030b0 <HAL_TIM_PeriodElapsedCallback+0x23e0>
 8002fd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fd4:	4b38      	ldr	r3, [pc, #224]	; (80030b8 <HAL_TIM_PeriodElapsedCallback+0x23e8>)
 8002fd6:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_cmd = vel3_ref_new / Rw;
 8002fda:	4b33      	ldr	r3, [pc, #204]	; (80030a8 <HAL_TIM_PeriodElapsedCallback+0x23d8>)
 8002fdc:	ed93 7a00 	vldr	s14, [r3]
 8002fe0:	eddf 6a33 	vldr	s13, [pc, #204]	; 80030b0 <HAL_TIM_PeriodElapsedCallback+0x23e0>
 8002fe4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002fe8:	4b34      	ldr	r3, [pc, #208]	; (80030bc <HAL_TIM_PeriodElapsedCallback+0x23ec>)
 8002fea:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_cmd = vel4_ref_new / Rw;
 8002fee:	4b2f      	ldr	r3, [pc, #188]	; (80030ac <HAL_TIM_PeriodElapsedCallback+0x23dc>)
 8002ff0:	ed93 7a00 	vldr	s14, [r3]
 8002ff4:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80030b0 <HAL_TIM_PeriodElapsedCallback+0x23e0>
 8002ff8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ffc:	4b30      	ldr	r3, [pc, #192]	; (80030c0 <HAL_TIM_PeriodElapsedCallback+0x23f0>)
 8002ffe:	edc3 7a00 	vstr	s15, [r3]
        ddtheta1_ref = Kp_av_df * (dtheta1_cmd - dtheta1_res);
 8003002:	4b2c      	ldr	r3, [pc, #176]	; (80030b4 <HAL_TIM_PeriodElapsedCallback+0x23e4>)
 8003004:	ed93 7a00 	vldr	s14, [r3]
 8003008:	4b2e      	ldr	r3, [pc, #184]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x23f4>)
 800300a:	edd3 7a00 	vldr	s15, [r3]
 800300e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003012:	e059      	b.n	80030c8 <HAL_TIM_PeriodElapsedCallback+0x23f8>
 8003014:	f3af 8000 	nop.w
 8003018:	667f3bcd 	.word	0x667f3bcd
 800301c:	3fd6a09e 	.word	0x3fd6a09e
 8003020:	200002f0 	.word	0x200002f0
 8003024:	200002f4 	.word	0x200002f4
 8003028:	200002f8 	.word	0x200002f8
 800302c:	200002fc 	.word	0x200002fc
 8003030:	42c80000 	.word	0x42c80000
 8003034:	20000310 	.word	0x20000310
 8003038:	20000300 	.word	0x20000300
 800303c:	20000314 	.word	0x20000314
 8003040:	20000304 	.word	0x20000304
 8003044:	461c4000 	.word	0x461c4000
 8003048:	20000318 	.word	0x20000318
 800304c:	40b147ae 	.word	0x40b147ae
 8003050:	2000031c 	.word	0x2000031c
 8003054:	20000320 	.word	0x20000320
 8003058:	3db645a2 	.word	0x3db645a2
 800305c:	20000324 	.word	0x20000324
 8003060:	3e99999a 	.word	0x3e99999a
 8003064:	20000328 	.word	0x20000328
 8003068:	2000032c 	.word	0x2000032c
 800306c:	20000330 	.word	0x20000330
 8003070:	20000334 	.word	0x20000334
 8003074:	3a83126f 	.word	0x3a83126f
 8003078:	3c23d70a 	.word	0x3c23d70a
 800307c:	200003b8 	.word	0x200003b8
 8003080:	20000338 	.word	0x20000338
 8003084:	200003bc 	.word	0x200003bc
 8003088:	2000033c 	.word	0x2000033c
 800308c:	200003c0 	.word	0x200003c0
 8003090:	20000340 	.word	0x20000340
 8003094:	200003c4 	.word	0x200003c4
 8003098:	20000344 	.word	0x20000344
 800309c:	3ba3d70a 	.word	0x3ba3d70a
 80030a0:	20000348 	.word	0x20000348
 80030a4:	2000034c 	.word	0x2000034c
 80030a8:	20000350 	.word	0x20000350
 80030ac:	20000354 	.word	0x20000354
 80030b0:	3d4ccccd 	.word	0x3d4ccccd
 80030b4:	200002a8 	.word	0x200002a8
 80030b8:	200002ac 	.word	0x200002ac
 80030bc:	200002b0 	.word	0x200002b0
 80030c0:	200002b4 	.word	0x200002b4
 80030c4:	20000258 	.word	0x20000258
 80030c8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80030cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030d0:	4bd7      	ldr	r3, [pc, #860]	; (8003430 <HAL_TIM_PeriodElapsedCallback+0x2760>)
 80030d2:	edc3 7a00 	vstr	s15, [r3]
        ddtheta2_ref = Kp_av_df * (dtheta2_cmd - dtheta2_res);
 80030d6:	4bd7      	ldr	r3, [pc, #860]	; (8003434 <HAL_TIM_PeriodElapsedCallback+0x2764>)
 80030d8:	ed93 7a00 	vldr	s14, [r3]
 80030dc:	4bd6      	ldr	r3, [pc, #856]	; (8003438 <HAL_TIM_PeriodElapsedCallback+0x2768>)
 80030de:	edd3 7a00 	vldr	s15, [r3]
 80030e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030e6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80030ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ee:	4bd3      	ldr	r3, [pc, #844]	; (800343c <HAL_TIM_PeriodElapsedCallback+0x276c>)
 80030f0:	edc3 7a00 	vstr	s15, [r3]
        ddtheta3_ref = Kp_av_df * (dtheta3_cmd - dtheta3_res);
 80030f4:	4bd2      	ldr	r3, [pc, #840]	; (8003440 <HAL_TIM_PeriodElapsedCallback+0x2770>)
 80030f6:	ed93 7a00 	vldr	s14, [r3]
 80030fa:	4bd2      	ldr	r3, [pc, #840]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x2774>)
 80030fc:	edd3 7a00 	vldr	s15, [r3]
 8003100:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003104:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800310c:	4bce      	ldr	r3, [pc, #824]	; (8003448 <HAL_TIM_PeriodElapsedCallback+0x2778>)
 800310e:	edc3 7a00 	vstr	s15, [r3]
        ddtheta4_ref = Kp_av_df * (dtheta4_cmd - dtheta4_res);
 8003112:	4bce      	ldr	r3, [pc, #824]	; (800344c <HAL_TIM_PeriodElapsedCallback+0x277c>)
 8003114:	ed93 7a00 	vldr	s14, [r3]
 8003118:	4bcd      	ldr	r3, [pc, #820]	; (8003450 <HAL_TIM_PeriodElapsedCallback+0x2780>)
 800311a:	edd3 7a00 	vldr	s15, [r3]
 800311e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003122:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003126:	ee67 7a87 	vmul.f32	s15, s15, s14
 800312a:	4bca      	ldr	r3, [pc, #808]	; (8003454 <HAL_TIM_PeriodElapsedCallback+0x2784>)
 800312c:	edc3 7a00 	vstr	s15, [r3]
        i1_ref = M11*ddtheta1_ref / ( Gear * Ktn );
 8003130:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 8003134:	4bbe      	ldr	r3, [pc, #760]	; (8003430 <HAL_TIM_PeriodElapsedCallback+0x2760>)
 8003136:	edd3 7a00 	vldr	s15, [r3]
 800313a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800313e:	eddf 6ac7 	vldr	s13, [pc, #796]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 8003142:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003146:	4bc6      	ldr	r3, [pc, #792]	; (8003460 <HAL_TIM_PeriodElapsedCallback+0x2790>)
 8003148:	edc3 7a00 	vstr	s15, [r3]
        i2_ref = M22*ddtheta2_ref / ( Gear * Ktn );
 800314c:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 8003150:	4bba      	ldr	r3, [pc, #744]	; (800343c <HAL_TIM_PeriodElapsedCallback+0x276c>)
 8003152:	edd3 7a00 	vldr	s15, [r3]
 8003156:	ee27 7a27 	vmul.f32	s14, s14, s15
 800315a:	eddf 6ac0 	vldr	s13, [pc, #768]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 800315e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003162:	4bc0      	ldr	r3, [pc, #768]	; (8003464 <HAL_TIM_PeriodElapsedCallback+0x2794>)
 8003164:	edc3 7a00 	vstr	s15, [r3]
        i3_ref = M33*ddtheta3_ref / ( Gear * Ktn );
 8003168:	ed9f 7abb 	vldr	s14, [pc, #748]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 800316c:	4bb6      	ldr	r3, [pc, #728]	; (8003448 <HAL_TIM_PeriodElapsedCallback+0x2778>)
 800316e:	edd3 7a00 	vldr	s15, [r3]
 8003172:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003176:	eddf 6ab9 	vldr	s13, [pc, #740]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 800317a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800317e:	4bba      	ldr	r3, [pc, #744]	; (8003468 <HAL_TIM_PeriodElapsedCallback+0x2798>)
 8003180:	edc3 7a00 	vstr	s15, [r3]
        i4_ref = M44*ddtheta4_ref / ( Gear * Ktn );
 8003184:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 8003188:	4bb2      	ldr	r3, [pc, #712]	; (8003454 <HAL_TIM_PeriodElapsedCallback+0x2784>)
 800318a:	edd3 7a00 	vldr	s15, [r3]
 800318e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003192:	eddf 6ab2 	vldr	s13, [pc, #712]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 8003196:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800319a:	4bb4      	ldr	r3, [pc, #720]	; (800346c <HAL_TIM_PeriodElapsedCallback+0x279c>)
 800319c:	edc3 7a00 	vstr	s15, [r3]
        tau_dob1 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob1_pre + G_DOB * dt * Gear * Ktn * ia1_ref - G_DOB * M11 * ( dtheta1_res - dtheta1_res_pre ) );
 80031a0:	ed9f 7ab3 	vldr	s14, [pc, #716]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 80031a4:	eddf 7ab3 	vldr	s15, [pc, #716]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 80031a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80031b0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80031b4:	ee37 7b06 	vadd.f64	d7, d7, d6
 80031b8:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80031bc:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80031c0:	ed9f 7aab 	vldr	s14, [pc, #684]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 80031c4:	eddf 7aab 	vldr	s15, [pc, #684]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 80031c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031cc:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8003478 <HAL_TIM_PeriodElapsedCallback+0x27a8>
 80031d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031d4:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 800347c <HAL_TIM_PeriodElapsedCallback+0x27ac>
 80031d8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031dc:	4ba8      	ldr	r3, [pc, #672]	; (8003480 <HAL_TIM_PeriodElapsedCallback+0x27b0>)
 80031de:	edd3 7a00 	vldr	s15, [r3]
 80031e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031e6:	4ba7      	ldr	r3, [pc, #668]	; (8003484 <HAL_TIM_PeriodElapsedCallback+0x27b4>)
 80031e8:	edd3 7a00 	vldr	s15, [r3]
 80031ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031f0:	eddf 5a99 	vldr	s11, [pc, #612]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 80031f4:	eddf 7a9f 	vldr	s15, [pc, #636]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 80031f8:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80031fc:	4ba2      	ldr	r3, [pc, #648]	; (8003488 <HAL_TIM_PeriodElapsedCallback+0x27b8>)
 80031fe:	ed93 5a00 	vldr	s10, [r3]
 8003202:	4ba2      	ldr	r3, [pc, #648]	; (800348c <HAL_TIM_PeriodElapsedCallback+0x27bc>)
 8003204:	edd3 7a00 	vldr	s15, [r3]
 8003208:	ee75 7a67 	vsub.f32	s15, s10, s15
 800320c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003210:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003214:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003218:	ee26 7b07 	vmul.f64	d7, d6, d7
 800321c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003220:	4b9b      	ldr	r3, [pc, #620]	; (8003490 <HAL_TIM_PeriodElapsedCallback+0x27c0>)
 8003222:	edc3 7a00 	vstr	s15, [r3]
        tau_dob2 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob2_pre + G_DOB * dt * Gear * Ktn * ia2_ref - G_DOB * M22 * ( dtheta2_res - dtheta2_res_pre ) );
 8003226:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 800322a:	eddf 7a92 	vldr	s15, [pc, #584]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 800322e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003232:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003236:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800323a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800323e:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8003242:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8003246:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 800324a:	eddf 7a8a 	vldr	s15, [pc, #552]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 800324e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003252:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8003478 <HAL_TIM_PeriodElapsedCallback+0x27a8>
 8003256:	ee67 7a87 	vmul.f32	s15, s15, s14
 800325a:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800347c <HAL_TIM_PeriodElapsedCallback+0x27ac>
 800325e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003262:	4b8c      	ldr	r3, [pc, #560]	; (8003494 <HAL_TIM_PeriodElapsedCallback+0x27c4>)
 8003264:	edd3 7a00 	vldr	s15, [r3]
 8003268:	ee27 7a27 	vmul.f32	s14, s14, s15
 800326c:	4b8a      	ldr	r3, [pc, #552]	; (8003498 <HAL_TIM_PeriodElapsedCallback+0x27c8>)
 800326e:	edd3 7a00 	vldr	s15, [r3]
 8003272:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003276:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 800327a:	eddf 7a7e 	vldr	s15, [pc, #504]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 800327e:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8003282:	4b6d      	ldr	r3, [pc, #436]	; (8003438 <HAL_TIM_PeriodElapsedCallback+0x2768>)
 8003284:	ed93 5a00 	vldr	s10, [r3]
 8003288:	4b84      	ldr	r3, [pc, #528]	; (800349c <HAL_TIM_PeriodElapsedCallback+0x27cc>)
 800328a:	edd3 7a00 	vldr	s15, [r3]
 800328e:	ee75 7a67 	vsub.f32	s15, s10, s15
 8003292:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003296:	ee77 7a67 	vsub.f32	s15, s14, s15
 800329a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800329e:	ee26 7b07 	vmul.f64	d7, d6, d7
 80032a2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80032a6:	4b7e      	ldr	r3, [pc, #504]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x27d0>)
 80032a8:	edc3 7a00 	vstr	s15, [r3]
        tau_dob3 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob3_pre + G_DOB * dt * Gear * Ktn * ia3_ref - G_DOB * M33 * ( dtheta3_res - dtheta3_res_pre ) );
 80032ac:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 80032b0:	eddf 7a70 	vldr	s15, [pc, #448]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 80032b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032b8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80032bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80032c0:	ee37 7b06 	vadd.f64	d7, d7, d6
 80032c4:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 80032c8:	ee85 6b07 	vdiv.f64	d6, d5, d7
 80032cc:	ed9f 7a68 	vldr	s14, [pc, #416]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 80032d0:	eddf 7a68 	vldr	s15, [pc, #416]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 80032d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d8:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003478 <HAL_TIM_PeriodElapsedCallback+0x27a8>
 80032dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032e0:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800347c <HAL_TIM_PeriodElapsedCallback+0x27ac>
 80032e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80032e8:	4b6e      	ldr	r3, [pc, #440]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x27d4>)
 80032ea:	edd3 7a00 	vldr	s15, [r3]
 80032ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032f2:	4b6d      	ldr	r3, [pc, #436]	; (80034a8 <HAL_TIM_PeriodElapsedCallback+0x27d8>)
 80032f4:	edd3 7a00 	vldr	s15, [r3]
 80032f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032fc:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 8003300:	eddf 7a5c 	vldr	s15, [pc, #368]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 8003304:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8003308:	4b4e      	ldr	r3, [pc, #312]	; (8003444 <HAL_TIM_PeriodElapsedCallback+0x2774>)
 800330a:	ed93 5a00 	vldr	s10, [r3]
 800330e:	4b67      	ldr	r3, [pc, #412]	; (80034ac <HAL_TIM_PeriodElapsedCallback+0x27dc>)
 8003310:	edd3 7a00 	vldr	s15, [r3]
 8003314:	ee75 7a67 	vsub.f32	s15, s10, s15
 8003318:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800331c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003320:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003324:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003328:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800332c:	4b60      	ldr	r3, [pc, #384]	; (80034b0 <HAL_TIM_PeriodElapsedCallback+0x27e0>)
 800332e:	edc3 7a00 	vstr	s15, [r3]
        tau_dob4 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob4_pre + G_DOB * dt * Gear * Ktn * ia4_ref - G_DOB * M44 * ( dtheta4_res - dtheta4_res_pre ) );
 8003332:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 8003336:	eddf 7a4f 	vldr	s15, [pc, #316]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 800333a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800333e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003342:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8003346:	ee37 7b06 	vadd.f64	d7, d7, d6
 800334a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800334e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8003352:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8003470 <HAL_TIM_PeriodElapsedCallback+0x27a0>
 8003356:	eddf 7a47 	vldr	s15, [pc, #284]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 800335a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335e:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003478 <HAL_TIM_PeriodElapsedCallback+0x27a8>
 8003362:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003366:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800347c <HAL_TIM_PeriodElapsedCallback+0x27ac>
 800336a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800336e:	4b51      	ldr	r3, [pc, #324]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x27e4>)
 8003370:	edd3 7a00 	vldr	s15, [r3]
 8003374:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003378:	4b4f      	ldr	r3, [pc, #316]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x27e8>)
 800337a:	edd3 7a00 	vldr	s15, [r3]
 800337e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003382:	eddf 5a35 	vldr	s11, [pc, #212]	; 8003458 <HAL_TIM_PeriodElapsedCallback+0x2788>
 8003386:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8003474 <HAL_TIM_PeriodElapsedCallback+0x27a4>
 800338a:	ee65 5aa7 	vmul.f32	s11, s11, s15
 800338e:	4b30      	ldr	r3, [pc, #192]	; (8003450 <HAL_TIM_PeriodElapsedCallback+0x2780>)
 8003390:	ed93 5a00 	vldr	s10, [r3]
 8003394:	4b49      	ldr	r3, [pc, #292]	; (80034bc <HAL_TIM_PeriodElapsedCallback+0x27ec>)
 8003396:	edd3 7a00 	vldr	s15, [r3]
 800339a:	ee75 7a67 	vsub.f32	s15, s10, s15
 800339e:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80033a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80033aa:	ee26 7b07 	vmul.f64	d7, d6, d7
 80033ae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80033b2:	4b43      	ldr	r3, [pc, #268]	; (80034c0 <HAL_TIM_PeriodElapsedCallback+0x27f0>)
 80033b4:	edc3 7a00 	vstr	s15, [r3]
          tau_dob1_pre = tau_dob1;
 80033b8:	4b35      	ldr	r3, [pc, #212]	; (8003490 <HAL_TIM_PeriodElapsedCallback+0x27c0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a31      	ldr	r2, [pc, #196]	; (8003484 <HAL_TIM_PeriodElapsedCallback+0x27b4>)
 80033be:	6013      	str	r3, [r2, #0]
          tau_dob2_pre = tau_dob2;
 80033c0:	4b37      	ldr	r3, [pc, #220]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x27d0>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a34      	ldr	r2, [pc, #208]	; (8003498 <HAL_TIM_PeriodElapsedCallback+0x27c8>)
 80033c6:	6013      	str	r3, [r2, #0]
          tau_dob3_pre = tau_dob3;
 80033c8:	4b39      	ldr	r3, [pc, #228]	; (80034b0 <HAL_TIM_PeriodElapsedCallback+0x27e0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a36      	ldr	r2, [pc, #216]	; (80034a8 <HAL_TIM_PeriodElapsedCallback+0x27d8>)
 80033ce:	6013      	str	r3, [r2, #0]
          tau_dob4_pre = tau_dob4;
 80033d0:	4b3b      	ldr	r3, [pc, #236]	; (80034c0 <HAL_TIM_PeriodElapsedCallback+0x27f0>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a38      	ldr	r2, [pc, #224]	; (80034b8 <HAL_TIM_PeriodElapsedCallback+0x27e8>)
 80033d6:	6013      	str	r3, [r2, #0]
          ia1_ref_pre = ia1_ref;
 80033d8:	4b29      	ldr	r3, [pc, #164]	; (8003480 <HAL_TIM_PeriodElapsedCallback+0x27b0>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a39      	ldr	r2, [pc, #228]	; (80034c4 <HAL_TIM_PeriodElapsedCallback+0x27f4>)
 80033de:	6013      	str	r3, [r2, #0]
          ia2_ref_pre = ia2_ref;
 80033e0:	4b2c      	ldr	r3, [pc, #176]	; (8003494 <HAL_TIM_PeriodElapsedCallback+0x27c4>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a38      	ldr	r2, [pc, #224]	; (80034c8 <HAL_TIM_PeriodElapsedCallback+0x27f8>)
 80033e6:	6013      	str	r3, [r2, #0]
          ia3_ref_pre = ia3_ref;
 80033e8:	4b2e      	ldr	r3, [pc, #184]	; (80034a4 <HAL_TIM_PeriodElapsedCallback+0x27d4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a37      	ldr	r2, [pc, #220]	; (80034cc <HAL_TIM_PeriodElapsedCallback+0x27fc>)
 80033ee:	6013      	str	r3, [r2, #0]
          ia4_ref_pre = ia4_ref;
 80033f0:	4b30      	ldr	r3, [pc, #192]	; (80034b4 <HAL_TIM_PeriodElapsedCallback+0x27e4>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a36      	ldr	r2, [pc, #216]	; (80034d0 <HAL_TIM_PeriodElapsedCallback+0x2800>)
 80033f6:	6013      	str	r3, [r2, #0]
        i1_comp = tau_dob1 / ( Gear*Ktn );
 80033f8:	4b25      	ldr	r3, [pc, #148]	; (8003490 <HAL_TIM_PeriodElapsedCallback+0x27c0>)
 80033fa:	ed93 7a00 	vldr	s14, [r3]
 80033fe:	eddf 6a17 	vldr	s13, [pc, #92]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 8003402:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003406:	4b33      	ldr	r3, [pc, #204]	; (80034d4 <HAL_TIM_PeriodElapsedCallback+0x2804>)
 8003408:	edc3 7a00 	vstr	s15, [r3]
        i2_comp = tau_dob2 / ( Gear*Ktn );
 800340c:	4b24      	ldr	r3, [pc, #144]	; (80034a0 <HAL_TIM_PeriodElapsedCallback+0x27d0>)
 800340e:	ed93 7a00 	vldr	s14, [r3]
 8003412:	eddf 6a12 	vldr	s13, [pc, #72]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 8003416:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800341a:	4b2f      	ldr	r3, [pc, #188]	; (80034d8 <HAL_TIM_PeriodElapsedCallback+0x2808>)
 800341c:	edc3 7a00 	vstr	s15, [r3]
        i3_comp = tau_dob3 / ( Gear*Ktn );
 8003420:	4b23      	ldr	r3, [pc, #140]	; (80034b0 <HAL_TIM_PeriodElapsedCallback+0x27e0>)
 8003422:	ed93 7a00 	vldr	s14, [r3]
 8003426:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800345c <HAL_TIM_PeriodElapsedCallback+0x278c>
 800342a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800342e:	e055      	b.n	80034dc <HAL_TIM_PeriodElapsedCallback+0x280c>
 8003430:	20000298 	.word	0x20000298
 8003434:	200002ac 	.word	0x200002ac
 8003438:	2000025c 	.word	0x2000025c
 800343c:	2000029c 	.word	0x2000029c
 8003440:	200002b0 	.word	0x200002b0
 8003444:	20000260 	.word	0x20000260
 8003448:	200002a0 	.word	0x200002a0
 800344c:	200002b4 	.word	0x200002b4
 8003450:	20000264 	.word	0x20000264
 8003454:	200002a4 	.word	0x200002a4
 8003458:	3b8a4bfc 	.word	0x3b8a4bfc
 800345c:	3f5b8bac 	.word	0x3f5b8bac
 8003460:	200002b8 	.word	0x200002b8
 8003464:	200002bc 	.word	0x200002bc
 8003468:	200002c0 	.word	0x200002c0
 800346c:	200002c4 	.word	0x200002c4
 8003470:	3a83126f 	.word	0x3a83126f
 8003474:	42480000 	.word	0x42480000
 8003478:	42800000 	.word	0x42800000
 800347c:	3c5b8bac 	.word	0x3c5b8bac
 8003480:	200002c8 	.word	0x200002c8
 8003484:	20000368 	.word	0x20000368
 8003488:	20000258 	.word	0x20000258
 800348c:	20000268 	.word	0x20000268
 8003490:	20000358 	.word	0x20000358
 8003494:	200002cc 	.word	0x200002cc
 8003498:	2000036c 	.word	0x2000036c
 800349c:	2000026c 	.word	0x2000026c
 80034a0:	2000035c 	.word	0x2000035c
 80034a4:	200002d0 	.word	0x200002d0
 80034a8:	20000370 	.word	0x20000370
 80034ac:	20000270 	.word	0x20000270
 80034b0:	20000360 	.word	0x20000360
 80034b4:	200002d4 	.word	0x200002d4
 80034b8:	20000374 	.word	0x20000374
 80034bc:	20000274 	.word	0x20000274
 80034c0:	20000364 	.word	0x20000364
 80034c4:	200002d8 	.word	0x200002d8
 80034c8:	200002dc 	.word	0x200002dc
 80034cc:	200002e0 	.word	0x200002e0
 80034d0:	200002e4 	.word	0x200002e4
 80034d4:	20000378 	.word	0x20000378
 80034d8:	2000037c 	.word	0x2000037c
 80034dc:	4bbe      	ldr	r3, [pc, #760]	; (80037d8 <HAL_TIM_PeriodElapsedCallback+0x2b08>)
 80034de:	edc3 7a00 	vstr	s15, [r3]
        i4_comp = tau_dob4 / ( Gear*Ktn );
 80034e2:	4bbe      	ldr	r3, [pc, #760]	; (80037dc <HAL_TIM_PeriodElapsedCallback+0x2b0c>)
 80034e4:	ed93 7a00 	vldr	s14, [r3]
 80034e8:	eddf 6abd 	vldr	s13, [pc, #756]	; 80037e0 <HAL_TIM_PeriodElapsedCallback+0x2b10>
 80034ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034f0:	4bbc      	ldr	r3, [pc, #752]	; (80037e4 <HAL_TIM_PeriodElapsedCallback+0x2b14>)
 80034f2:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob1 = integral_tau_dfob1 - M11 * G_DFOB * dtheta1_res - M12 * G_DFOB * dtheta2_res - M13 * G_DFOB * dtheta3_res - M14 * G_DFOB * dtheta4_res;// * Continuous
 80034f6:	4bbc      	ldr	r3, [pc, #752]	; (80037e8 <HAL_TIM_PeriodElapsedCallback+0x2b18>)
 80034f8:	ed93 7a00 	vldr	s14, [r3]
 80034fc:	eddf 6abb 	vldr	s13, [pc, #748]	; 80037ec <HAL_TIM_PeriodElapsedCallback+0x2b1c>
 8003500:	eddf 7abb 	vldr	s15, [pc, #748]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003504:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003508:	4bba      	ldr	r3, [pc, #744]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2b24>)
 800350a:	edd3 7a00 	vldr	s15, [r3]
 800350e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003512:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003516:	eddf 6ab8 	vldr	s13, [pc, #736]	; 80037f8 <HAL_TIM_PeriodElapsedCallback+0x2b28>
 800351a:	eddf 7ab5 	vldr	s15, [pc, #724]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 800351e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003522:	4bb6      	ldr	r3, [pc, #728]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x2b2c>)
 8003524:	edd3 7a00 	vldr	s15, [r3]
 8003528:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800352c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003530:	eddf 6ab3 	vldr	s13, [pc, #716]	; 8003800 <HAL_TIM_PeriodElapsedCallback+0x2b30>
 8003534:	eddf 7aae 	vldr	s15, [pc, #696]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003538:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800353c:	4bb1      	ldr	r3, [pc, #708]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x2b34>)
 800353e:	edd3 7a00 	vldr	s15, [r3]
 8003542:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003546:	ee37 7a67 	vsub.f32	s14, s14, s15
 800354a:	eddf 6aaf 	vldr	s13, [pc, #700]	; 8003808 <HAL_TIM_PeriodElapsedCallback+0x2b38>
 800354e:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003552:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003556:	4bad      	ldr	r3, [pc, #692]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x2b3c>)
 8003558:	edd3 7a00 	vldr	s15, [r3]
 800355c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003564:	4baa      	ldr	r3, [pc, #680]	; (8003810 <HAL_TIM_PeriodElapsedCallback+0x2b40>)
 8003566:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob2 = integral_tau_dfob2 - M21 * G_DFOB * dtheta1_res - M22 * G_DFOB * dtheta2_res - M23 * G_DFOB * dtheta3_res - M24 * G_DFOB * dtheta4_res;// * Continuous
 800356a:	4baa      	ldr	r3, [pc, #680]	; (8003814 <HAL_TIM_PeriodElapsedCallback+0x2b44>)
 800356c:	ed93 7a00 	vldr	s14, [r3]
 8003570:	eddf 6aa1 	vldr	s13, [pc, #644]	; 80037f8 <HAL_TIM_PeriodElapsedCallback+0x2b28>
 8003574:	eddf 7a9e 	vldr	s15, [pc, #632]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003578:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800357c:	4b9d      	ldr	r3, [pc, #628]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2b24>)
 800357e:	edd3 7a00 	vldr	s15, [r3]
 8003582:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003586:	ee37 7a67 	vsub.f32	s14, s14, s15
 800358a:	eddf 6a98 	vldr	s13, [pc, #608]	; 80037ec <HAL_TIM_PeriodElapsedCallback+0x2b1c>
 800358e:	eddf 7a98 	vldr	s15, [pc, #608]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003592:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003596:	4b99      	ldr	r3, [pc, #612]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x2b2c>)
 8003598:	edd3 7a00 	vldr	s15, [r3]
 800359c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035a4:	eddf 6a98 	vldr	s13, [pc, #608]	; 8003808 <HAL_TIM_PeriodElapsedCallback+0x2b38>
 80035a8:	eddf 7a91 	vldr	s15, [pc, #580]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 80035ac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035b0:	4b94      	ldr	r3, [pc, #592]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x2b34>)
 80035b2:	edd3 7a00 	vldr	s15, [r3]
 80035b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035be:	eddf 6a90 	vldr	s13, [pc, #576]	; 8003800 <HAL_TIM_PeriodElapsedCallback+0x2b30>
 80035c2:	eddf 7a8b 	vldr	s15, [pc, #556]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 80035c6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035ca:	4b90      	ldr	r3, [pc, #576]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x2b3c>)
 80035cc:	edd3 7a00 	vldr	s15, [r3]
 80035d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d8:	4b8f      	ldr	r3, [pc, #572]	; (8003818 <HAL_TIM_PeriodElapsedCallback+0x2b48>)
 80035da:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob3 = integral_tau_dfob3 - M31 * G_DFOB * dtheta1_res - M32 * G_DFOB * dtheta2_res - M33 * G_DFOB * dtheta3_res - M34 * G_DFOB * dtheta4_res;// * Continuous
 80035de:	4b8f      	ldr	r3, [pc, #572]	; (800381c <HAL_TIM_PeriodElapsedCallback+0x2b4c>)
 80035e0:	ed93 7a00 	vldr	s14, [r3]
 80035e4:	eddf 6a86 	vldr	s13, [pc, #536]	; 8003800 <HAL_TIM_PeriodElapsedCallback+0x2b30>
 80035e8:	eddf 7a81 	vldr	s15, [pc, #516]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 80035ec:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80035f0:	4b80      	ldr	r3, [pc, #512]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2b24>)
 80035f2:	edd3 7a00 	vldr	s15, [r3]
 80035f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035fe:	eddf 6a82 	vldr	s13, [pc, #520]	; 8003808 <HAL_TIM_PeriodElapsedCallback+0x2b38>
 8003602:	eddf 7a7b 	vldr	s15, [pc, #492]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003606:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800360a:	4b7c      	ldr	r3, [pc, #496]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x2b2c>)
 800360c:	edd3 7a00 	vldr	s15, [r3]
 8003610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003614:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003618:	eddf 6a74 	vldr	s13, [pc, #464]	; 80037ec <HAL_TIM_PeriodElapsedCallback+0x2b1c>
 800361c:	eddf 7a74 	vldr	s15, [pc, #464]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003620:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003624:	4b77      	ldr	r3, [pc, #476]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x2b34>)
 8003626:	edd3 7a00 	vldr	s15, [r3]
 800362a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003632:	eddf 6a71 	vldr	s13, [pc, #452]	; 80037f8 <HAL_TIM_PeriodElapsedCallback+0x2b28>
 8003636:	eddf 7a6e 	vldr	s15, [pc, #440]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 800363a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800363e:	4b73      	ldr	r3, [pc, #460]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x2b3c>)
 8003640:	edd3 7a00 	vldr	s15, [r3]
 8003644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003648:	ee77 7a67 	vsub.f32	s15, s14, s15
 800364c:	4b74      	ldr	r3, [pc, #464]	; (8003820 <HAL_TIM_PeriodElapsedCallback+0x2b50>)
 800364e:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob4 = integral_tau_dfob4 - M41 * G_DFOB * dtheta1_res - M42 * G_DFOB * dtheta2_res - M43 * G_DFOB * dtheta3_res - M44 * G_DFOB * dtheta4_res;// * Continuous
 8003652:	4b74      	ldr	r3, [pc, #464]	; (8003824 <HAL_TIM_PeriodElapsedCallback+0x2b54>)
 8003654:	ed93 7a00 	vldr	s14, [r3]
 8003658:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8003808 <HAL_TIM_PeriodElapsedCallback+0x2b38>
 800365c:	eddf 7a64 	vldr	s15, [pc, #400]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003660:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003664:	4b63      	ldr	r3, [pc, #396]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2b24>)
 8003666:	edd3 7a00 	vldr	s15, [r3]
 800366a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800366e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003672:	eddf 6a63 	vldr	s13, [pc, #396]	; 8003800 <HAL_TIM_PeriodElapsedCallback+0x2b30>
 8003676:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 800367a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800367e:	4b5f      	ldr	r3, [pc, #380]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x2b2c>)
 8003680:	edd3 7a00 	vldr	s15, [r3]
 8003684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003688:	ee37 7a67 	vsub.f32	s14, s14, s15
 800368c:	eddf 6a5a 	vldr	s13, [pc, #360]	; 80037f8 <HAL_TIM_PeriodElapsedCallback+0x2b28>
 8003690:	eddf 7a57 	vldr	s15, [pc, #348]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 8003694:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003698:	4b5a      	ldr	r3, [pc, #360]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x2b34>)
 800369a:	edd3 7a00 	vldr	s15, [r3]
 800369e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036a6:	eddf 6a51 	vldr	s13, [pc, #324]	; 80037ec <HAL_TIM_PeriodElapsedCallback+0x2b1c>
 80036aa:	eddf 7a51 	vldr	s15, [pc, #324]	; 80037f0 <HAL_TIM_PeriodElapsedCallback+0x2b20>
 80036ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80036b2:	4b56      	ldr	r3, [pc, #344]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x2b3c>)
 80036b4:	edd3 7a00 	vldr	s15, [r3]
 80036b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036c0:	4b59      	ldr	r3, [pc, #356]	; (8003828 <HAL_TIM_PeriodElapsedCallback+0x2b58>)
 80036c2:	edc3 7a00 	vstr	s15, [r3]
        switch(direc1){
 80036c6:	4b59      	ldr	r3, [pc, #356]	; (800382c <HAL_TIM_PeriodElapsedCallback+0x2b5c>)
 80036c8:	f993 3000 	ldrsb.w	r3, [r3]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d002      	beq.n	80036d6 <HAL_TIM_PeriodElapsedCallback+0x2a06>
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	d00f      	beq.n	80036f4 <HAL_TIM_PeriodElapsedCallback+0x2a24>
 80036d4:	e01d      	b.n	8003712 <HAL_TIM_PeriodElapsedCallback+0x2a42>
            tau_fric1 = F1_plus + D1_plus * dtheta1_res;
 80036d6:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8003830 <HAL_TIM_PeriodElapsedCallback+0x2b60>
 80036da:	4b46      	ldr	r3, [pc, #280]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2b24>)
 80036dc:	edd3 7a00 	vldr	s15, [r3]
 80036e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036e4:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8003834 <HAL_TIM_PeriodElapsedCallback+0x2b64>
 80036e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80036ec:	4b52      	ldr	r3, [pc, #328]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0x2b68>)
 80036ee:	edc3 7a00 	vstr	s15, [r3]
            break;
 80036f2:	e00e      	b.n	8003712 <HAL_TIM_PeriodElapsedCallback+0x2a42>
            tau_fric1 = F1_minus + D1_minus * dtheta1_res;
 80036f4:	ed9f 7a51 	vldr	s14, [pc, #324]	; 800383c <HAL_TIM_PeriodElapsedCallback+0x2b6c>
 80036f8:	4b3e      	ldr	r3, [pc, #248]	; (80037f4 <HAL_TIM_PeriodElapsedCallback+0x2b24>)
 80036fa:	edd3 7a00 	vldr	s15, [r3]
 80036fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003702:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003840 <HAL_TIM_PeriodElapsedCallback+0x2b70>
 8003706:	ee77 7a87 	vadd.f32	s15, s15, s14
 800370a:	4b4b      	ldr	r3, [pc, #300]	; (8003838 <HAL_TIM_PeriodElapsedCallback+0x2b68>)
 800370c:	edc3 7a00 	vstr	s15, [r3]
            break;
 8003710:	bf00      	nop
        switch(direc2){
 8003712:	4b4c      	ldr	r3, [pc, #304]	; (8003844 <HAL_TIM_PeriodElapsedCallback+0x2b74>)
 8003714:	f993 3000 	ldrsb.w	r3, [r3]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d002      	beq.n	8003722 <HAL_TIM_PeriodElapsedCallback+0x2a52>
 800371c:	2b01      	cmp	r3, #1
 800371e:	d00f      	beq.n	8003740 <HAL_TIM_PeriodElapsedCallback+0x2a70>
 8003720:	e01d      	b.n	800375e <HAL_TIM_PeriodElapsedCallback+0x2a8e>
            tau_fric2 = F2_plus + D2_plus * dtheta2_res;
 8003722:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8003848 <HAL_TIM_PeriodElapsedCallback+0x2b78>
 8003726:	4b35      	ldr	r3, [pc, #212]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x2b2c>)
 8003728:	edd3 7a00 	vldr	s15, [r3]
 800372c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003730:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800384c <HAL_TIM_PeriodElapsedCallback+0x2b7c>
 8003734:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003738:	4b45      	ldr	r3, [pc, #276]	; (8003850 <HAL_TIM_PeriodElapsedCallback+0x2b80>)
 800373a:	edc3 7a00 	vstr	s15, [r3]
            break;
 800373e:	e00e      	b.n	800375e <HAL_TIM_PeriodElapsedCallback+0x2a8e>
            tau_fric2 = F2_minus + D2_minus * dtheta2_res;
 8003740:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8003854 <HAL_TIM_PeriodElapsedCallback+0x2b84>
 8003744:	4b2d      	ldr	r3, [pc, #180]	; (80037fc <HAL_TIM_PeriodElapsedCallback+0x2b2c>)
 8003746:	edd3 7a00 	vldr	s15, [r3]
 800374a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800374e:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8003858 <HAL_TIM_PeriodElapsedCallback+0x2b88>
 8003752:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003756:	4b3e      	ldr	r3, [pc, #248]	; (8003850 <HAL_TIM_PeriodElapsedCallback+0x2b80>)
 8003758:	edc3 7a00 	vstr	s15, [r3]
            break;
 800375c:	bf00      	nop
        switch(direc3){
 800375e:	4b3f      	ldr	r3, [pc, #252]	; (800385c <HAL_TIM_PeriodElapsedCallback+0x2b8c>)
 8003760:	f993 3000 	ldrsb.w	r3, [r3]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <HAL_TIM_PeriodElapsedCallback+0x2a9e>
 8003768:	2b01      	cmp	r3, #1
 800376a:	d00f      	beq.n	800378c <HAL_TIM_PeriodElapsedCallback+0x2abc>
 800376c:	e01d      	b.n	80037aa <HAL_TIM_PeriodElapsedCallback+0x2ada>
            tau_fric3 = F3_plus + D3_plus * dtheta3_res;
 800376e:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003860 <HAL_TIM_PeriodElapsedCallback+0x2b90>
 8003772:	4b24      	ldr	r3, [pc, #144]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x2b34>)
 8003774:	edd3 7a00 	vldr	s15, [r3]
 8003778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800377c:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8003864 <HAL_TIM_PeriodElapsedCallback+0x2b94>
 8003780:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003784:	4b38      	ldr	r3, [pc, #224]	; (8003868 <HAL_TIM_PeriodElapsedCallback+0x2b98>)
 8003786:	edc3 7a00 	vstr	s15, [r3]
            break;
 800378a:	e00e      	b.n	80037aa <HAL_TIM_PeriodElapsedCallback+0x2ada>
            tau_fric3 = F3_minus + D3_minus * dtheta3_res;
 800378c:	ed9f 7a37 	vldr	s14, [pc, #220]	; 800386c <HAL_TIM_PeriodElapsedCallback+0x2b9c>
 8003790:	4b1c      	ldr	r3, [pc, #112]	; (8003804 <HAL_TIM_PeriodElapsedCallback+0x2b34>)
 8003792:	edd3 7a00 	vldr	s15, [r3]
 8003796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800379a:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003870 <HAL_TIM_PeriodElapsedCallback+0x2ba0>
 800379e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037a2:	4b31      	ldr	r3, [pc, #196]	; (8003868 <HAL_TIM_PeriodElapsedCallback+0x2b98>)
 80037a4:	edc3 7a00 	vstr	s15, [r3]
            break;
 80037a8:	bf00      	nop
        switch(direc4){
 80037aa:	4b32      	ldr	r3, [pc, #200]	; (8003874 <HAL_TIM_PeriodElapsedCallback+0x2ba4>)
 80037ac:	f993 3000 	ldrsb.w	r3, [r3]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_TIM_PeriodElapsedCallback+0x2aea>
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d067      	beq.n	8003888 <HAL_TIM_PeriodElapsedCallback+0x2bb8>
 80037b8:	e075      	b.n	80038a6 <HAL_TIM_PeriodElapsedCallback+0x2bd6>
            tau_fric4 = F4_plus + D4_plus * dtheta4_res;
 80037ba:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8003878 <HAL_TIM_PeriodElapsedCallback+0x2ba8>
 80037be:	4b13      	ldr	r3, [pc, #76]	; (800380c <HAL_TIM_PeriodElapsedCallback+0x2b3c>)
 80037c0:	edd3 7a00 	vldr	s15, [r3]
 80037c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037c8:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800387c <HAL_TIM_PeriodElapsedCallback+0x2bac>
 80037cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037d0:	4b2b      	ldr	r3, [pc, #172]	; (8003880 <HAL_TIM_PeriodElapsedCallback+0x2bb0>)
 80037d2:	edc3 7a00 	vstr	s15, [r3]
            break;
 80037d6:	e066      	b.n	80038a6 <HAL_TIM_PeriodElapsedCallback+0x2bd6>
 80037d8:	20000380 	.word	0x20000380
 80037dc:	20000364 	.word	0x20000364
 80037e0:	3f5b8bac 	.word	0x3f5b8bac
 80037e4:	20000384 	.word	0x20000384
 80037e8:	200003a8 	.word	0x200003a8
 80037ec:	3b8a4bfc 	.word	0x3b8a4bfc
 80037f0:	42480000 	.word	0x42480000
 80037f4:	20000258 	.word	0x20000258
 80037f8:	39220502 	.word	0x39220502
 80037fc:	2000025c 	.word	0x2000025c
 8003800:	3aceaa7d 	.word	0x3aceaa7d
 8003804:	20000260 	.word	0x20000260
 8003808:	b9220502 	.word	0xb9220502
 800380c:	20000264 	.word	0x20000264
 8003810:	20000388 	.word	0x20000388
 8003814:	200003ac 	.word	0x200003ac
 8003818:	2000038c 	.word	0x2000038c
 800381c:	200003b0 	.word	0x200003b0
 8003820:	20000390 	.word	0x20000390
 8003824:	200003b4 	.word	0x200003b4
 8003828:	20000394 	.word	0x20000394
 800382c:	20000232 	.word	0x20000232
 8003830:	3a03126f 	.word	0x3a03126f
 8003834:	3c8db8bb 	.word	0x3c8db8bb
 8003838:	200003d4 	.word	0x200003d4
 800383c:	3a1d4952 	.word	0x3a1d4952
 8003840:	bd2dab9f 	.word	0xbd2dab9f
 8003844:	20000233 	.word	0x20000233
 8003848:	39d1b717 	.word	0x39d1b717
 800384c:	3ca8c155 	.word	0x3ca8c155
 8003850:	200003d8 	.word	0x200003d8
 8003854:	36eae18b 	.word	0x36eae18b
 8003858:	bd571d1d 	.word	0xbd571d1d
 800385c:	20000234 	.word	0x20000234
 8003860:	3a902de0 	.word	0x3a902de0
 8003864:	3d202752 	.word	0x3d202752
 8003868:	200003dc 	.word	0x200003dc
 800386c:	3b09a027 	.word	0x3b09a027
 8003870:	bd81a36e 	.word	0xbd81a36e
 8003874:	20000235 	.word	0x20000235
 8003878:	3a9d4952 	.word	0x3a9d4952
 800387c:	3ce21965 	.word	0x3ce21965
 8003880:	200003e0 	.word	0x200003e0
 8003884:	3a83126f 	.word	0x3a83126f
            tau_fric4 = F4_minus + D4_minus * dtheta4_res;
 8003888:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8003884 <HAL_TIM_PeriodElapsedCallback+0x2bb4>
 800388c:	4bde      	ldr	r3, [pc, #888]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 800388e:	edd3 7a00 	vldr	s15, [r3]
 8003892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003896:	ed9f 7add 	vldr	s14, [pc, #884]	; 8003c0c <HAL_TIM_PeriodElapsedCallback+0x2f3c>
 800389a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800389e:	4bdc      	ldr	r3, [pc, #880]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x2f40>)
 80038a0:	edc3 7a00 	vstr	s15, [r3]
            break;
 80038a4:	bf00      	nop
        if( dtheta1_res < 0.5 && dtheta1_res > -0.5 ) tau_fric1 = 0.0;
 80038a6:	4bdb      	ldr	r3, [pc, #876]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x2f44>)
 80038a8:	edd3 7a00 	vldr	s15, [r3]
 80038ac:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80038b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038b8:	d50d      	bpl.n	80038d6 <HAL_TIM_PeriodElapsedCallback+0x2c06>
 80038ba:	4bd6      	ldr	r3, [pc, #856]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x2f44>)
 80038bc:	edd3 7a00 	vldr	s15, [r3]
 80038c0:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80038c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038cc:	dd03      	ble.n	80038d6 <HAL_TIM_PeriodElapsedCallback+0x2c06>
 80038ce:	4bd2      	ldr	r3, [pc, #840]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x2f48>)
 80038d0:	f04f 0200 	mov.w	r2, #0
 80038d4:	601a      	str	r2, [r3, #0]
        if( dtheta2_res < 0.5 && dtheta2_res > -0.5 ) tau_fric2 = 0.0;
 80038d6:	4bd1      	ldr	r3, [pc, #836]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x2f4c>)
 80038d8:	edd3 7a00 	vldr	s15, [r3]
 80038dc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80038e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038e8:	d50d      	bpl.n	8003906 <HAL_TIM_PeriodElapsedCallback+0x2c36>
 80038ea:	4bcc      	ldr	r3, [pc, #816]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x2f4c>)
 80038ec:	edd3 7a00 	vldr	s15, [r3]
 80038f0:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80038f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fc:	dd03      	ble.n	8003906 <HAL_TIM_PeriodElapsedCallback+0x2c36>
 80038fe:	4bc8      	ldr	r3, [pc, #800]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0x2f50>)
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	601a      	str	r2, [r3, #0]
        if( dtheta3_res < 0.5 && dtheta3_res > -0.5 ) tau_fric3 = 0.0;
 8003906:	4bc7      	ldr	r3, [pc, #796]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x2f54>)
 8003908:	edd3 7a00 	vldr	s15, [r3]
 800390c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003910:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003918:	d50d      	bpl.n	8003936 <HAL_TIM_PeriodElapsedCallback+0x2c66>
 800391a:	4bc2      	ldr	r3, [pc, #776]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x2f54>)
 800391c:	edd3 7a00 	vldr	s15, [r3]
 8003920:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8003924:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800392c:	dd03      	ble.n	8003936 <HAL_TIM_PeriodElapsedCallback+0x2c66>
 800392e:	4bbe      	ldr	r3, [pc, #760]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x2f58>)
 8003930:	f04f 0200 	mov.w	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
        if( dtheta4_res < 0.5 && dtheta4_res > -0.5 ) tau_fric4 = 0.0;
 8003936:	4bb4      	ldr	r3, [pc, #720]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 8003938:	edd3 7a00 	vldr	s15, [r3]
 800393c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003940:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003948:	d50d      	bpl.n	8003966 <HAL_TIM_PeriodElapsedCallback+0x2c96>
 800394a:	4baf      	ldr	r3, [pc, #700]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 800394c:	edd3 7a00 	vldr	s15, [r3]
 8003950:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8003954:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800395c:	dd03      	ble.n	8003966 <HAL_TIM_PeriodElapsedCallback+0x2c96>
 800395e:	4bac      	ldr	r3, [pc, #688]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x2f40>)
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
        integral_tau_dfob1 = integral_tau_dfob1 + ( Gear * Ktn * ia1_ref + M11*G_DFOB*dtheta1_res + M12*G_DFOB*dtheta2_res + M13*G_DFOB*dtheta3_res + M14*G_DFOB*dtheta4_res - tau_fric1 - integral_tau_dfob1) * G_DFOB * dt;
 8003966:	4bb1      	ldr	r3, [pc, #708]	; (8003c2c <HAL_TIM_PeriodElapsedCallback+0x2f5c>)
 8003968:	edd3 7a00 	vldr	s15, [r3]
 800396c:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8003c30 <HAL_TIM_PeriodElapsedCallback+0x2f60>
 8003970:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003974:	eddf 6aaf 	vldr	s13, [pc, #700]	; 8003c34 <HAL_TIM_PeriodElapsedCallback+0x2f64>
 8003978:	eddf 7aaf 	vldr	s15, [pc, #700]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 800397c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003980:	4ba4      	ldr	r3, [pc, #656]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x2f44>)
 8003982:	edd3 7a00 	vldr	s15, [r3]
 8003986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800398a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800398e:	eddf 6aab 	vldr	s13, [pc, #684]	; 8003c3c <HAL_TIM_PeriodElapsedCallback+0x2f6c>
 8003992:	eddf 7aa9 	vldr	s15, [pc, #676]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003996:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800399a:	4ba0      	ldr	r3, [pc, #640]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x2f4c>)
 800399c:	edd3 7a00 	vldr	s15, [r3]
 80039a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039a8:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8003c40 <HAL_TIM_PeriodElapsedCallback+0x2f70>
 80039ac:	eddf 7aa2 	vldr	s15, [pc, #648]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 80039b0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80039b4:	4b9b      	ldr	r3, [pc, #620]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x2f54>)
 80039b6:	edd3 7a00 	vldr	s15, [r3]
 80039ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039c2:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8003c44 <HAL_TIM_PeriodElapsedCallback+0x2f74>
 80039c6:	eddf 7a9c 	vldr	s15, [pc, #624]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 80039ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80039ce:	4b8e      	ldr	r3, [pc, #568]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 80039d0:	edd3 7a00 	vldr	s15, [r3]
 80039d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80039dc:	4b8e      	ldr	r3, [pc, #568]	; (8003c18 <HAL_TIM_PeriodElapsedCallback+0x2f48>)
 80039de:	edd3 7a00 	vldr	s15, [r3]
 80039e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80039e6:	4b98      	ldr	r3, [pc, #608]	; (8003c48 <HAL_TIM_PeriodElapsedCallback+0x2f78>)
 80039e8:	edd3 7a00 	vldr	s15, [r3]
 80039ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039f0:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 80039f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039f8:	ed9f 7a94 	vldr	s14, [pc, #592]	; 8003c4c <HAL_TIM_PeriodElapsedCallback+0x2f7c>
 80039fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a00:	4b91      	ldr	r3, [pc, #580]	; (8003c48 <HAL_TIM_PeriodElapsedCallback+0x2f78>)
 8003a02:	edd3 7a00 	vldr	s15, [r3]
 8003a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a0a:	4b8f      	ldr	r3, [pc, #572]	; (8003c48 <HAL_TIM_PeriodElapsedCallback+0x2f78>)
 8003a0c:	edc3 7a00 	vstr	s15, [r3]
        integral_tau_dfob2 = integral_tau_dfob2 + ( Gear * Ktn * ia2_ref + M21*G_DFOB*dtheta1_res + M22*G_DFOB*dtheta2_res + M23*G_DFOB*dtheta3_res + M24*G_DFOB*dtheta4_res - tau_fric2 - integral_tau_dfob2) * G_DFOB * dt;
 8003a10:	4b8f      	ldr	r3, [pc, #572]	; (8003c50 <HAL_TIM_PeriodElapsedCallback+0x2f80>)
 8003a12:	edd3 7a00 	vldr	s15, [r3]
 8003a16:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8003c30 <HAL_TIM_PeriodElapsedCallback+0x2f60>
 8003a1a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003a1e:	eddf 6a87 	vldr	s13, [pc, #540]	; 8003c3c <HAL_TIM_PeriodElapsedCallback+0x2f6c>
 8003a22:	eddf 7a85 	vldr	s15, [pc, #532]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003a26:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003a2a:	4b7a      	ldr	r3, [pc, #488]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x2f44>)
 8003a2c:	edd3 7a00 	vldr	s15, [r3]
 8003a30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a38:	eddf 6a7e 	vldr	s13, [pc, #504]	; 8003c34 <HAL_TIM_PeriodElapsedCallback+0x2f64>
 8003a3c:	eddf 7a7e 	vldr	s15, [pc, #504]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003a40:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003a44:	4b75      	ldr	r3, [pc, #468]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x2f4c>)
 8003a46:	edd3 7a00 	vldr	s15, [r3]
 8003a4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a52:	eddf 6a7c 	vldr	s13, [pc, #496]	; 8003c44 <HAL_TIM_PeriodElapsedCallback+0x2f74>
 8003a56:	eddf 7a78 	vldr	s15, [pc, #480]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003a5a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003a5e:	4b71      	ldr	r3, [pc, #452]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x2f54>)
 8003a60:	edd3 7a00 	vldr	s15, [r3]
 8003a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a6c:	eddf 6a74 	vldr	s13, [pc, #464]	; 8003c40 <HAL_TIM_PeriodElapsedCallback+0x2f70>
 8003a70:	eddf 7a71 	vldr	s15, [pc, #452]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003a74:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003a78:	4b63      	ldr	r3, [pc, #396]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 8003a7a:	edd3 7a00 	vldr	s15, [r3]
 8003a7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a86:	4b66      	ldr	r3, [pc, #408]	; (8003c20 <HAL_TIM_PeriodElapsedCallback+0x2f50>)
 8003a88:	edd3 7a00 	vldr	s15, [r3]
 8003a8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003a90:	4b70      	ldr	r3, [pc, #448]	; (8003c54 <HAL_TIM_PeriodElapsedCallback+0x2f84>)
 8003a92:	edd3 7a00 	vldr	s15, [r3]
 8003a96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a9a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003aa2:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8003c4c <HAL_TIM_PeriodElapsedCallback+0x2f7c>
 8003aa6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003aaa:	4b6a      	ldr	r3, [pc, #424]	; (8003c54 <HAL_TIM_PeriodElapsedCallback+0x2f84>)
 8003aac:	edd3 7a00 	vldr	s15, [r3]
 8003ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ab4:	4b67      	ldr	r3, [pc, #412]	; (8003c54 <HAL_TIM_PeriodElapsedCallback+0x2f84>)
 8003ab6:	edc3 7a00 	vstr	s15, [r3]
        integral_tau_dfob3 = integral_tau_dfob3 + ( Gear * Ktn * ia3_ref + M31*G_DFOB*dtheta1_res + M32*G_DFOB*dtheta2_res + M33*G_DFOB*dtheta3_res + M34*G_DFOB*dtheta4_res - tau_fric3 - integral_tau_dfob3) * G_DFOB * dt;
 8003aba:	4b67      	ldr	r3, [pc, #412]	; (8003c58 <HAL_TIM_PeriodElapsedCallback+0x2f88>)
 8003abc:	edd3 7a00 	vldr	s15, [r3]
 8003ac0:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8003c30 <HAL_TIM_PeriodElapsedCallback+0x2f60>
 8003ac4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003ac8:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8003c40 <HAL_TIM_PeriodElapsedCallback+0x2f70>
 8003acc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003ad0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003ad4:	4b4f      	ldr	r3, [pc, #316]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x2f44>)
 8003ad6:	edd3 7a00 	vldr	s15, [r3]
 8003ada:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ade:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ae2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003c44 <HAL_TIM_PeriodElapsedCallback+0x2f74>
 8003ae6:	eddf 7a54 	vldr	s15, [pc, #336]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003aea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003aee:	4b4b      	ldr	r3, [pc, #300]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x2f4c>)
 8003af0:	edd3 7a00 	vldr	s15, [r3]
 8003af4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003af8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003afc:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8003c34 <HAL_TIM_PeriodElapsedCallback+0x2f64>
 8003b00:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003b04:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003b08:	4b46      	ldr	r3, [pc, #280]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x2f54>)
 8003b0a:	edd3 7a00 	vldr	s15, [r3]
 8003b0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b12:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b16:	eddf 6a49 	vldr	s13, [pc, #292]	; 8003c3c <HAL_TIM_PeriodElapsedCallback+0x2f6c>
 8003b1a:	eddf 7a47 	vldr	s15, [pc, #284]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003b1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003b22:	4b39      	ldr	r3, [pc, #228]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 8003b24:	edd3 7a00 	vldr	s15, [r3]
 8003b28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b30:	4b3d      	ldr	r3, [pc, #244]	; (8003c28 <HAL_TIM_PeriodElapsedCallback+0x2f58>)
 8003b32:	edd3 7a00 	vldr	s15, [r3]
 8003b36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003b3a:	4b48      	ldr	r3, [pc, #288]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x2f8c>)
 8003b3c:	edd3 7a00 	vldr	s15, [r3]
 8003b40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b44:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003b48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b4c:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003c4c <HAL_TIM_PeriodElapsedCallback+0x2f7c>
 8003b50:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b54:	4b41      	ldr	r3, [pc, #260]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x2f8c>)
 8003b56:	edd3 7a00 	vldr	s15, [r3]
 8003b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b5e:	4b3f      	ldr	r3, [pc, #252]	; (8003c5c <HAL_TIM_PeriodElapsedCallback+0x2f8c>)
 8003b60:	edc3 7a00 	vstr	s15, [r3]
        integral_tau_dfob4 = integral_tau_dfob4 + ( Gear * Ktn * ia4_ref + M41*G_DFOB*dtheta1_res + M42*G_DFOB*dtheta2_res + M43*G_DFOB*dtheta3_res + M44*G_DFOB*dtheta4_res - tau_fric4 - integral_tau_dfob4) * G_DFOB * dt;
 8003b64:	4b3e      	ldr	r3, [pc, #248]	; (8003c60 <HAL_TIM_PeriodElapsedCallback+0x2f90>)
 8003b66:	edd3 7a00 	vldr	s15, [r3]
 8003b6a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003c30 <HAL_TIM_PeriodElapsedCallback+0x2f60>
 8003b6e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b72:	eddf 6a34 	vldr	s13, [pc, #208]	; 8003c44 <HAL_TIM_PeriodElapsedCallback+0x2f74>
 8003b76:	eddf 7a30 	vldr	s15, [pc, #192]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003b7a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003b7e:	4b25      	ldr	r3, [pc, #148]	; (8003c14 <HAL_TIM_PeriodElapsedCallback+0x2f44>)
 8003b80:	edd3 7a00 	vldr	s15, [r3]
 8003b84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003b88:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003b8c:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8003c40 <HAL_TIM_PeriodElapsedCallback+0x2f70>
 8003b90:	eddf 7a29 	vldr	s15, [pc, #164]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003b94:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003b98:	4b20      	ldr	r3, [pc, #128]	; (8003c1c <HAL_TIM_PeriodElapsedCallback+0x2f4c>)
 8003b9a:	edd3 7a00 	vldr	s15, [r3]
 8003b9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003ba2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ba6:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003c3c <HAL_TIM_PeriodElapsedCallback+0x2f6c>
 8003baa:	eddf 7a23 	vldr	s15, [pc, #140]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003bae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003bb2:	4b1c      	ldr	r3, [pc, #112]	; (8003c24 <HAL_TIM_PeriodElapsedCallback+0x2f54>)
 8003bb4:	edd3 7a00 	vldr	s15, [r3]
 8003bb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bc0:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8003c34 <HAL_TIM_PeriodElapsedCallback+0x2f64>
 8003bc4:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003bc8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003bcc:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <HAL_TIM_PeriodElapsedCallback+0x2f38>)
 8003bce:	edd3 7a00 	vldr	s15, [r3]
 8003bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003bd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003bda:	4b0d      	ldr	r3, [pc, #52]	; (8003c10 <HAL_TIM_PeriodElapsedCallback+0x2f40>)
 8003bdc:	edd3 7a00 	vldr	s15, [r3]
 8003be0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003be4:	4b1f      	ldr	r3, [pc, #124]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x2f94>)
 8003be6:	edd3 7a00 	vldr	s15, [r3]
 8003bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bee:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003c38 <HAL_TIM_PeriodElapsedCallback+0x2f68>
 8003bf2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bf6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8003c4c <HAL_TIM_PeriodElapsedCallback+0x2f7c>
 8003bfa:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003bfe:	4b19      	ldr	r3, [pc, #100]	; (8003c64 <HAL_TIM_PeriodElapsedCallback+0x2f94>)
 8003c00:	edd3 7a00 	vldr	s15, [r3]
 8003c04:	e030      	b.n	8003c68 <HAL_TIM_PeriodElapsedCallback+0x2f98>
 8003c06:	bf00      	nop
 8003c08:	20000264 	.word	0x20000264
 8003c0c:	bd87fcb9 	.word	0xbd87fcb9
 8003c10:	200003e0 	.word	0x200003e0
 8003c14:	20000258 	.word	0x20000258
 8003c18:	200003d4 	.word	0x200003d4
 8003c1c:	2000025c 	.word	0x2000025c
 8003c20:	200003d8 	.word	0x200003d8
 8003c24:	20000260 	.word	0x20000260
 8003c28:	200003dc 	.word	0x200003dc
 8003c2c:	200002c8 	.word	0x200002c8
 8003c30:	3f5b8bac 	.word	0x3f5b8bac
 8003c34:	3b8a4bfc 	.word	0x3b8a4bfc
 8003c38:	42480000 	.word	0x42480000
 8003c3c:	39220502 	.word	0x39220502
 8003c40:	3aceaa7d 	.word	0x3aceaa7d
 8003c44:	b9220502 	.word	0xb9220502
 8003c48:	200003a8 	.word	0x200003a8
 8003c4c:	3a83126f 	.word	0x3a83126f
 8003c50:	200002cc 	.word	0x200002cc
 8003c54:	200003ac 	.word	0x200003ac
 8003c58:	200002d0 	.word	0x200002d0
 8003c5c:	200003b0 	.word	0x200003b0
 8003c60:	200002d4 	.word	0x200002d4
 8003c64:	200003b4 	.word	0x200003b4
 8003c68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c6c:	4ba6      	ldr	r3, [pc, #664]	; (8003f08 <HAL_TIM_PeriodElapsedCallback+0x3238>)
 8003c6e:	edc3 7a00 	vstr	s15, [r3]
          tau_dfob1_pre = tau_dfob1;
 8003c72:	4ba6      	ldr	r3, [pc, #664]	; (8003f0c <HAL_TIM_PeriodElapsedCallback+0x323c>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4aa6      	ldr	r2, [pc, #664]	; (8003f10 <HAL_TIM_PeriodElapsedCallback+0x3240>)
 8003c78:	6013      	str	r3, [r2, #0]
          tau_dfob2_pre = tau_dfob2;
 8003c7a:	4ba6      	ldr	r3, [pc, #664]	; (8003f14 <HAL_TIM_PeriodElapsedCallback+0x3244>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4aa6      	ldr	r2, [pc, #664]	; (8003f18 <HAL_TIM_PeriodElapsedCallback+0x3248>)
 8003c80:	6013      	str	r3, [r2, #0]
          tau_dfob3_pre = tau_dfob3;
 8003c82:	4ba6      	ldr	r3, [pc, #664]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0x324c>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4aa6      	ldr	r2, [pc, #664]	; (8003f20 <HAL_TIM_PeriodElapsedCallback+0x3250>)
 8003c88:	6013      	str	r3, [r2, #0]
          tau_dfob4_pre = tau_dfob4;
 8003c8a:	4ba6      	ldr	r3, [pc, #664]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0x3254>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4aa6      	ldr	r2, [pc, #664]	; (8003f28 <HAL_TIM_PeriodElapsedCallback+0x3258>)
 8003c90:	6013      	str	r3, [r2, #0]
        fd_hat1 = tau_dfob1 / Rw * sqrt(2.0);// [N] Element of fd's wheel rotation direction
 8003c92:	4b9e      	ldr	r3, [pc, #632]	; (8003f0c <HAL_TIM_PeriodElapsedCallback+0x323c>)
 8003c94:	ed93 7a00 	vldr	s14, [r3]
 8003c98:	eddf 6aa4 	vldr	s13, [pc, #656]	; 8003f2c <HAL_TIM_PeriodElapsedCallback+0x325c>
 8003c9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ca0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003ca4:	ed9f 6b92 	vldr	d6, [pc, #584]	; 8003ef0 <HAL_TIM_PeriodElapsedCallback+0x3220>
 8003ca8:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003cac:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003cb0:	4b9f      	ldr	r3, [pc, #636]	; (8003f30 <HAL_TIM_PeriodElapsedCallback+0x3260>)
 8003cb2:	edc3 7a00 	vstr	s15, [r3]
        fd_hat2 = tau_dfob2 / Rw * sqrt(2.0);
 8003cb6:	4b97      	ldr	r3, [pc, #604]	; (8003f14 <HAL_TIM_PeriodElapsedCallback+0x3244>)
 8003cb8:	ed93 7a00 	vldr	s14, [r3]
 8003cbc:	eddf 6a9b 	vldr	s13, [pc, #620]	; 8003f2c <HAL_TIM_PeriodElapsedCallback+0x325c>
 8003cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cc4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003cc8:	ed9f 6b89 	vldr	d6, [pc, #548]	; 8003ef0 <HAL_TIM_PeriodElapsedCallback+0x3220>
 8003ccc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003cd0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003cd4:	4b97      	ldr	r3, [pc, #604]	; (8003f34 <HAL_TIM_PeriodElapsedCallback+0x3264>)
 8003cd6:	edc3 7a00 	vstr	s15, [r3]
        fd_hat3 = tau_dfob3 / Rw * sqrt(2.0);
 8003cda:	4b90      	ldr	r3, [pc, #576]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0x324c>)
 8003cdc:	ed93 7a00 	vldr	s14, [r3]
 8003ce0:	eddf 6a92 	vldr	s13, [pc, #584]	; 8003f2c <HAL_TIM_PeriodElapsedCallback+0x325c>
 8003ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ce8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003cec:	ed9f 6b80 	vldr	d6, [pc, #512]	; 8003ef0 <HAL_TIM_PeriodElapsedCallback+0x3220>
 8003cf0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003cf4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003cf8:	4b8f      	ldr	r3, [pc, #572]	; (8003f38 <HAL_TIM_PeriodElapsedCallback+0x3268>)
 8003cfa:	edc3 7a00 	vstr	s15, [r3]
        fd_hat4 = tau_dfob4 / Rw * sqrt(2.0);
 8003cfe:	4b89      	ldr	r3, [pc, #548]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0x3254>)
 8003d00:	ed93 7a00 	vldr	s14, [r3]
 8003d04:	eddf 6a89 	vldr	s13, [pc, #548]	; 8003f2c <HAL_TIM_PeriodElapsedCallback+0x325c>
 8003d08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d10:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8003ef0 <HAL_TIM_PeriodElapsedCallback+0x3220>
 8003d14:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003d18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003d1c:	4b87      	ldr	r3, [pc, #540]	; (8003f3c <HAL_TIM_PeriodElapsedCallback+0x326c>)
 8003d1e:	edc3 7a00 	vstr	s15, [r3]
        fx_hat = 1.0 / Rw             * (   tau_dfob1 - tau_dfob2 + tau_dfob3 - tau_dfob4 );// Substantially, 1.0 / sqrt(2.0) * fd : as of 2021/01/08
 8003d22:	4b7a      	ldr	r3, [pc, #488]	; (8003f0c <HAL_TIM_PeriodElapsedCallback+0x323c>)
 8003d24:	ed93 7a00 	vldr	s14, [r3]
 8003d28:	4b7a      	ldr	r3, [pc, #488]	; (8003f14 <HAL_TIM_PeriodElapsedCallback+0x3244>)
 8003d2a:	edd3 7a00 	vldr	s15, [r3]
 8003d2e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003d32:	4b7a      	ldr	r3, [pc, #488]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0x324c>)
 8003d34:	edd3 7a00 	vldr	s15, [r3]
 8003d38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d3c:	4b79      	ldr	r3, [pc, #484]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0x3254>)
 8003d3e:	edd3 7a00 	vldr	s15, [r3]
 8003d42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d4a:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 8003ef8 <HAL_TIM_PeriodElapsedCallback+0x3228>
 8003d4e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003d52:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003d56:	4b7a      	ldr	r3, [pc, #488]	; (8003f40 <HAL_TIM_PeriodElapsedCallback+0x3270>)
 8003d58:	edc3 7a00 	vstr	s15, [r3]
        fy_hat = 1.0 / Rw             * (   tau_dfob1 + tau_dfob2 + tau_dfob3 + tau_dfob4 );
 8003d5c:	4b6b      	ldr	r3, [pc, #428]	; (8003f0c <HAL_TIM_PeriodElapsedCallback+0x323c>)
 8003d5e:	ed93 7a00 	vldr	s14, [r3]
 8003d62:	4b6c      	ldr	r3, [pc, #432]	; (8003f14 <HAL_TIM_PeriodElapsedCallback+0x3244>)
 8003d64:	edd3 7a00 	vldr	s15, [r3]
 8003d68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d6c:	4b6b      	ldr	r3, [pc, #428]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0x324c>)
 8003d6e:	edd3 7a00 	vldr	s15, [r3]
 8003d72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d76:	4b6b      	ldr	r3, [pc, #428]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0x3254>)
 8003d78:	edd3 7a00 	vldr	s15, [r3]
 8003d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d80:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003d84:	ed9f 6b5c 	vldr	d6, [pc, #368]	; 8003ef8 <HAL_TIM_PeriodElapsedCallback+0x3228>
 8003d88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003d8c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003d90:	4b6c      	ldr	r3, [pc, #432]	; (8003f44 <HAL_TIM_PeriodElapsedCallback+0x3274>)
 8003d92:	edc3 7a00 	vstr	s15, [r3]
        Mz_hat = 1.0 / Rw * ( L + W ) * ( - tau_dfob1 - tau_dfob2 + tau_dfob3 + tau_dfob4 );
 8003d96:	4b5d      	ldr	r3, [pc, #372]	; (8003f0c <HAL_TIM_PeriodElapsedCallback+0x323c>)
 8003d98:	edd3 7a00 	vldr	s15, [r3]
 8003d9c:	eeb1 7a67 	vneg.f32	s14, s15
 8003da0:	4b5c      	ldr	r3, [pc, #368]	; (8003f14 <HAL_TIM_PeriodElapsedCallback+0x3244>)
 8003da2:	edd3 7a00 	vldr	s15, [r3]
 8003da6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003daa:	4b5c      	ldr	r3, [pc, #368]	; (8003f1c <HAL_TIM_PeriodElapsedCallback+0x324c>)
 8003dac:	edd3 7a00 	vldr	s15, [r3]
 8003db0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003db4:	4b5b      	ldr	r3, [pc, #364]	; (8003f24 <HAL_TIM_PeriodElapsedCallback+0x3254>)
 8003db6:	edd3 7a00 	vldr	s15, [r3]
 8003dba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dbe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003dc2:	ed9f 6b4f 	vldr	d6, [pc, #316]	; 8003f00 <HAL_TIM_PeriodElapsedCallback+0x3230>
 8003dc6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003dca:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8003dce:	4b5e      	ldr	r3, [pc, #376]	; (8003f48 <HAL_TIM_PeriodElapsedCallback+0x3278>)
 8003dd0:	edc3 7a00 	vstr	s15, [r3]
        ia1_ref = i1_ref + i1_comp;
 8003dd4:	4b5d      	ldr	r3, [pc, #372]	; (8003f4c <HAL_TIM_PeriodElapsedCallback+0x327c>)
 8003dd6:	ed93 7a00 	vldr	s14, [r3]
 8003dda:	4b5d      	ldr	r3, [pc, #372]	; (8003f50 <HAL_TIM_PeriodElapsedCallback+0x3280>)
 8003ddc:	edd3 7a00 	vldr	s15, [r3]
 8003de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003de4:	4b5b      	ldr	r3, [pc, #364]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0x3284>)
 8003de6:	edc3 7a00 	vstr	s15, [r3]
        ia2_ref = i2_ref + i2_comp;
 8003dea:	4b5b      	ldr	r3, [pc, #364]	; (8003f58 <HAL_TIM_PeriodElapsedCallback+0x3288>)
 8003dec:	ed93 7a00 	vldr	s14, [r3]
 8003df0:	4b5a      	ldr	r3, [pc, #360]	; (8003f5c <HAL_TIM_PeriodElapsedCallback+0x328c>)
 8003df2:	edd3 7a00 	vldr	s15, [r3]
 8003df6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003dfa:	4b59      	ldr	r3, [pc, #356]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x3290>)
 8003dfc:	edc3 7a00 	vstr	s15, [r3]
        ia3_ref = i3_ref + i3_comp;
 8003e00:	4b58      	ldr	r3, [pc, #352]	; (8003f64 <HAL_TIM_PeriodElapsedCallback+0x3294>)
 8003e02:	ed93 7a00 	vldr	s14, [r3]
 8003e06:	4b58      	ldr	r3, [pc, #352]	; (8003f68 <HAL_TIM_PeriodElapsedCallback+0x3298>)
 8003e08:	edd3 7a00 	vldr	s15, [r3]
 8003e0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e10:	4b56      	ldr	r3, [pc, #344]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x329c>)
 8003e12:	edc3 7a00 	vstr	s15, [r3]
        ia4_ref = i4_ref + i4_comp;
 8003e16:	4b56      	ldr	r3, [pc, #344]	; (8003f70 <HAL_TIM_PeriodElapsedCallback+0x32a0>)
 8003e18:	ed93 7a00 	vldr	s14, [r3]
 8003e1c:	4b55      	ldr	r3, [pc, #340]	; (8003f74 <HAL_TIM_PeriodElapsedCallback+0x32a4>)
 8003e1e:	edd3 7a00 	vldr	s15, [r3]
 8003e22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e26:	4b54      	ldr	r3, [pc, #336]	; (8003f78 <HAL_TIM_PeriodElapsedCallback+0x32a8>)
 8003e28:	edc3 7a00 	vstr	s15, [r3]
        if      (ia1_ref > i_max) ia1_ref =  i_max;
 8003e2c:	4b49      	ldr	r3, [pc, #292]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0x3284>)
 8003e2e:	edd3 7a00 	vldr	s15, [r3]
 8003e32:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8003f7c <HAL_TIM_PeriodElapsedCallback+0x32ac>
 8003e36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e3e:	dd03      	ble.n	8003e48 <HAL_TIM_PeriodElapsedCallback+0x3178>
 8003e40:	4b44      	ldr	r3, [pc, #272]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0x3284>)
 8003e42:	4a4f      	ldr	r2, [pc, #316]	; (8003f80 <HAL_TIM_PeriodElapsedCallback+0x32b0>)
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	e00c      	b.n	8003e62 <HAL_TIM_PeriodElapsedCallback+0x3192>
        else if(ia1_ref < -i_max) ia1_ref = -i_max;
 8003e48:	4b42      	ldr	r3, [pc, #264]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0x3284>)
 8003e4a:	edd3 7a00 	vldr	s15, [r3]
 8003e4e:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003f84 <HAL_TIM_PeriodElapsedCallback+0x32b4>
 8003e52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e5a:	d502      	bpl.n	8003e62 <HAL_TIM_PeriodElapsedCallback+0x3192>
 8003e5c:	4b3d      	ldr	r3, [pc, #244]	; (8003f54 <HAL_TIM_PeriodElapsedCallback+0x3284>)
 8003e5e:	4a4a      	ldr	r2, [pc, #296]	; (8003f88 <HAL_TIM_PeriodElapsedCallback+0x32b8>)
 8003e60:	601a      	str	r2, [r3, #0]
        if      (ia2_ref > i_max) ia2_ref =  i_max;
 8003e62:	4b3f      	ldr	r3, [pc, #252]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x3290>)
 8003e64:	edd3 7a00 	vldr	s15, [r3]
 8003e68:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8003f7c <HAL_TIM_PeriodElapsedCallback+0x32ac>
 8003e6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e74:	dd03      	ble.n	8003e7e <HAL_TIM_PeriodElapsedCallback+0x31ae>
 8003e76:	4b3a      	ldr	r3, [pc, #232]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x3290>)
 8003e78:	4a41      	ldr	r2, [pc, #260]	; (8003f80 <HAL_TIM_PeriodElapsedCallback+0x32b0>)
 8003e7a:	601a      	str	r2, [r3, #0]
 8003e7c:	e00c      	b.n	8003e98 <HAL_TIM_PeriodElapsedCallback+0x31c8>
        else if(ia2_ref < -i_max) ia2_ref = -i_max;
 8003e7e:	4b38      	ldr	r3, [pc, #224]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x3290>)
 8003e80:	edd3 7a00 	vldr	s15, [r3]
 8003e84:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 8003f84 <HAL_TIM_PeriodElapsedCallback+0x32b4>
 8003e88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e90:	d502      	bpl.n	8003e98 <HAL_TIM_PeriodElapsedCallback+0x31c8>
 8003e92:	4b33      	ldr	r3, [pc, #204]	; (8003f60 <HAL_TIM_PeriodElapsedCallback+0x3290>)
 8003e94:	4a3c      	ldr	r2, [pc, #240]	; (8003f88 <HAL_TIM_PeriodElapsedCallback+0x32b8>)
 8003e96:	601a      	str	r2, [r3, #0]
        if      (ia3_ref > i_max) ia3_ref =  i_max;
 8003e98:	4b34      	ldr	r3, [pc, #208]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x329c>)
 8003e9a:	edd3 7a00 	vldr	s15, [r3]
 8003e9e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8003f7c <HAL_TIM_PeriodElapsedCallback+0x32ac>
 8003ea2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003eaa:	dd03      	ble.n	8003eb4 <HAL_TIM_PeriodElapsedCallback+0x31e4>
 8003eac:	4b2f      	ldr	r3, [pc, #188]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x329c>)
 8003eae:	4a34      	ldr	r2, [pc, #208]	; (8003f80 <HAL_TIM_PeriodElapsedCallback+0x32b0>)
 8003eb0:	601a      	str	r2, [r3, #0]
 8003eb2:	e00c      	b.n	8003ece <HAL_TIM_PeriodElapsedCallback+0x31fe>
        else if(ia3_ref < -i_max) ia3_ref = -i_max;
 8003eb4:	4b2d      	ldr	r3, [pc, #180]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x329c>)
 8003eb6:	edd3 7a00 	vldr	s15, [r3]
 8003eba:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003f84 <HAL_TIM_PeriodElapsedCallback+0x32b4>
 8003ebe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ec6:	d502      	bpl.n	8003ece <HAL_TIM_PeriodElapsedCallback+0x31fe>
 8003ec8:	4b28      	ldr	r3, [pc, #160]	; (8003f6c <HAL_TIM_PeriodElapsedCallback+0x329c>)
 8003eca:	4a2f      	ldr	r2, [pc, #188]	; (8003f88 <HAL_TIM_PeriodElapsedCallback+0x32b8>)
 8003ecc:	601a      	str	r2, [r3, #0]
        if      (ia4_ref > i_max) ia4_ref =  i_max;
 8003ece:	4b2a      	ldr	r3, [pc, #168]	; (8003f78 <HAL_TIM_PeriodElapsedCallback+0x32a8>)
 8003ed0:	edd3 7a00 	vldr	s15, [r3]
 8003ed4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003f7c <HAL_TIM_PeriodElapsedCallback+0x32ac>
 8003ed8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ee0:	dd54      	ble.n	8003f8c <HAL_TIM_PeriodElapsedCallback+0x32bc>
 8003ee2:	4b25      	ldr	r3, [pc, #148]	; (8003f78 <HAL_TIM_PeriodElapsedCallback+0x32a8>)
 8003ee4:	4a26      	ldr	r2, [pc, #152]	; (8003f80 <HAL_TIM_PeriodElapsedCallback+0x32b0>)
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	e05d      	b.n	8003fa6 <HAL_TIM_PeriodElapsedCallback+0x32d6>
 8003eea:	bf00      	nop
 8003eec:	f3af 8000 	nop.w
 8003ef0:	667f3bcd 	.word	0x667f3bcd
 8003ef4:	3ff6a09e 	.word	0x3ff6a09e
 8003ef8:	fb000001 	.word	0xfb000001
 8003efc:	4033ffff 	.word	0x4033ffff
 8003f00:	09fffffd 	.word	0x09fffffd
 8003f04:	40180000 	.word	0x40180000
 8003f08:	200003b4 	.word	0x200003b4
 8003f0c:	20000388 	.word	0x20000388
 8003f10:	20000398 	.word	0x20000398
 8003f14:	2000038c 	.word	0x2000038c
 8003f18:	2000039c 	.word	0x2000039c
 8003f1c:	20000390 	.word	0x20000390
 8003f20:	200003a0 	.word	0x200003a0
 8003f24:	20000394 	.word	0x20000394
 8003f28:	200003a4 	.word	0x200003a4
 8003f2c:	3d4ccccd 	.word	0x3d4ccccd
 8003f30:	200003b8 	.word	0x200003b8
 8003f34:	200003bc 	.word	0x200003bc
 8003f38:	200003c0 	.word	0x200003c0
 8003f3c:	200003c4 	.word	0x200003c4
 8003f40:	200003c8 	.word	0x200003c8
 8003f44:	200003cc 	.word	0x200003cc
 8003f48:	200003d0 	.word	0x200003d0
 8003f4c:	200002b8 	.word	0x200002b8
 8003f50:	20000378 	.word	0x20000378
 8003f54:	200002c8 	.word	0x200002c8
 8003f58:	200002bc 	.word	0x200002bc
 8003f5c:	2000037c 	.word	0x2000037c
 8003f60:	200002cc 	.word	0x200002cc
 8003f64:	200002c0 	.word	0x200002c0
 8003f68:	20000380 	.word	0x20000380
 8003f6c:	200002d0 	.word	0x200002d0
 8003f70:	200002c4 	.word	0x200002c4
 8003f74:	20000384 	.word	0x20000384
 8003f78:	200002d4 	.word	0x200002d4
 8003f7c:	3fb33333 	.word	0x3fb33333
 8003f80:	3fb33333 	.word	0x3fb33333
 8003f84:	bfb33333 	.word	0xbfb33333
 8003f88:	bfb33333 	.word	0xbfb33333
        else if(ia4_ref < -i_max) ia4_ref = -i_max;
 8003f8c:	4ba8      	ldr	r3, [pc, #672]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0x3560>)
 8003f8e:	edd3 7a00 	vldr	s15, [r3]
 8003f92:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8004234 <HAL_TIM_PeriodElapsedCallback+0x3564>
 8003f96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f9e:	d502      	bpl.n	8003fa6 <HAL_TIM_PeriodElapsedCallback+0x32d6>
 8003fa0:	4ba3      	ldr	r3, [pc, #652]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0x3560>)
 8003fa2:	4aa5      	ldr	r2, [pc, #660]	; (8004238 <HAL_TIM_PeriodElapsedCallback+0x3568>)
 8003fa4:	601a      	str	r2, [r3, #0]
        PWM1 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia1_ref + PWM_rsl * 0.5;
 8003fa6:	4ba5      	ldr	r3, [pc, #660]	; (800423c <HAL_TIM_PeriodElapsedCallback+0x356c>)
 8003fa8:	edd3 7a00 	vldr	s15, [r3]
 8003fac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003fb0:	ed9f 6b99 	vldr	d6, [pc, #612]	; 8004218 <HAL_TIM_PeriodElapsedCallback+0x3548>
 8003fb4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003fb8:	ed9f 6b99 	vldr	d6, [pc, #612]	; 8004220 <HAL_TIM_PeriodElapsedCallback+0x3550>
 8003fbc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003fc0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003fc4:	ee17 3a90 	vmov	r3, s15
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	4b9d      	ldr	r3, [pc, #628]	; (8004240 <HAL_TIM_PeriodElapsedCallback+0x3570>)
 8003fcc:	801a      	strh	r2, [r3, #0]
        PWM2 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia2_ref + PWM_rsl * 0.5;
 8003fce:	4b9d      	ldr	r3, [pc, #628]	; (8004244 <HAL_TIM_PeriodElapsedCallback+0x3574>)
 8003fd0:	edd3 7a00 	vldr	s15, [r3]
 8003fd4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003fd8:	ed9f 6b8f 	vldr	d6, [pc, #572]	; 8004218 <HAL_TIM_PeriodElapsedCallback+0x3548>
 8003fdc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003fe0:	ed9f 6b8f 	vldr	d6, [pc, #572]	; 8004220 <HAL_TIM_PeriodElapsedCallback+0x3550>
 8003fe4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8003fe8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003fec:	ee17 3a90 	vmov	r3, s15
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	4b95      	ldr	r3, [pc, #596]	; (8004248 <HAL_TIM_PeriodElapsedCallback+0x3578>)
 8003ff4:	801a      	strh	r2, [r3, #0]
        PWM3 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia3_ref + PWM_rsl * 0.5;
 8003ff6:	4b95      	ldr	r3, [pc, #596]	; (800424c <HAL_TIM_PeriodElapsedCallback+0x357c>)
 8003ff8:	edd3 7a00 	vldr	s15, [r3]
 8003ffc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004000:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8004218 <HAL_TIM_PeriodElapsedCallback+0x3548>
 8004004:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004008:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8004220 <HAL_TIM_PeriodElapsedCallback+0x3550>
 800400c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8004010:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8004014:	ee17 3a90 	vmov	r3, s15
 8004018:	b29a      	uxth	r2, r3
 800401a:	4b8d      	ldr	r3, [pc, #564]	; (8004250 <HAL_TIM_PeriodElapsedCallback+0x3580>)
 800401c:	801a      	strh	r2, [r3, #0]
        PWM4 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia4_ref + PWM_rsl * 0.5;
 800401e:	4b84      	ldr	r3, [pc, #528]	; (8004230 <HAL_TIM_PeriodElapsedCallback+0x3560>)
 8004020:	edd3 7a00 	vldr	s15, [r3]
 8004024:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004028:	ed9f 6b7b 	vldr	d6, [pc, #492]	; 8004218 <HAL_TIM_PeriodElapsedCallback+0x3548>
 800402c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004030:	ed9f 6b7b 	vldr	d6, [pc, #492]	; 8004220 <HAL_TIM_PeriodElapsedCallback+0x3550>
 8004034:	ee37 7b06 	vadd.f64	d7, d7, d6
 8004038:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800403c:	ee17 3a90 	vmov	r3, s15
 8004040:	b29a      	uxth	r2, r3
 8004042:	4b84      	ldr	r3, [pc, #528]	; (8004254 <HAL_TIM_PeriodElapsedCallback+0x3584>)
 8004044:	801a      	strh	r2, [r3, #0]
        if(PWM1 >= PWM_rsl * 0.9){
 8004046:	4b7e      	ldr	r3, [pc, #504]	; (8004240 <HAL_TIM_PeriodElapsedCallback+0x3570>)
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	ee07 3a90 	vmov	s15, r3
 800404e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004052:	ed9f 6b75 	vldr	d6, [pc, #468]	; 8004228 <HAL_TIM_PeriodElapsedCallback+0x3558>
 8004056:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800405a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800405e:	db03      	blt.n	8004068 <HAL_TIM_PeriodElapsedCallback+0x3398>
          PWM1 = PWM_rsl * 0.85;
 8004060:	4b77      	ldr	r3, [pc, #476]	; (8004240 <HAL_TIM_PeriodElapsedCallback+0x3570>)
 8004062:	f640 5248 	movw	r2, #3400	; 0xd48
 8004066:	801a      	strh	r2, [r3, #0]
        if(PWM2 >= PWM_rsl * 0.9){
 8004068:	4b77      	ldr	r3, [pc, #476]	; (8004248 <HAL_TIM_PeriodElapsedCallback+0x3578>)
 800406a:	881b      	ldrh	r3, [r3, #0]
 800406c:	ee07 3a90 	vmov	s15, r3
 8004070:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004074:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8004228 <HAL_TIM_PeriodElapsedCallback+0x3558>
 8004078:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800407c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004080:	db03      	blt.n	800408a <HAL_TIM_PeriodElapsedCallback+0x33ba>
          PWM2 = PWM_rsl * 0.85;
 8004082:	4b71      	ldr	r3, [pc, #452]	; (8004248 <HAL_TIM_PeriodElapsedCallback+0x3578>)
 8004084:	f640 5248 	movw	r2, #3400	; 0xd48
 8004088:	801a      	strh	r2, [r3, #0]
        if(PWM3 >= PWM_rsl * 0.9){
 800408a:	4b71      	ldr	r3, [pc, #452]	; (8004250 <HAL_TIM_PeriodElapsedCallback+0x3580>)
 800408c:	881b      	ldrh	r3, [r3, #0]
 800408e:	ee07 3a90 	vmov	s15, r3
 8004092:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004096:	ed9f 6b64 	vldr	d6, [pc, #400]	; 8004228 <HAL_TIM_PeriodElapsedCallback+0x3558>
 800409a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800409e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040a2:	db03      	blt.n	80040ac <HAL_TIM_PeriodElapsedCallback+0x33dc>
          PWM3 = PWM_rsl * 0.85;
 80040a4:	4b6a      	ldr	r3, [pc, #424]	; (8004250 <HAL_TIM_PeriodElapsedCallback+0x3580>)
 80040a6:	f640 5248 	movw	r2, #3400	; 0xd48
 80040aa:	801a      	strh	r2, [r3, #0]
        if(PWM4 >= PWM_rsl * 0.9){
 80040ac:	4b69      	ldr	r3, [pc, #420]	; (8004254 <HAL_TIM_PeriodElapsedCallback+0x3584>)
 80040ae:	881b      	ldrh	r3, [r3, #0]
 80040b0:	ee07 3a90 	vmov	s15, r3
 80040b4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80040b8:	ed9f 6b5b 	vldr	d6, [pc, #364]	; 8004228 <HAL_TIM_PeriodElapsedCallback+0x3558>
 80040bc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80040c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040c4:	db03      	blt.n	80040ce <HAL_TIM_PeriodElapsedCallback+0x33fe>
          PWM4 = PWM_rsl * 0.85;
 80040c6:	4b63      	ldr	r3, [pc, #396]	; (8004254 <HAL_TIM_PeriodElapsedCallback+0x3584>)
 80040c8:	f640 5248 	movw	r2, #3400	; 0xd48
 80040cc:	801a      	strh	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 80040ce:	4b5c      	ldr	r3, [pc, #368]	; (8004240 <HAL_TIM_PeriodElapsedCallback+0x3570>)
 80040d0:	881a      	ldrh	r2, [r3, #0]
 80040d2:	4b61      	ldr	r3, [pc, #388]	; (8004258 <HAL_TIM_PeriodElapsedCallback+0x3588>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 80040d8:	4b5b      	ldr	r3, [pc, #364]	; (8004248 <HAL_TIM_PeriodElapsedCallback+0x3578>)
 80040da:	881a      	ldrh	r2, [r3, #0]
 80040dc:	4b5e      	ldr	r3, [pc, #376]	; (8004258 <HAL_TIM_PeriodElapsedCallback+0x3588>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 80040e2:	4b5b      	ldr	r3, [pc, #364]	; (8004250 <HAL_TIM_PeriodElapsedCallback+0x3580>)
 80040e4:	881a      	ldrh	r2, [r3, #0]
 80040e6:	4b5d      	ldr	r3, [pc, #372]	; (800425c <HAL_TIM_PeriodElapsedCallback+0x358c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 80040ec:	4b59      	ldr	r3, [pc, #356]	; (8004254 <HAL_TIM_PeriodElapsedCallback+0x3584>)
 80040ee:	881a      	ldrh	r2, [r3, #0]
 80040f0:	4b5a      	ldr	r3, [pc, #360]	; (800425c <HAL_TIM_PeriodElapsedCallback+0x358c>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	639a      	str	r2, [r3, #56]	; 0x38
        theta1_res_pre = theta1_res;
 80040f6:	4b5a      	ldr	r3, [pc, #360]	; (8004260 <HAL_TIM_PeriodElapsedCallback+0x3590>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a5a      	ldr	r2, [pc, #360]	; (8004264 <HAL_TIM_PeriodElapsedCallback+0x3594>)
 80040fc:	6013      	str	r3, [r2, #0]
        theta2_res_pre = theta2_res;
 80040fe:	4b5a      	ldr	r3, [pc, #360]	; (8004268 <HAL_TIM_PeriodElapsedCallback+0x3598>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a5a      	ldr	r2, [pc, #360]	; (800426c <HAL_TIM_PeriodElapsedCallback+0x359c>)
 8004104:	6013      	str	r3, [r2, #0]
        theta3_res_pre = theta3_res;
 8004106:	4b5a      	ldr	r3, [pc, #360]	; (8004270 <HAL_TIM_PeriodElapsedCallback+0x35a0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a5a      	ldr	r2, [pc, #360]	; (8004274 <HAL_TIM_PeriodElapsedCallback+0x35a4>)
 800410c:	6013      	str	r3, [r2, #0]
        theta4_res_pre = theta4_res;
 800410e:	4b5a      	ldr	r3, [pc, #360]	; (8004278 <HAL_TIM_PeriodElapsedCallback+0x35a8>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a5a      	ldr	r2, [pc, #360]	; (800427c <HAL_TIM_PeriodElapsedCallback+0x35ac>)
 8004114:	6013      	str	r3, [r2, #0]
        dtheta1_res_pre = dtheta1_res;
 8004116:	4b5a      	ldr	r3, [pc, #360]	; (8004280 <HAL_TIM_PeriodElapsedCallback+0x35b0>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a5a      	ldr	r2, [pc, #360]	; (8004284 <HAL_TIM_PeriodElapsedCallback+0x35b4>)
 800411c:	6013      	str	r3, [r2, #0]
        dtheta2_res_pre = dtheta2_res;
 800411e:	4b5a      	ldr	r3, [pc, #360]	; (8004288 <HAL_TIM_PeriodElapsedCallback+0x35b8>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4a5a      	ldr	r2, [pc, #360]	; (800428c <HAL_TIM_PeriodElapsedCallback+0x35bc>)
 8004124:	6013      	str	r3, [r2, #0]
        dtheta3_res_pre = dtheta3_res;
 8004126:	4b5a      	ldr	r3, [pc, #360]	; (8004290 <HAL_TIM_PeriodElapsedCallback+0x35c0>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a5a      	ldr	r2, [pc, #360]	; (8004294 <HAL_TIM_PeriodElapsedCallback+0x35c4>)
 800412c:	6013      	str	r3, [r2, #0]
        dtheta4_res_pre = dtheta4_res;
 800412e:	4b5a      	ldr	r3, [pc, #360]	; (8004298 <HAL_TIM_PeriodElapsedCallback+0x35c8>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a5a      	ldr	r2, [pc, #360]	; (800429c <HAL_TIM_PeriodElapsedCallback+0x35cc>)
 8004134:	6013      	str	r3, [r2, #0]
        cnt1_pre = cnt1;
 8004136:	4b5a      	ldr	r3, [pc, #360]	; (80042a0 <HAL_TIM_PeriodElapsedCallback+0x35d0>)
 8004138:	881a      	ldrh	r2, [r3, #0]
 800413a:	4b5a      	ldr	r3, [pc, #360]	; (80042a4 <HAL_TIM_PeriodElapsedCallback+0x35d4>)
 800413c:	801a      	strh	r2, [r3, #0]
        cnt2_pre = cnt2;
 800413e:	4b5a      	ldr	r3, [pc, #360]	; (80042a8 <HAL_TIM_PeriodElapsedCallback+0x35d8>)
 8004140:	881a      	ldrh	r2, [r3, #0]
 8004142:	4b5a      	ldr	r3, [pc, #360]	; (80042ac <HAL_TIM_PeriodElapsedCallback+0x35dc>)
 8004144:	801a      	strh	r2, [r3, #0]
        cnt3_pre = cnt3;
 8004146:	4b5a      	ldr	r3, [pc, #360]	; (80042b0 <HAL_TIM_PeriodElapsedCallback+0x35e0>)
 8004148:	881a      	ldrh	r2, [r3, #0]
 800414a:	4b5a      	ldr	r3, [pc, #360]	; (80042b4 <HAL_TIM_PeriodElapsedCallback+0x35e4>)
 800414c:	801a      	strh	r2, [r3, #0]
        cnt4_pre = cnt4;
 800414e:	4b5a      	ldr	r3, [pc, #360]	; (80042b8 <HAL_TIM_PeriodElapsedCallback+0x35e8>)
 8004150:	881a      	ldrh	r2, [r3, #0]
 8004152:	4b5a      	ldr	r3, [pc, #360]	; (80042bc <HAL_TIM_PeriodElapsedCallback+0x35ec>)
 8004154:	801a      	strh	r2, [r3, #0]
        if(loop % 10 == 0 && i_save < N_SRAM){
 8004156:	4b5a      	ldr	r3, [pc, #360]	; (80042c0 <HAL_TIM_PeriodElapsedCallback+0x35f0>)
 8004158:	881a      	ldrh	r2, [r3, #0]
 800415a:	4b5a      	ldr	r3, [pc, #360]	; (80042c4 <HAL_TIM_PeriodElapsedCallback+0x35f4>)
 800415c:	fba3 1302 	umull	r1, r3, r3, r2
 8004160:	08d9      	lsrs	r1, r3, #3
 8004162:	460b      	mov	r3, r1
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	440b      	add	r3, r1
 8004168:	005b      	lsls	r3, r3, #1
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	b29b      	uxth	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	f040 8317 	bne.w	80047a2 <HAL_TIM_PeriodElapsedCallback+0x3ad2>
 8004174:	4b54      	ldr	r3, [pc, #336]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800417c:	f280 8311 	bge.w	80047a2 <HAL_TIM_PeriodElapsedCallback+0x3ad2>
          t_SRAM[i_save] = t;
 8004180:	4b51      	ldr	r3, [pc, #324]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a51      	ldr	r2, [pc, #324]	; (80042cc <HAL_TIM_PeriodElapsedCallback+0x35fc>)
 8004186:	6812      	ldr	r2, [r2, #0]
 8004188:	4951      	ldr	r1, [pc, #324]	; (80042d0 <HAL_TIM_PeriodElapsedCallback+0x3600>)
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	601a      	str	r2, [r3, #0]
          dtheta1_res_SRAM[i_save] = dtheta1_res;
 8004190:	4b4d      	ldr	r3, [pc, #308]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a3a      	ldr	r2, [pc, #232]	; (8004280 <HAL_TIM_PeriodElapsedCallback+0x35b0>)
 8004196:	6812      	ldr	r2, [r2, #0]
 8004198:	494e      	ldr	r1, [pc, #312]	; (80042d4 <HAL_TIM_PeriodElapsedCallback+0x3604>)
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	601a      	str	r2, [r3, #0]
          dtheta2_res_SRAM[i_save] = dtheta2_res;
 80041a0:	4b49      	ldr	r3, [pc, #292]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a38      	ldr	r2, [pc, #224]	; (8004288 <HAL_TIM_PeriodElapsedCallback+0x35b8>)
 80041a6:	6812      	ldr	r2, [r2, #0]
 80041a8:	494b      	ldr	r1, [pc, #300]	; (80042d8 <HAL_TIM_PeriodElapsedCallback+0x3608>)
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	440b      	add	r3, r1
 80041ae:	601a      	str	r2, [r3, #0]
          dtheta3_res_SRAM[i_save] = dtheta3_res;
 80041b0:	4b45      	ldr	r3, [pc, #276]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a36      	ldr	r2, [pc, #216]	; (8004290 <HAL_TIM_PeriodElapsedCallback+0x35c0>)
 80041b6:	6812      	ldr	r2, [r2, #0]
 80041b8:	4948      	ldr	r1, [pc, #288]	; (80042dc <HAL_TIM_PeriodElapsedCallback+0x360c>)
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	440b      	add	r3, r1
 80041be:	601a      	str	r2, [r3, #0]
          dtheta4_res_SRAM[i_save] = dtheta4_res;
 80041c0:	4b41      	ldr	r3, [pc, #260]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a34      	ldr	r2, [pc, #208]	; (8004298 <HAL_TIM_PeriodElapsedCallback+0x35c8>)
 80041c6:	6812      	ldr	r2, [r2, #0]
 80041c8:	4945      	ldr	r1, [pc, #276]	; (80042e0 <HAL_TIM_PeriodElapsedCallback+0x3610>)
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	440b      	add	r3, r1
 80041ce:	601a      	str	r2, [r3, #0]
          theta1_res_SRAM[i_save] = theta1_res;
 80041d0:	4b3d      	ldr	r3, [pc, #244]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a22      	ldr	r2, [pc, #136]	; (8004260 <HAL_TIM_PeriodElapsedCallback+0x3590>)
 80041d6:	6812      	ldr	r2, [r2, #0]
 80041d8:	4942      	ldr	r1, [pc, #264]	; (80042e4 <HAL_TIM_PeriodElapsedCallback+0x3614>)
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	601a      	str	r2, [r3, #0]
          theta2_res_SRAM[i_save] = theta2_res;
 80041e0:	4b39      	ldr	r3, [pc, #228]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a20      	ldr	r2, [pc, #128]	; (8004268 <HAL_TIM_PeriodElapsedCallback+0x3598>)
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	493f      	ldr	r1, [pc, #252]	; (80042e8 <HAL_TIM_PeriodElapsedCallback+0x3618>)
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	440b      	add	r3, r1
 80041ee:	601a      	str	r2, [r3, #0]
          theta3_res_SRAM[i_save] = theta3_res;
 80041f0:	4b35      	ldr	r3, [pc, #212]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a1e      	ldr	r2, [pc, #120]	; (8004270 <HAL_TIM_PeriodElapsedCallback+0x35a0>)
 80041f6:	6812      	ldr	r2, [r2, #0]
 80041f8:	493c      	ldr	r1, [pc, #240]	; (80042ec <HAL_TIM_PeriodElapsedCallback+0x361c>)
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	601a      	str	r2, [r3, #0]
          theta4_res_SRAM[i_save] = theta4_res;
 8004200:	4b31      	ldr	r3, [pc, #196]	; (80042c8 <HAL_TIM_PeriodElapsedCallback+0x35f8>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a1c      	ldr	r2, [pc, #112]	; (8004278 <HAL_TIM_PeriodElapsedCallback+0x35a8>)
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	4939      	ldr	r1, [pc, #228]	; (80042f0 <HAL_TIM_PeriodElapsedCallback+0x3620>)
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	440b      	add	r3, r1
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	e070      	b.n	80042f4 <HAL_TIM_PeriodElapsedCallback+0x3624>
 8004212:	bf00      	nop
 8004214:	f3af 8000 	nop.w
 8004218:	bbf58d11 	.word	0xbbf58d11
 800421c:	4091db6d 	.word	0x4091db6d
 8004220:	00000000 	.word	0x00000000
 8004224:	409f4000 	.word	0x409f4000
 8004228:	00000000 	.word	0x00000000
 800422c:	40ac2000 	.word	0x40ac2000
 8004230:	200002d4 	.word	0x200002d4
 8004234:	bfb33333 	.word	0xbfb33333
 8004238:	bfb33333 	.word	0xbfb33333
 800423c:	200002c8 	.word	0x200002c8
 8004240:	200002e8 	.word	0x200002e8
 8004244:	200002cc 	.word	0x200002cc
 8004248:	200002ea 	.word	0x200002ea
 800424c:	200002d0 	.word	0x200002d0
 8004250:	200002ec 	.word	0x200002ec
 8004254:	200002ee 	.word	0x200002ee
 8004258:	2003e284 	.word	0x2003e284
 800425c:	2003e368 	.word	0x2003e368
 8004260:	20000238 	.word	0x20000238
 8004264:	20000248 	.word	0x20000248
 8004268:	2000023c 	.word	0x2000023c
 800426c:	2000024c 	.word	0x2000024c
 8004270:	20000240 	.word	0x20000240
 8004274:	20000250 	.word	0x20000250
 8004278:	20000244 	.word	0x20000244
 800427c:	20000254 	.word	0x20000254
 8004280:	20000258 	.word	0x20000258
 8004284:	20000268 	.word	0x20000268
 8004288:	2000025c 	.word	0x2000025c
 800428c:	2000026c 	.word	0x2000026c
 8004290:	20000260 	.word	0x20000260
 8004294:	20000270 	.word	0x20000270
 8004298:	20000264 	.word	0x20000264
 800429c:	20000274 	.word	0x20000274
 80042a0:	2000021e 	.word	0x2000021e
 80042a4:	20000226 	.word	0x20000226
 80042a8:	20000220 	.word	0x20000220
 80042ac:	20000228 	.word	0x20000228
 80042b0:	20000222 	.word	0x20000222
 80042b4:	2000022a 	.word	0x2000022a
 80042b8:	20000224 	.word	0x20000224
 80042bc:	2000022c 	.word	0x2000022c
 80042c0:	20000218 	.word	0x20000218
 80042c4:	cccccccd 	.word	0xcccccccd
 80042c8:	200004b4 	.word	0x200004b4
 80042cc:	20000214 	.word	0x20000214
 80042d0:	200004bc 	.word	0x200004bc
 80042d4:	2000145c 	.word	0x2000145c
 80042d8:	200023fc 	.word	0x200023fc
 80042dc:	2000339c 	.word	0x2000339c
 80042e0:	2000433c 	.word	0x2000433c
 80042e4:	200052dc 	.word	0x200052dc
 80042e8:	2000627c 	.word	0x2000627c
 80042ec:	2000721c 	.word	0x2000721c
 80042f0:	200081bc 	.word	0x200081bc
          ddtheta1_ref_SRAM[i_save] = ddtheta1_ref;
 80042f4:	4b90      	ldr	r3, [pc, #576]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a90      	ldr	r2, [pc, #576]	; (800453c <HAL_TIM_PeriodElapsedCallback+0x386c>)
 80042fa:	6812      	ldr	r2, [r2, #0]
 80042fc:	4990      	ldr	r1, [pc, #576]	; (8004540 <HAL_TIM_PeriodElapsedCallback+0x3870>)
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	601a      	str	r2, [r3, #0]
          ddtheta2_ref_SRAM[i_save] = ddtheta2_ref;
 8004304:	4b8c      	ldr	r3, [pc, #560]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a8e      	ldr	r2, [pc, #568]	; (8004544 <HAL_TIM_PeriodElapsedCallback+0x3874>)
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	498e      	ldr	r1, [pc, #568]	; (8004548 <HAL_TIM_PeriodElapsedCallback+0x3878>)
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	601a      	str	r2, [r3, #0]
          ddtheta3_ref_SRAM[i_save] = ddtheta3_ref;
 8004314:	4b88      	ldr	r3, [pc, #544]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a8c      	ldr	r2, [pc, #560]	; (800454c <HAL_TIM_PeriodElapsedCallback+0x387c>)
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	498c      	ldr	r1, [pc, #560]	; (8004550 <HAL_TIM_PeriodElapsedCallback+0x3880>)
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	440b      	add	r3, r1
 8004322:	601a      	str	r2, [r3, #0]
          ddtheta4_ref_SRAM[i_save] = ddtheta4_ref;
 8004324:	4b84      	ldr	r3, [pc, #528]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a8a      	ldr	r2, [pc, #552]	; (8004554 <HAL_TIM_PeriodElapsedCallback+0x3884>)
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	498a      	ldr	r1, [pc, #552]	; (8004558 <HAL_TIM_PeriodElapsedCallback+0x3888>)
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	440b      	add	r3, r1
 8004332:	601a      	str	r2, [r3, #0]
          ddtheta1_res_SRAM[i_save] = ddtheta1_res;
 8004334:	4b80      	ldr	r3, [pc, #512]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a88      	ldr	r2, [pc, #544]	; (800455c <HAL_TIM_PeriodElapsedCallback+0x388c>)
 800433a:	6812      	ldr	r2, [r2, #0]
 800433c:	4988      	ldr	r1, [pc, #544]	; (8004560 <HAL_TIM_PeriodElapsedCallback+0x3890>)
 800433e:	009b      	lsls	r3, r3, #2
 8004340:	440b      	add	r3, r1
 8004342:	601a      	str	r2, [r3, #0]
          ddtheta2_res_SRAM[i_save] = ddtheta2_res;
 8004344:	4b7c      	ldr	r3, [pc, #496]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a86      	ldr	r2, [pc, #536]	; (8004564 <HAL_TIM_PeriodElapsedCallback+0x3894>)
 800434a:	6812      	ldr	r2, [r2, #0]
 800434c:	4986      	ldr	r1, [pc, #536]	; (8004568 <HAL_TIM_PeriodElapsedCallback+0x3898>)
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	440b      	add	r3, r1
 8004352:	601a      	str	r2, [r3, #0]
          ddtheta3_res_SRAM[i_save] = ddtheta3_res;
 8004354:	4b78      	ldr	r3, [pc, #480]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a84      	ldr	r2, [pc, #528]	; (800456c <HAL_TIM_PeriodElapsedCallback+0x389c>)
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	4984      	ldr	r1, [pc, #528]	; (8004570 <HAL_TIM_PeriodElapsedCallback+0x38a0>)
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	601a      	str	r2, [r3, #0]
          ddtheta4_res_SRAM[i_save] = ddtheta4_res;
 8004364:	4b74      	ldr	r3, [pc, #464]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a82      	ldr	r2, [pc, #520]	; (8004574 <HAL_TIM_PeriodElapsedCallback+0x38a4>)
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	4982      	ldr	r1, [pc, #520]	; (8004578 <HAL_TIM_PeriodElapsedCallback+0x38a8>)
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	601a      	str	r2, [r3, #0]
          ia1_ref_SRAM[i_save] = ia1_ref;
 8004374:	4b70      	ldr	r3, [pc, #448]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a80      	ldr	r2, [pc, #512]	; (800457c <HAL_TIM_PeriodElapsedCallback+0x38ac>)
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	4980      	ldr	r1, [pc, #512]	; (8004580 <HAL_TIM_PeriodElapsedCallback+0x38b0>)
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	601a      	str	r2, [r3, #0]
          ia2_ref_SRAM[i_save] = ia2_ref;
 8004384:	4b6c      	ldr	r3, [pc, #432]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a7e      	ldr	r2, [pc, #504]	; (8004584 <HAL_TIM_PeriodElapsedCallback+0x38b4>)
 800438a:	6812      	ldr	r2, [r2, #0]
 800438c:	497e      	ldr	r1, [pc, #504]	; (8004588 <HAL_TIM_PeriodElapsedCallback+0x38b8>)
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	440b      	add	r3, r1
 8004392:	601a      	str	r2, [r3, #0]
          ia3_ref_SRAM[i_save] = ia3_ref;
 8004394:	4b68      	ldr	r3, [pc, #416]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a7c      	ldr	r2, [pc, #496]	; (800458c <HAL_TIM_PeriodElapsedCallback+0x38bc>)
 800439a:	6812      	ldr	r2, [r2, #0]
 800439c:	497c      	ldr	r1, [pc, #496]	; (8004590 <HAL_TIM_PeriodElapsedCallback+0x38c0>)
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	601a      	str	r2, [r3, #0]
          ia4_ref_SRAM[i_save] = ia4_ref;
 80043a4:	4b64      	ldr	r3, [pc, #400]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a7a      	ldr	r2, [pc, #488]	; (8004594 <HAL_TIM_PeriodElapsedCallback+0x38c4>)
 80043aa:	6812      	ldr	r2, [r2, #0]
 80043ac:	497a      	ldr	r1, [pc, #488]	; (8004598 <HAL_TIM_PeriodElapsedCallback+0x38c8>)
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	440b      	add	r3, r1
 80043b2:	601a      	str	r2, [r3, #0]
          PWM1_SRAM[i_save] = PWM1;
 80043b4:	4b60      	ldr	r3, [pc, #384]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4a78      	ldr	r2, [pc, #480]	; (800459c <HAL_TIM_PeriodElapsedCallback+0x38cc>)
 80043ba:	8811      	ldrh	r1, [r2, #0]
 80043bc:	4a78      	ldr	r2, [pc, #480]	; (80045a0 <HAL_TIM_PeriodElapsedCallback+0x38d0>)
 80043be:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM2_SRAM[i_save] = PWM2;
 80043c2:	4b5d      	ldr	r3, [pc, #372]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a77      	ldr	r2, [pc, #476]	; (80045a4 <HAL_TIM_PeriodElapsedCallback+0x38d4>)
 80043c8:	8811      	ldrh	r1, [r2, #0]
 80043ca:	4a77      	ldr	r2, [pc, #476]	; (80045a8 <HAL_TIM_PeriodElapsedCallback+0x38d8>)
 80043cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM3_SRAM[i_save] = PWM3;
 80043d0:	4b59      	ldr	r3, [pc, #356]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a75      	ldr	r2, [pc, #468]	; (80045ac <HAL_TIM_PeriodElapsedCallback+0x38dc>)
 80043d6:	8811      	ldrh	r1, [r2, #0]
 80043d8:	4a75      	ldr	r2, [pc, #468]	; (80045b0 <HAL_TIM_PeriodElapsedCallback+0x38e0>)
 80043da:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM4_SRAM[i_save] = PWM4;
 80043de:	4b56      	ldr	r3, [pc, #344]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a74      	ldr	r2, [pc, #464]	; (80045b4 <HAL_TIM_PeriodElapsedCallback+0x38e4>)
 80043e4:	8811      	ldrh	r1, [r2, #0]
 80043e6:	4a74      	ldr	r2, [pc, #464]	; (80045b8 <HAL_TIM_PeriodElapsedCallback+0x38e8>)
 80043e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          fd1_ref_SRAM[i_save] = fd1_ref;
 80043ec:	4b52      	ldr	r3, [pc, #328]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a72      	ldr	r2, [pc, #456]	; (80045bc <HAL_TIM_PeriodElapsedCallback+0x38ec>)
 80043f2:	6812      	ldr	r2, [r2, #0]
 80043f4:	4972      	ldr	r1, [pc, #456]	; (80045c0 <HAL_TIM_PeriodElapsedCallback+0x38f0>)
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	440b      	add	r3, r1
 80043fa:	601a      	str	r2, [r3, #0]
          fd2_ref_SRAM[i_save] = fd2_ref;
 80043fc:	4b4e      	ldr	r3, [pc, #312]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a70      	ldr	r2, [pc, #448]	; (80045c4 <HAL_TIM_PeriodElapsedCallback+0x38f4>)
 8004402:	6812      	ldr	r2, [r2, #0]
 8004404:	4970      	ldr	r1, [pc, #448]	; (80045c8 <HAL_TIM_PeriodElapsedCallback+0x38f8>)
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	440b      	add	r3, r1
 800440a:	601a      	str	r2, [r3, #0]
          fd3_ref_SRAM[i_save] = fd3_ref;
 800440c:	4b4a      	ldr	r3, [pc, #296]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a6e      	ldr	r2, [pc, #440]	; (80045cc <HAL_TIM_PeriodElapsedCallback+0x38fc>)
 8004412:	6812      	ldr	r2, [r2, #0]
 8004414:	496e      	ldr	r1, [pc, #440]	; (80045d0 <HAL_TIM_PeriodElapsedCallback+0x3900>)
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	440b      	add	r3, r1
 800441a:	601a      	str	r2, [r3, #0]
          fd4_ref_SRAM[i_save] = fd4_ref;
 800441c:	4b46      	ldr	r3, [pc, #280]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a6c      	ldr	r2, [pc, #432]	; (80045d4 <HAL_TIM_PeriodElapsedCallback+0x3904>)
 8004422:	6812      	ldr	r2, [r2, #0]
 8004424:	496c      	ldr	r1, [pc, #432]	; (80045d8 <HAL_TIM_PeriodElapsedCallback+0x3908>)
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	440b      	add	r3, r1
 800442a:	601a      	str	r2, [r3, #0]
          Ki_df_integral1_SRAM[i_save] = Ki_df_integral1;
 800442c:	4b42      	ldr	r3, [pc, #264]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a6a      	ldr	r2, [pc, #424]	; (80045dc <HAL_TIM_PeriodElapsedCallback+0x390c>)
 8004432:	6812      	ldr	r2, [r2, #0]
 8004434:	496a      	ldr	r1, [pc, #424]	; (80045e0 <HAL_TIM_PeriodElapsedCallback+0x3910>)
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	601a      	str	r2, [r3, #0]
          Ki_df_integral2_SRAM[i_save] = Ki_df_integral2;
 800443c:	4b3e      	ldr	r3, [pc, #248]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a68      	ldr	r2, [pc, #416]	; (80045e4 <HAL_TIM_PeriodElapsedCallback+0x3914>)
 8004442:	6812      	ldr	r2, [r2, #0]
 8004444:	4968      	ldr	r1, [pc, #416]	; (80045e8 <HAL_TIM_PeriodElapsedCallback+0x3918>)
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	601a      	str	r2, [r3, #0]
          Ki_df_integral3_SRAM[i_save] = Ki_df_integral3;
 800444c:	4b3a      	ldr	r3, [pc, #232]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a66      	ldr	r2, [pc, #408]	; (80045ec <HAL_TIM_PeriodElapsedCallback+0x391c>)
 8004452:	6812      	ldr	r2, [r2, #0]
 8004454:	4966      	ldr	r1, [pc, #408]	; (80045f0 <HAL_TIM_PeriodElapsedCallback+0x3920>)
 8004456:	009b      	lsls	r3, r3, #2
 8004458:	440b      	add	r3, r1
 800445a:	601a      	str	r2, [r3, #0]
          Ki_df_integral4_SRAM[i_save] = Ki_df_integral4;
 800445c:	4b36      	ldr	r3, [pc, #216]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a64      	ldr	r2, [pc, #400]	; (80045f4 <HAL_TIM_PeriodElapsedCallback+0x3924>)
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	4964      	ldr	r1, [pc, #400]	; (80045f8 <HAL_TIM_PeriodElapsedCallback+0x3928>)
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	440b      	add	r3, r1
 800446a:	601a      	str	r2, [r3, #0]
          tau_dob1_SRAM[i_save] = tau_dob1;
 800446c:	4b32      	ldr	r3, [pc, #200]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a62      	ldr	r2, [pc, #392]	; (80045fc <HAL_TIM_PeriodElapsedCallback+0x392c>)
 8004472:	6812      	ldr	r2, [r2, #0]
 8004474:	4962      	ldr	r1, [pc, #392]	; (8004600 <HAL_TIM_PeriodElapsedCallback+0x3930>)
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	601a      	str	r2, [r3, #0]
          tau_dob2_SRAM[i_save] = tau_dob2;
 800447c:	4b2e      	ldr	r3, [pc, #184]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a60      	ldr	r2, [pc, #384]	; (8004604 <HAL_TIM_PeriodElapsedCallback+0x3934>)
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	4960      	ldr	r1, [pc, #384]	; (8004608 <HAL_TIM_PeriodElapsedCallback+0x3938>)
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	440b      	add	r3, r1
 800448a:	601a      	str	r2, [r3, #0]
          tau_dob3_SRAM[i_save] = tau_dob3;
 800448c:	4b2a      	ldr	r3, [pc, #168]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a5e      	ldr	r2, [pc, #376]	; (800460c <HAL_TIM_PeriodElapsedCallback+0x393c>)
 8004492:	6812      	ldr	r2, [r2, #0]
 8004494:	495e      	ldr	r1, [pc, #376]	; (8004610 <HAL_TIM_PeriodElapsedCallback+0x3940>)
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	440b      	add	r3, r1
 800449a:	601a      	str	r2, [r3, #0]
          tau_dob4_SRAM[i_save] = tau_dob4;
 800449c:	4b26      	ldr	r3, [pc, #152]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a5c      	ldr	r2, [pc, #368]	; (8004614 <HAL_TIM_PeriodElapsedCallback+0x3944>)
 80044a2:	6812      	ldr	r2, [r2, #0]
 80044a4:	495c      	ldr	r1, [pc, #368]	; (8004618 <HAL_TIM_PeriodElapsedCallback+0x3948>)
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	440b      	add	r3, r1
 80044aa:	601a      	str	r2, [r3, #0]
          tau_dfob1_SRAM[i_save] = tau_dfob1;
 80044ac:	4b22      	ldr	r3, [pc, #136]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a5a      	ldr	r2, [pc, #360]	; (800461c <HAL_TIM_PeriodElapsedCallback+0x394c>)
 80044b2:	6812      	ldr	r2, [r2, #0]
 80044b4:	495a      	ldr	r1, [pc, #360]	; (8004620 <HAL_TIM_PeriodElapsedCallback+0x3950>)
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	601a      	str	r2, [r3, #0]
          tau_dfob2_SRAM[i_save] = tau_dfob2;
 80044bc:	4b1e      	ldr	r3, [pc, #120]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a58      	ldr	r2, [pc, #352]	; (8004624 <HAL_TIM_PeriodElapsedCallback+0x3954>)
 80044c2:	6812      	ldr	r2, [r2, #0]
 80044c4:	4958      	ldr	r1, [pc, #352]	; (8004628 <HAL_TIM_PeriodElapsedCallback+0x3958>)
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	440b      	add	r3, r1
 80044ca:	601a      	str	r2, [r3, #0]
          tau_dfob3_SRAM[i_save] = tau_dfob3;
 80044cc:	4b1a      	ldr	r3, [pc, #104]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a56      	ldr	r2, [pc, #344]	; (800462c <HAL_TIM_PeriodElapsedCallback+0x395c>)
 80044d2:	6812      	ldr	r2, [r2, #0]
 80044d4:	4956      	ldr	r1, [pc, #344]	; (8004630 <HAL_TIM_PeriodElapsedCallback+0x3960>)
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	601a      	str	r2, [r3, #0]
          tau_dfob4_SRAM[i_save] = tau_dfob4;
 80044dc:	4b16      	ldr	r3, [pc, #88]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a54      	ldr	r2, [pc, #336]	; (8004634 <HAL_TIM_PeriodElapsedCallback+0x3964>)
 80044e2:	6812      	ldr	r2, [r2, #0]
 80044e4:	4954      	ldr	r1, [pc, #336]	; (8004638 <HAL_TIM_PeriodElapsedCallback+0x3968>)
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	440b      	add	r3, r1
 80044ea:	601a      	str	r2, [r3, #0]
          yaw_SRAM[i_save]   = yaw;//Euler.x;
 80044ec:	4b12      	ldr	r3, [pc, #72]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a52      	ldr	r2, [pc, #328]	; (800463c <HAL_TIM_PeriodElapsedCallback+0x396c>)
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	4952      	ldr	r1, [pc, #328]	; (8004640 <HAL_TIM_PeriodElapsedCallback+0x3970>)
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	440b      	add	r3, r1
 80044fa:	601a      	str	r2, [r3, #0]
          roll_SRAM[i_save]  = roll;//Euler.y;
 80044fc:	4b0e      	ldr	r3, [pc, #56]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a50      	ldr	r2, [pc, #320]	; (8004644 <HAL_TIM_PeriodElapsedCallback+0x3974>)
 8004502:	6812      	ldr	r2, [r2, #0]
 8004504:	4950      	ldr	r1, [pc, #320]	; (8004648 <HAL_TIM_PeriodElapsedCallback+0x3978>)
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	440b      	add	r3, r1
 800450a:	601a      	str	r2, [r3, #0]
          pitch_SRAM[i_save] = pitch;//Euler.z;
 800450c:	4b0a      	ldr	r3, [pc, #40]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a4e      	ldr	r2, [pc, #312]	; (800464c <HAL_TIM_PeriodElapsedCallback+0x397c>)
 8004512:	6812      	ldr	r2, [r2, #0]
 8004514:	494e      	ldr	r1, [pc, #312]	; (8004650 <HAL_TIM_PeriodElapsedCallback+0x3980>)
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	440b      	add	r3, r1
 800451a:	601a      	str	r2, [r3, #0]
          yaw_rate_SRAM[i_save]   = yaw_rate;//Gyro.z;
 800451c:	4b06      	ldr	r3, [pc, #24]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a4c      	ldr	r2, [pc, #304]	; (8004654 <HAL_TIM_PeriodElapsedCallback+0x3984>)
 8004522:	6812      	ldr	r2, [r2, #0]
 8004524:	494c      	ldr	r1, [pc, #304]	; (8004658 <HAL_TIM_PeriodElapsedCallback+0x3988>)
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	601a      	str	r2, [r3, #0]
          yaw_rate_notch_SRAM[i_save]  = yaw_rate_notch;
 800452c:	4b02      	ldr	r3, [pc, #8]	; (8004538 <HAL_TIM_PeriodElapsedCallback+0x3868>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a4a      	ldr	r2, [pc, #296]	; (800465c <HAL_TIM_PeriodElapsedCallback+0x398c>)
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	e094      	b.n	8004660 <HAL_TIM_PeriodElapsedCallback+0x3990>
 8004536:	bf00      	nop
 8004538:	200004b4 	.word	0x200004b4
 800453c:	20000298 	.word	0x20000298
 8004540:	2000915c 	.word	0x2000915c
 8004544:	2000029c 	.word	0x2000029c
 8004548:	2000a0fc 	.word	0x2000a0fc
 800454c:	200002a0 	.word	0x200002a0
 8004550:	2000b09c 	.word	0x2000b09c
 8004554:	200002a4 	.word	0x200002a4
 8004558:	2000c03c 	.word	0x2000c03c
 800455c:	20000278 	.word	0x20000278
 8004560:	2000cfdc 	.word	0x2000cfdc
 8004564:	2000027c 	.word	0x2000027c
 8004568:	2000df7c 	.word	0x2000df7c
 800456c:	20000280 	.word	0x20000280
 8004570:	2000ef1c 	.word	0x2000ef1c
 8004574:	20000284 	.word	0x20000284
 8004578:	2000febc 	.word	0x2000febc
 800457c:	200002c8 	.word	0x200002c8
 8004580:	20010e5c 	.word	0x20010e5c
 8004584:	200002cc 	.word	0x200002cc
 8004588:	20011dfc 	.word	0x20011dfc
 800458c:	200002d0 	.word	0x200002d0
 8004590:	20012d9c 	.word	0x20012d9c
 8004594:	200002d4 	.word	0x200002d4
 8004598:	20013d3c 	.word	0x20013d3c
 800459c:	200002e8 	.word	0x200002e8
 80045a0:	20014cdc 	.word	0x20014cdc
 80045a4:	200002ea 	.word	0x200002ea
 80045a8:	200154ac 	.word	0x200154ac
 80045ac:	200002ec 	.word	0x200002ec
 80045b0:	20015c7c 	.word	0x20015c7c
 80045b4:	200002ee 	.word	0x200002ee
 80045b8:	2001644c 	.word	0x2001644c
 80045bc:	20000328 	.word	0x20000328
 80045c0:	20016c1c 	.word	0x20016c1c
 80045c4:	2000032c 	.word	0x2000032c
 80045c8:	20017bbc 	.word	0x20017bbc
 80045cc:	20000330 	.word	0x20000330
 80045d0:	20018b5c 	.word	0x20018b5c
 80045d4:	20000334 	.word	0x20000334
 80045d8:	20019afc 	.word	0x20019afc
 80045dc:	20000338 	.word	0x20000338
 80045e0:	2001aa9c 	.word	0x2001aa9c
 80045e4:	2000033c 	.word	0x2000033c
 80045e8:	2001ba3c 	.word	0x2001ba3c
 80045ec:	20000340 	.word	0x20000340
 80045f0:	2001c9dc 	.word	0x2001c9dc
 80045f4:	20000344 	.word	0x20000344
 80045f8:	2001d97c 	.word	0x2001d97c
 80045fc:	20000358 	.word	0x20000358
 8004600:	2001e91c 	.word	0x2001e91c
 8004604:	2000035c 	.word	0x2000035c
 8004608:	2001f8bc 	.word	0x2001f8bc
 800460c:	20000360 	.word	0x20000360
 8004610:	2002085c 	.word	0x2002085c
 8004614:	20000364 	.word	0x20000364
 8004618:	200217fc 	.word	0x200217fc
 800461c:	20000388 	.word	0x20000388
 8004620:	2002279c 	.word	0x2002279c
 8004624:	2000038c 	.word	0x2000038c
 8004628:	2002373c 	.word	0x2002373c
 800462c:	20000390 	.word	0x20000390
 8004630:	200246dc 	.word	0x200246dc
 8004634:	20000394 	.word	0x20000394
 8004638:	2002567c 	.word	0x2002567c
 800463c:	200003e4 	.word	0x200003e4
 8004640:	2002661c 	.word	0x2002661c
 8004644:	200003e8 	.word	0x200003e8
 8004648:	200275bc 	.word	0x200275bc
 800464c:	200003ec 	.word	0x200003ec
 8004650:	2002855c 	.word	0x2002855c
 8004654:	200003f8 	.word	0x200003f8
 8004658:	200294fc 	.word	0x200294fc
 800465c:	2000040c 	.word	0x2000040c
 8004660:	495c      	ldr	r1, [pc, #368]	; (80047d4 <HAL_TIM_PeriodElapsedCallback+0x3b04>)
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	440b      	add	r3, r1
 8004666:	601a      	str	r2, [r3, #0]
          roll_rate_SRAM[i_save]  = roll_rate;//Gyro.x;
 8004668:	4b5b      	ldr	r3, [pc, #364]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a5b      	ldr	r2, [pc, #364]	; (80047dc <HAL_TIM_PeriodElapsedCallback+0x3b0c>)
 800466e:	6812      	ldr	r2, [r2, #0]
 8004670:	495b      	ldr	r1, [pc, #364]	; (80047e0 <HAL_TIM_PeriodElapsedCallback+0x3b10>)
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	440b      	add	r3, r1
 8004676:	601a      	str	r2, [r3, #0]
          pitch_rate_SRAM[i_save] = pitch_rate;//Gyro.y;
 8004678:	4b57      	ldr	r3, [pc, #348]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a59      	ldr	r2, [pc, #356]	; (80047e4 <HAL_TIM_PeriodElapsedCallback+0x3b14>)
 800467e:	6812      	ldr	r2, [r2, #0]
 8004680:	4959      	ldr	r1, [pc, #356]	; (80047e8 <HAL_TIM_PeriodElapsedCallback+0x3b18>)
 8004682:	009b      	lsls	r3, r3, #2
 8004684:	440b      	add	r3, r1
 8004686:	601a      	str	r2, [r3, #0]
          Acc_x_SRAM[i_save] = Acc_x;//Acc.x;
 8004688:	4b53      	ldr	r3, [pc, #332]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a57      	ldr	r2, [pc, #348]	; (80047ec <HAL_TIM_PeriodElapsedCallback+0x3b1c>)
 800468e:	6812      	ldr	r2, [r2, #0]
 8004690:	4957      	ldr	r1, [pc, #348]	; (80047f0 <HAL_TIM_PeriodElapsedCallback+0x3b20>)
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	601a      	str	r2, [r3, #0]
          Acc_y_SRAM[i_save] = Acc_y;//Acc.y;
 8004698:	4b4f      	ldr	r3, [pc, #316]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a55      	ldr	r2, [pc, #340]	; (80047f4 <HAL_TIM_PeriodElapsedCallback+0x3b24>)
 800469e:	6812      	ldr	r2, [r2, #0]
 80046a0:	4955      	ldr	r1, [pc, #340]	; (80047f8 <HAL_TIM_PeriodElapsedCallback+0x3b28>)
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	440b      	add	r3, r1
 80046a6:	601a      	str	r2, [r3, #0]
          Acc_z_SRAM[i_save] = Acc_z;//Acc.z;
 80046a8:	4b4b      	ldr	r3, [pc, #300]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a53      	ldr	r2, [pc, #332]	; (80047fc <HAL_TIM_PeriodElapsedCallback+0x3b2c>)
 80046ae:	6812      	ldr	r2, [r2, #0]
 80046b0:	4953      	ldr	r1, [pc, #332]	; (8004800 <HAL_TIM_PeriodElapsedCallback+0x3b30>)
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	601a      	str	r2, [r3, #0]
          Acc_x_correct_SRAM[i_save] = Acc_x_correct;
 80046b8:	4b47      	ldr	r3, [pc, #284]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a51      	ldr	r2, [pc, #324]	; (8004804 <HAL_TIM_PeriodElapsedCallback+0x3b34>)
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	4951      	ldr	r1, [pc, #324]	; (8004808 <HAL_TIM_PeriodElapsedCallback+0x3b38>)
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	601a      	str	r2, [r3, #0]
          Acc_y_correct_SRAM[i_save] = Acc_y_correct;
 80046c8:	4b43      	ldr	r3, [pc, #268]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a4f      	ldr	r2, [pc, #316]	; (800480c <HAL_TIM_PeriodElapsedCallback+0x3b3c>)
 80046ce:	6812      	ldr	r2, [r2, #0]
 80046d0:	494f      	ldr	r1, [pc, #316]	; (8004810 <HAL_TIM_PeriodElapsedCallback+0x3b40>)
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	440b      	add	r3, r1
 80046d6:	601a      	str	r2, [r3, #0]
          Acc_z_correct_SRAM[i_save] = Acc_z_correct;
 80046d8:	4b3f      	ldr	r3, [pc, #252]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a4d      	ldr	r2, [pc, #308]	; (8004814 <HAL_TIM_PeriodElapsedCallback+0x3b44>)
 80046de:	6812      	ldr	r2, [r2, #0]
 80046e0:	494d      	ldr	r1, [pc, #308]	; (8004818 <HAL_TIM_PeriodElapsedCallback+0x3b48>)
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	440b      	add	r3, r1
 80046e6:	601a      	str	r2, [r3, #0]
          Acc_x_LPF_SRAM[i_save] = Acc_x_LPF;
 80046e8:	4b3b      	ldr	r3, [pc, #236]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a4b      	ldr	r2, [pc, #300]	; (800481c <HAL_TIM_PeriodElapsedCallback+0x3b4c>)
 80046ee:	6812      	ldr	r2, [r2, #0]
 80046f0:	494b      	ldr	r1, [pc, #300]	; (8004820 <HAL_TIM_PeriodElapsedCallback+0x3b50>)
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	440b      	add	r3, r1
 80046f6:	601a      	str	r2, [r3, #0]
          Acc_y_LPF_SRAM[i_save] = Acc_y_LPF;
 80046f8:	4b37      	ldr	r3, [pc, #220]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a49      	ldr	r2, [pc, #292]	; (8004824 <HAL_TIM_PeriodElapsedCallback+0x3b54>)
 80046fe:	6812      	ldr	r2, [r2, #0]
 8004700:	4949      	ldr	r1, [pc, #292]	; (8004828 <HAL_TIM_PeriodElapsedCallback+0x3b58>)
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	601a      	str	r2, [r3, #0]
          d_yawrate_SRAM[i_save] = d_yawrate;
 8004708:	4b33      	ldr	r3, [pc, #204]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a47      	ldr	r2, [pc, #284]	; (800482c <HAL_TIM_PeriodElapsedCallback+0x3b5c>)
 800470e:	6812      	ldr	r2, [r2, #0]
 8004710:	4947      	ldr	r1, [pc, #284]	; (8004830 <HAL_TIM_PeriodElapsedCallback+0x3b60>)
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	440b      	add	r3, r1
 8004716:	601a      	str	r2, [r3, #0]
          lambda_1_hat_SRAM[i_save] = lambda_1_hat;
 8004718:	4b2f      	ldr	r3, [pc, #188]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a45      	ldr	r2, [pc, #276]	; (8004834 <HAL_TIM_PeriodElapsedCallback+0x3b64>)
 800471e:	6812      	ldr	r2, [r2, #0]
 8004720:	4945      	ldr	r1, [pc, #276]	; (8004838 <HAL_TIM_PeriodElapsedCallback+0x3b68>)
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	601a      	str	r2, [r3, #0]
          lambda_2_hat_SRAM[i_save] = lambda_2_hat;
 8004728:	4b2b      	ldr	r3, [pc, #172]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a43      	ldr	r2, [pc, #268]	; (800483c <HAL_TIM_PeriodElapsedCallback+0x3b6c>)
 800472e:	6812      	ldr	r2, [r2, #0]
 8004730:	4943      	ldr	r1, [pc, #268]	; (8004840 <HAL_TIM_PeriodElapsedCallback+0x3b70>)
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	440b      	add	r3, r1
 8004736:	601a      	str	r2, [r3, #0]
          lambda_3_hat_SRAM[i_save] = lambda_3_hat;
 8004738:	4b27      	ldr	r3, [pc, #156]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a41      	ldr	r2, [pc, #260]	; (8004844 <HAL_TIM_PeriodElapsedCallback+0x3b74>)
 800473e:	6812      	ldr	r2, [r2, #0]
 8004740:	4941      	ldr	r1, [pc, #260]	; (8004848 <HAL_TIM_PeriodElapsedCallback+0x3b78>)
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	440b      	add	r3, r1
 8004746:	601a      	str	r2, [r3, #0]
          lambda_4_hat_SRAM[i_save] = lambda_4_hat;
 8004748:	4b23      	ldr	r3, [pc, #140]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a3f      	ldr	r2, [pc, #252]	; (800484c <HAL_TIM_PeriodElapsedCallback+0x3b7c>)
 800474e:	6812      	ldr	r2, [r2, #0]
 8004750:	493f      	ldr	r1, [pc, #252]	; (8004850 <HAL_TIM_PeriodElapsedCallback+0x3b80>)
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	601a      	str	r2, [r3, #0]
          lambda_1_hat_acc_SRAM[i_save] = lambda_1_hat_acc;
 8004758:	4b1f      	ldr	r3, [pc, #124]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a3d      	ldr	r2, [pc, #244]	; (8004854 <HAL_TIM_PeriodElapsedCallback+0x3b84>)
 800475e:	6812      	ldr	r2, [r2, #0]
 8004760:	493d      	ldr	r1, [pc, #244]	; (8004858 <HAL_TIM_PeriodElapsedCallback+0x3b88>)
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	601a      	str	r2, [r3, #0]
          lambda_2_hat_acc_SRAM[i_save] = lambda_2_hat_acc;
 8004768:	4b1b      	ldr	r3, [pc, #108]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a3b      	ldr	r2, [pc, #236]	; (800485c <HAL_TIM_PeriodElapsedCallback+0x3b8c>)
 800476e:	6812      	ldr	r2, [r2, #0]
 8004770:	493b      	ldr	r1, [pc, #236]	; (8004860 <HAL_TIM_PeriodElapsedCallback+0x3b90>)
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	601a      	str	r2, [r3, #0]
          lambda_3_hat_acc_SRAM[i_save] = lambda_3_hat_acc;
 8004778:	4b17      	ldr	r3, [pc, #92]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a39      	ldr	r2, [pc, #228]	; (8004864 <HAL_TIM_PeriodElapsedCallback+0x3b94>)
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	4939      	ldr	r1, [pc, #228]	; (8004868 <HAL_TIM_PeriodElapsedCallback+0x3b98>)
 8004782:	009b      	lsls	r3, r3, #2
 8004784:	440b      	add	r3, r1
 8004786:	601a      	str	r2, [r3, #0]
          lambda_4_hat_acc_SRAM[i_save] = lambda_4_hat_acc;
 8004788:	4b13      	ldr	r3, [pc, #76]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a37      	ldr	r2, [pc, #220]	; (800486c <HAL_TIM_PeriodElapsedCallback+0x3b9c>)
 800478e:	6812      	ldr	r2, [r2, #0]
 8004790:	4937      	ldr	r1, [pc, #220]	; (8004870 <HAL_TIM_PeriodElapsedCallback+0x3ba0>)
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	601a      	str	r2, [r3, #0]
          i_save++;
 8004798:	4b0f      	ldr	r3, [pc, #60]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	3301      	adds	r3, #1
 800479e:	4a0e      	ldr	r2, [pc, #56]	; (80047d8 <HAL_TIM_PeriodElapsedCallback+0x3b08>)
 80047a0:	6013      	str	r3, [r2, #0]
        loop = loop + 1;
 80047a2:	4b34      	ldr	r3, [pc, #208]	; (8004874 <HAL_TIM_PeriodElapsedCallback+0x3ba4>)
 80047a4:	881b      	ldrh	r3, [r3, #0]
 80047a6:	3301      	adds	r3, #1
 80047a8:	b29a      	uxth	r2, r3
 80047aa:	4b32      	ldr	r3, [pc, #200]	; (8004874 <HAL_TIM_PeriodElapsedCallback+0x3ba4>)
 80047ac:	801a      	strh	r2, [r3, #0]
        t = t + dt;
 80047ae:	4b32      	ldr	r3, [pc, #200]	; (8004878 <HAL_TIM_PeriodElapsedCallback+0x3ba8>)
 80047b0:	edd3 7a00 	vldr	s15, [r3]
 80047b4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800487c <HAL_TIM_PeriodElapsedCallback+0x3bac>
 80047b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80047bc:	4b2e      	ldr	r3, [pc, #184]	; (8004878 <HAL_TIM_PeriodElapsedCallback+0x3ba8>)
 80047be:	edc3 7a00 	vstr	s15, [r3]
        break;
 80047c2:	e000      	b.n	80047c6 <HAL_TIM_PeriodElapsedCallback+0x3af6>
        break;
 80047c4:	bf00      	nop
}
 80047c6:	bf00      	nop
 80047c8:	3708      	adds	r7, #8
 80047ca:	46bd      	mov	sp, r7
 80047cc:	ecbd 8b04 	vpop	{d8-d9}
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	2002c3dc 	.word	0x2002c3dc
 80047d8:	200004b4 	.word	0x200004b4
 80047dc:	200003fc 	.word	0x200003fc
 80047e0:	2002a49c 	.word	0x2002a49c
 80047e4:	20000400 	.word	0x20000400
 80047e8:	2002b43c 	.word	0x2002b43c
 80047ec:	20000420 	.word	0x20000420
 80047f0:	2002d37c 	.word	0x2002d37c
 80047f4:	20000424 	.word	0x20000424
 80047f8:	2002e31c 	.word	0x2002e31c
 80047fc:	20000428 	.word	0x20000428
 8004800:	2002f2bc 	.word	0x2002f2bc
 8004804:	2000042c 	.word	0x2000042c
 8004808:	2003025c 	.word	0x2003025c
 800480c:	20000430 	.word	0x20000430
 8004810:	200311fc 	.word	0x200311fc
 8004814:	20000434 	.word	0x20000434
 8004818:	2003219c 	.word	0x2003219c
 800481c:	20000440 	.word	0x20000440
 8004820:	2003313c 	.word	0x2003313c
 8004824:	20000444 	.word	0x20000444
 8004828:	200340dc 	.word	0x200340dc
 800482c:	20000418 	.word	0x20000418
 8004830:	2003507c 	.word	0x2003507c
 8004834:	20000450 	.word	0x20000450
 8004838:	2003601c 	.word	0x2003601c
 800483c:	20000454 	.word	0x20000454
 8004840:	20036fbc 	.word	0x20036fbc
 8004844:	20000458 	.word	0x20000458
 8004848:	20037f5c 	.word	0x20037f5c
 800484c:	2000045c 	.word	0x2000045c
 8004850:	20038efc 	.word	0x20038efc
 8004854:	20000484 	.word	0x20000484
 8004858:	20039e9c 	.word	0x20039e9c
 800485c:	20000488 	.word	0x20000488
 8004860:	2003ae3c 	.word	0x2003ae3c
 8004864:	2000048c 	.word	0x2000048c
 8004868:	2003bddc 	.word	0x2003bddc
 800486c:	20000490 	.word	0x20000490
 8004870:	2003cd7c 	.word	0x2003cd7c
 8004874:	20000218 	.word	0x20000218
 8004878:	20000214 	.word	0x20000214
 800487c:	3a83126f 	.word	0x3a83126f

08004880 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
 8004886:	4603      	mov	r3, r0
 8004888:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_8){
 800488a:	88fb      	ldrh	r3, [r7, #6]
 800488c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004890:	f040 84e6 	bne.w	8005260 <HAL_GPIO_EXTI_Callback+0x9e0>
		// if(mode == 0){
		// 	printf("EXTI Interrupt");
		// 	printf("%d, ", mode);
		// 	printf("\r\n");
		// }
    if( t == 0.0 || t > t_experiment ){// 14.999
 8004894:	4b59      	ldr	r3, [pc, #356]	; (80049fc <HAL_GPIO_EXTI_Callback+0x17c>)
 8004896:	edd3 7a00 	vldr	s15, [r3]
 800489a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800489e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048a2:	d009      	beq.n	80048b8 <HAL_GPIO_EXTI_Callback+0x38>
 80048a4:	4b55      	ldr	r3, [pc, #340]	; (80049fc <HAL_GPIO_EXTI_Callback+0x17c>)
 80048a6:	edd3 7a00 	vldr	s15, [r3]
 80048aa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80048ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b6:	dd05      	ble.n	80048c4 <HAL_GPIO_EXTI_Callback+0x44>
		  mode++;
 80048b8:	4b51      	ldr	r3, [pc, #324]	; (8004a00 <HAL_GPIO_EXTI_Callback+0x180>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	3301      	adds	r3, #1
 80048be:	b2da      	uxtb	r2, r3
 80048c0:	4b4f      	ldr	r3, [pc, #316]	; (8004a00 <HAL_GPIO_EXTI_Callback+0x180>)
 80048c2:	701a      	strb	r2, [r3, #0]
    }
		// printf("%d, ", mode);
		// printf("\r\n");

    divide = mode % 3;
 80048c4:	4b4e      	ldr	r3, [pc, #312]	; (8004a00 <HAL_GPIO_EXTI_Callback+0x180>)
 80048c6:	781a      	ldrb	r2, [r3, #0]
 80048c8:	4b4e      	ldr	r3, [pc, #312]	; (8004a04 <HAL_GPIO_EXTI_Callback+0x184>)
 80048ca:	fba3 1302 	umull	r1, r3, r3, r2
 80048ce:	0859      	lsrs	r1, r3, #1
 80048d0:	460b      	mov	r3, r1
 80048d2:	005b      	lsls	r3, r3, #1
 80048d4:	440b      	add	r3, r1
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	b2da      	uxtb	r2, r3
 80048da:	4b4b      	ldr	r3, [pc, #300]	; (8004a08 <HAL_GPIO_EXTI_Callback+0x188>)
 80048dc:	701a      	strb	r2, [r3, #0]

    switch(divide){
 80048de:	4b4a      	ldr	r3, [pc, #296]	; (8004a08 <HAL_GPIO_EXTI_Callback+0x188>)
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d00f      	beq.n	8004906 <HAL_GPIO_EXTI_Callback+0x86>
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d018      	beq.n	800491c <HAL_GPIO_EXTI_Callback+0x9c>
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d127      	bne.n	800493e <HAL_GPIO_EXTI_Callback+0xbe>
      case 0:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80048ee:	2200      	movs	r2, #0
 80048f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80048f4:	4845      	ldr	r0, [pc, #276]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 80048f6:	f002 f97b 	bl	8006bf0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET); // Green
 80048fa:	2201      	movs	r2, #1
 80048fc:	2101      	movs	r1, #1
 80048fe:	4843      	ldr	r0, [pc, #268]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 8004900:	f002 f976 	bl	8006bf0 <HAL_GPIO_WritePin>
        break;
 8004904:	e01b      	b.n	800493e <HAL_GPIO_EXTI_Callback+0xbe>
      case 1:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 8004906:	2200      	movs	r2, #0
 8004908:	2101      	movs	r1, #1
 800490a:	4840      	ldr	r0, [pc, #256]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 800490c:	f002 f970 	bl	8006bf0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,  GPIO_PIN_SET); // Blue
 8004910:	2201      	movs	r2, #1
 8004912:	2180      	movs	r1, #128	; 0x80
 8004914:	483d      	ldr	r0, [pc, #244]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 8004916:	f002 f96b 	bl	8006bf0 <HAL_GPIO_WritePin>
        break;
 800491a:	e010      	b.n	800493e <HAL_GPIO_EXTI_Callback+0xbe>
      case 2:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 800491c:	2200      	movs	r2, #0
 800491e:	2101      	movs	r1, #1
 8004920:	483a      	ldr	r0, [pc, #232]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 8004922:	f002 f965 	bl	8006bf0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,  GPIO_PIN_RESET);
 8004926:	2200      	movs	r2, #0
 8004928:	2180      	movs	r1, #128	; 0x80
 800492a:	4838      	ldr	r0, [pc, #224]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 800492c:	f002 f960 	bl	8006bf0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);// Red
 8004930:	2201      	movs	r2, #1
 8004932:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004936:	4835      	ldr	r0, [pc, #212]	; (8004a0c <HAL_GPIO_EXTI_Callback+0x18c>)
 8004938:	f002 f95a 	bl	8006bf0 <HAL_GPIO_WritePin>
        break;
 800493c:	bf00      	nop
    }

    switch(mode){
 800493e:	4b30      	ldr	r3, [pc, #192]	; (8004a00 <HAL_GPIO_EXTI_Callback+0x180>)
 8004940:	781b      	ldrb	r3, [r3, #0]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d004      	beq.n	8004950 <HAL_GPIO_EXTI_Callback+0xd0>
 8004946:	2b02      	cmp	r3, #2
 8004948:	d02f      	beq.n	80049aa <HAL_GPIO_EXTI_Callback+0x12a>
 800494a:	2b00      	cmp	r3, #0
      case 0:
        // printf("0, %d, ", mode);
        // printf("\r\n");
        break;
 800494c:	f000 bc88 	b.w	8005260 <HAL_GPIO_EXTI_Callback+0x9e0>
      case 1:
        // printf("1, %d, ", mode);
        // printf("\r\n");

        if( isFirst == 0 ){
 8004950:	4b2f      	ldr	r3, [pc, #188]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x190>)
 8004952:	781b      	ldrb	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	f040 8482 	bne.w	800525e <HAL_GPIO_EXTI_Callback+0x9de>
          tau_dfob1 = 0.0;
 800495a:	4b2e      	ldr	r3, [pc, #184]	; (8004a14 <HAL_GPIO_EXTI_Callback+0x194>)
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	601a      	str	r2, [r3, #0]
          tau_dfob2 = 0.0;
 8004962:	4b2d      	ldr	r3, [pc, #180]	; (8004a18 <HAL_GPIO_EXTI_Callback+0x198>)
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	601a      	str	r2, [r3, #0]
          tau_dfob3 = 0.0;
 800496a:	4b2c      	ldr	r3, [pc, #176]	; (8004a1c <HAL_GPIO_EXTI_Callback+0x19c>)
 800496c:	f04f 0200 	mov.w	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
          tau_dfob4 = 0.0;
 8004972:	4b2b      	ldr	r3, [pc, #172]	; (8004a20 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8004974:	f04f 0200 	mov.w	r2, #0
 8004978:	601a      	str	r2, [r3, #0]

          tau_dfob1_pre = 0.0;
 800497a:	4b2a      	ldr	r3, [pc, #168]	; (8004a24 <HAL_GPIO_EXTI_Callback+0x1a4>)
 800497c:	f04f 0200 	mov.w	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
          tau_dfob1_pre = 0.0;
 8004982:	4b28      	ldr	r3, [pc, #160]	; (8004a24 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	601a      	str	r2, [r3, #0]
          tau_dfob1_pre = 0.0;
 800498a:	4b26      	ldr	r3, [pc, #152]	; (8004a24 <HAL_GPIO_EXTI_Callback+0x1a4>)
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	601a      	str	r2, [r3, #0]
          tau_dfob1_pre = 0.0;
 8004992:	4b24      	ldr	r3, [pc, #144]	; (8004a24 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8004994:	f04f 0200 	mov.w	r2, #0
 8004998:	601a      	str	r2, [r3, #0]

          isFirst++;
 800499a:	4b1d      	ldr	r3, [pc, #116]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x190>)
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	3301      	adds	r3, #1
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	4b1b      	ldr	r3, [pc, #108]	; (8004a10 <HAL_GPIO_EXTI_Callback+0x190>)
 80049a4:	701a      	strb	r2, [r3, #0]
        }


        break;
 80049a6:	f000 bc5a 	b.w	800525e <HAL_GPIO_EXTI_Callback+0x9de>
        // }
        // outputfile = fopen("C:\\Users\\TATSUMI\\STM32CubeIDE\\workspace_1.4.0\\1109_4.txt", "w");
        // fprintf(outputfile, "abc");
        // fclose(outputfile);

        PWM1 = 0.5*PWM_rsl;// Stop motor
 80049aa:	4b1f      	ldr	r3, [pc, #124]	; (8004a28 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80049ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80049b0:	801a      	strh	r2, [r3, #0]
        PWM2 = 0.5*PWM_rsl;
 80049b2:	4b1e      	ldr	r3, [pc, #120]	; (8004a2c <HAL_GPIO_EXTI_Callback+0x1ac>)
 80049b4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80049b8:	801a      	strh	r2, [r3, #0]
        PWM3 = 0.5*PWM_rsl;
 80049ba:	4b1d      	ldr	r3, [pc, #116]	; (8004a30 <HAL_GPIO_EXTI_Callback+0x1b0>)
 80049bc:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80049c0:	801a      	strh	r2, [r3, #0]
        PWM4 = 0.5*PWM_rsl;
 80049c2:	4b1c      	ldr	r3, [pc, #112]	; (8004a34 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80049c4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80049c8:	801a      	strh	r2, [r3, #0]

        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 80049ca:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80049cc:	881a      	ldrh	r2, [r3, #0]
 80049ce:	4b1a      	ldr	r3, [pc, #104]	; (8004a38 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 80049d4:	4b15      	ldr	r3, [pc, #84]	; (8004a2c <HAL_GPIO_EXTI_Callback+0x1ac>)
 80049d6:	881a      	ldrh	r2, [r3, #0]
 80049d8:	4b17      	ldr	r3, [pc, #92]	; (8004a38 <HAL_GPIO_EXTI_Callback+0x1b8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 80049de:	4b14      	ldr	r3, [pc, #80]	; (8004a30 <HAL_GPIO_EXTI_Callback+0x1b0>)
 80049e0:	881a      	ldrh	r2, [r3, #0]
 80049e2:	4b16      	ldr	r3, [pc, #88]	; (8004a3c <HAL_GPIO_EXTI_Callback+0x1bc>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 80049e8:	4b12      	ldr	r3, [pc, #72]	; (8004a34 <HAL_GPIO_EXTI_Callback+0x1b4>)
 80049ea:	881a      	ldrh	r2, [r3, #0]
 80049ec:	4b13      	ldr	r3, [pc, #76]	; (8004a3c <HAL_GPIO_EXTI_Callback+0x1bc>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	639a      	str	r2, [r3, #56]	; 0x38

        for( i_output=0; i_output<N_SRAM; i_output++ ){
 80049f2:	4b13      	ldr	r3, [pc, #76]	; (8004a40 <HAL_GPIO_EXTI_Callback+0x1c0>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	f000 bc2a 	b.w	8005250 <HAL_GPIO_EXTI_Callback+0x9d0>
 80049fc:	20000214 	.word	0x20000214
 8004a00:	2000021a 	.word	0x2000021a
 8004a04:	aaaaaaab 	.word	0xaaaaaaab
 8004a08:	2000021b 	.word	0x2000021b
 8004a0c:	40020400 	.word	0x40020400
 8004a10:	2000021c 	.word	0x2000021c
 8004a14:	20000388 	.word	0x20000388
 8004a18:	2000038c 	.word	0x2000038c
 8004a1c:	20000390 	.word	0x20000390
 8004a20:	20000394 	.word	0x20000394
 8004a24:	20000398 	.word	0x20000398
 8004a28:	200002e8 	.word	0x200002e8
 8004a2c:	200002ea 	.word	0x200002ea
 8004a30:	200002ec 	.word	0x200002ec
 8004a34:	200002ee 	.word	0x200002ee
 8004a38:	2003e284 	.word	0x2003e284
 8004a3c:	2003e368 	.word	0x2003e368
 8004a40:	200004b8 	.word	0x200004b8
          printf("%d, ", i_output);
 8004a44:	4bc2      	ldr	r3, [pc, #776]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	48c2      	ldr	r0, [pc, #776]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8004a4c:	f006 fdb0 	bl	800b5b0 <iprintf>

          printf("%f, ", t_SRAM[i_output]);
 8004a50:	4bbf      	ldr	r3, [pc, #764]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4ac0      	ldr	r2, [pc, #768]	; (8004d58 <HAL_GPIO_EXTI_Callback+0x4d8>)
 8004a56:	009b      	lsls	r3, r3, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	edd3 7a00 	vldr	s15, [r3]
 8004a5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004a62:	ec53 2b17 	vmov	r2, r3, d7
 8004a66:	48bd      	ldr	r0, [pc, #756]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004a68:	f006 fda2 	bl	800b5b0 <iprintf>

          printf("%f, ", dtheta1_res_SRAM[i_output]);
 8004a6c:	4bb8      	ldr	r3, [pc, #736]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4abb      	ldr	r2, [pc, #748]	; (8004d60 <HAL_GPIO_EXTI_Callback+0x4e0>)
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4413      	add	r3, r2
 8004a76:	edd3 7a00 	vldr	s15, [r3]
 8004a7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004a7e:	ec53 2b17 	vmov	r2, r3, d7
 8004a82:	48b6      	ldr	r0, [pc, #728]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004a84:	f006 fd94 	bl	800b5b0 <iprintf>
          printf("%f, ", dtheta2_res_SRAM[i_output]);
 8004a88:	4bb1      	ldr	r3, [pc, #708]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4ab5      	ldr	r2, [pc, #724]	; (8004d64 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	4413      	add	r3, r2
 8004a92:	edd3 7a00 	vldr	s15, [r3]
 8004a96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004a9a:	ec53 2b17 	vmov	r2, r3, d7
 8004a9e:	48af      	ldr	r0, [pc, #700]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004aa0:	f006 fd86 	bl	800b5b0 <iprintf>
          printf("%f, ", dtheta3_res_SRAM[i_output]);
 8004aa4:	4baa      	ldr	r3, [pc, #680]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4aaf      	ldr	r2, [pc, #700]	; (8004d68 <HAL_GPIO_EXTI_Callback+0x4e8>)
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	edd3 7a00 	vldr	s15, [r3]
 8004ab2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004ab6:	ec53 2b17 	vmov	r2, r3, d7
 8004aba:	48a8      	ldr	r0, [pc, #672]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004abc:	f006 fd78 	bl	800b5b0 <iprintf>
          printf("%f, ", dtheta4_res_SRAM[i_output]);
 8004ac0:	4ba3      	ldr	r3, [pc, #652]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4aa9      	ldr	r2, [pc, #676]	; (8004d6c <HAL_GPIO_EXTI_Callback+0x4ec>)
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	4413      	add	r3, r2
 8004aca:	edd3 7a00 	vldr	s15, [r3]
 8004ace:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004ad2:	ec53 2b17 	vmov	r2, r3, d7
 8004ad6:	48a1      	ldr	r0, [pc, #644]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004ad8:	f006 fd6a 	bl	800b5b0 <iprintf>

          printf("%f, ", theta1_res_SRAM[i_output]);
 8004adc:	4b9c      	ldr	r3, [pc, #624]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4aa3      	ldr	r2, [pc, #652]	; (8004d70 <HAL_GPIO_EXTI_Callback+0x4f0>)
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	edd3 7a00 	vldr	s15, [r3]
 8004aea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004aee:	ec53 2b17 	vmov	r2, r3, d7
 8004af2:	489a      	ldr	r0, [pc, #616]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004af4:	f006 fd5c 	bl	800b5b0 <iprintf>
          printf("%f, ", theta2_res_SRAM[i_output]);
 8004af8:	4b95      	ldr	r3, [pc, #596]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a9d      	ldr	r2, [pc, #628]	; (8004d74 <HAL_GPIO_EXTI_Callback+0x4f4>)
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	edd3 7a00 	vldr	s15, [r3]
 8004b06:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004b0a:	ec53 2b17 	vmov	r2, r3, d7
 8004b0e:	4893      	ldr	r0, [pc, #588]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004b10:	f006 fd4e 	bl	800b5b0 <iprintf>
          printf("%f, ", theta3_res_SRAM[i_output]);
 8004b14:	4b8e      	ldr	r3, [pc, #568]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a97      	ldr	r2, [pc, #604]	; (8004d78 <HAL_GPIO_EXTI_Callback+0x4f8>)
 8004b1a:	009b      	lsls	r3, r3, #2
 8004b1c:	4413      	add	r3, r2
 8004b1e:	edd3 7a00 	vldr	s15, [r3]
 8004b22:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004b26:	ec53 2b17 	vmov	r2, r3, d7
 8004b2a:	488c      	ldr	r0, [pc, #560]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004b2c:	f006 fd40 	bl	800b5b0 <iprintf>
          printf("%f, ", theta4_res_SRAM[i_output]);
 8004b30:	4b87      	ldr	r3, [pc, #540]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a91      	ldr	r2, [pc, #580]	; (8004d7c <HAL_GPIO_EXTI_Callback+0x4fc>)
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	4413      	add	r3, r2
 8004b3a:	edd3 7a00 	vldr	s15, [r3]
 8004b3e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004b42:	ec53 2b17 	vmov	r2, r3, d7
 8004b46:	4885      	ldr	r0, [pc, #532]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004b48:	f006 fd32 	bl	800b5b0 <iprintf>

          printf("%f, ", ddtheta1_ref_SRAM[i_output]);
 8004b4c:	4b80      	ldr	r3, [pc, #512]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a8b      	ldr	r2, [pc, #556]	; (8004d80 <HAL_GPIO_EXTI_Callback+0x500>)
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	4413      	add	r3, r2
 8004b56:	edd3 7a00 	vldr	s15, [r3]
 8004b5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004b5e:	ec53 2b17 	vmov	r2, r3, d7
 8004b62:	487e      	ldr	r0, [pc, #504]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004b64:	f006 fd24 	bl	800b5b0 <iprintf>
          printf("%f, ", ddtheta2_ref_SRAM[i_output]);
 8004b68:	4b79      	ldr	r3, [pc, #484]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a85      	ldr	r2, [pc, #532]	; (8004d84 <HAL_GPIO_EXTI_Callback+0x504>)
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4413      	add	r3, r2
 8004b72:	edd3 7a00 	vldr	s15, [r3]
 8004b76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004b7a:	ec53 2b17 	vmov	r2, r3, d7
 8004b7e:	4877      	ldr	r0, [pc, #476]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004b80:	f006 fd16 	bl	800b5b0 <iprintf>
          printf("%f, ", ddtheta3_ref_SRAM[i_output]);
 8004b84:	4b72      	ldr	r3, [pc, #456]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a7f      	ldr	r2, [pc, #508]	; (8004d88 <HAL_GPIO_EXTI_Callback+0x508>)
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	4413      	add	r3, r2
 8004b8e:	edd3 7a00 	vldr	s15, [r3]
 8004b92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004b96:	ec53 2b17 	vmov	r2, r3, d7
 8004b9a:	4870      	ldr	r0, [pc, #448]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004b9c:	f006 fd08 	bl	800b5b0 <iprintf>
          printf("%f, ", ddtheta4_ref_SRAM[i_output]);
 8004ba0:	4b6b      	ldr	r3, [pc, #428]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a79      	ldr	r2, [pc, #484]	; (8004d8c <HAL_GPIO_EXTI_Callback+0x50c>)
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	4413      	add	r3, r2
 8004baa:	edd3 7a00 	vldr	s15, [r3]
 8004bae:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004bb2:	ec53 2b17 	vmov	r2, r3, d7
 8004bb6:	4869      	ldr	r0, [pc, #420]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004bb8:	f006 fcfa 	bl	800b5b0 <iprintf>

          printf("%f, ", ddtheta1_res_SRAM[i_output]);
 8004bbc:	4b64      	ldr	r3, [pc, #400]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a73      	ldr	r2, [pc, #460]	; (8004d90 <HAL_GPIO_EXTI_Callback+0x510>)
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	4413      	add	r3, r2
 8004bc6:	edd3 7a00 	vldr	s15, [r3]
 8004bca:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004bce:	ec53 2b17 	vmov	r2, r3, d7
 8004bd2:	4862      	ldr	r0, [pc, #392]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004bd4:	f006 fcec 	bl	800b5b0 <iprintf>
          printf("%f, ", ddtheta2_res_SRAM[i_output]);
 8004bd8:	4b5d      	ldr	r3, [pc, #372]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a6d      	ldr	r2, [pc, #436]	; (8004d94 <HAL_GPIO_EXTI_Callback+0x514>)
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	4413      	add	r3, r2
 8004be2:	edd3 7a00 	vldr	s15, [r3]
 8004be6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004bea:	ec53 2b17 	vmov	r2, r3, d7
 8004bee:	485b      	ldr	r0, [pc, #364]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004bf0:	f006 fcde 	bl	800b5b0 <iprintf>
          printf("%f, ", ddtheta3_res_SRAM[i_output]);
 8004bf4:	4b56      	ldr	r3, [pc, #344]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a67      	ldr	r2, [pc, #412]	; (8004d98 <HAL_GPIO_EXTI_Callback+0x518>)
 8004bfa:	009b      	lsls	r3, r3, #2
 8004bfc:	4413      	add	r3, r2
 8004bfe:	edd3 7a00 	vldr	s15, [r3]
 8004c02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004c06:	ec53 2b17 	vmov	r2, r3, d7
 8004c0a:	4854      	ldr	r0, [pc, #336]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004c0c:	f006 fcd0 	bl	800b5b0 <iprintf>
          printf("%f, ", ddtheta4_res_SRAM[i_output]);
 8004c10:	4b4f      	ldr	r3, [pc, #316]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a61      	ldr	r2, [pc, #388]	; (8004d9c <HAL_GPIO_EXTI_Callback+0x51c>)
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4413      	add	r3, r2
 8004c1a:	edd3 7a00 	vldr	s15, [r3]
 8004c1e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004c22:	ec53 2b17 	vmov	r2, r3, d7
 8004c26:	484d      	ldr	r0, [pc, #308]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004c28:	f006 fcc2 	bl	800b5b0 <iprintf>
          // printf("%f, ", i1_ref_SRAM[i_output]);
          // printf("%f, ", i2_ref_SRAM[i_output]);
          // printf("%f, ", i3_ref_SRAM[i_output]);
          // printf("%f, ", i4_ref_SRAM[i_output]);

          printf("%f, ", ia1_ref_SRAM[i_output]);
 8004c2c:	4b48      	ldr	r3, [pc, #288]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a5b      	ldr	r2, [pc, #364]	; (8004da0 <HAL_GPIO_EXTI_Callback+0x520>)
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	4413      	add	r3, r2
 8004c36:	edd3 7a00 	vldr	s15, [r3]
 8004c3a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004c3e:	ec53 2b17 	vmov	r2, r3, d7
 8004c42:	4846      	ldr	r0, [pc, #280]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004c44:	f006 fcb4 	bl	800b5b0 <iprintf>
          printf("%f, ", ia2_ref_SRAM[i_output]);
 8004c48:	4b41      	ldr	r3, [pc, #260]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a55      	ldr	r2, [pc, #340]	; (8004da4 <HAL_GPIO_EXTI_Callback+0x524>)
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	4413      	add	r3, r2
 8004c52:	edd3 7a00 	vldr	s15, [r3]
 8004c56:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004c5a:	ec53 2b17 	vmov	r2, r3, d7
 8004c5e:	483f      	ldr	r0, [pc, #252]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004c60:	f006 fca6 	bl	800b5b0 <iprintf>
          printf("%f, ", ia3_ref_SRAM[i_output]);
 8004c64:	4b3a      	ldr	r3, [pc, #232]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a4f      	ldr	r2, [pc, #316]	; (8004da8 <HAL_GPIO_EXTI_Callback+0x528>)
 8004c6a:	009b      	lsls	r3, r3, #2
 8004c6c:	4413      	add	r3, r2
 8004c6e:	edd3 7a00 	vldr	s15, [r3]
 8004c72:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004c76:	ec53 2b17 	vmov	r2, r3, d7
 8004c7a:	4838      	ldr	r0, [pc, #224]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004c7c:	f006 fc98 	bl	800b5b0 <iprintf>
          printf("%f, ", ia4_ref_SRAM[i_output]);
 8004c80:	4b33      	ldr	r3, [pc, #204]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a49      	ldr	r2, [pc, #292]	; (8004dac <HAL_GPIO_EXTI_Callback+0x52c>)
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	4413      	add	r3, r2
 8004c8a:	edd3 7a00 	vldr	s15, [r3]
 8004c8e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004c92:	ec53 2b17 	vmov	r2, r3, d7
 8004c96:	4831      	ldr	r0, [pc, #196]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004c98:	f006 fc8a 	bl	800b5b0 <iprintf>

          printf("%d, ", PWM1_SRAM[i_output]);
 8004c9c:	4b2c      	ldr	r3, [pc, #176]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a43      	ldr	r2, [pc, #268]	; (8004db0 <HAL_GPIO_EXTI_Callback+0x530>)
 8004ca2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ca6:	4619      	mov	r1, r3
 8004ca8:	482a      	ldr	r0, [pc, #168]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8004caa:	f006 fc81 	bl	800b5b0 <iprintf>
          printf("%d, ", PWM2_SRAM[i_output]);
 8004cae:	4b28      	ldr	r3, [pc, #160]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a40      	ldr	r2, [pc, #256]	; (8004db4 <HAL_GPIO_EXTI_Callback+0x534>)
 8004cb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4826      	ldr	r0, [pc, #152]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8004cbc:	f006 fc78 	bl	800b5b0 <iprintf>
          printf("%d, ", PWM3_SRAM[i_output]);
 8004cc0:	4b23      	ldr	r3, [pc, #140]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a3c      	ldr	r2, [pc, #240]	; (8004db8 <HAL_GPIO_EXTI_Callback+0x538>)
 8004cc6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4821      	ldr	r0, [pc, #132]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8004cce:	f006 fc6f 	bl	800b5b0 <iprintf>
          printf("%d, ", PWM4_SRAM[i_output]);
 8004cd2:	4b1f      	ldr	r3, [pc, #124]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a39      	ldr	r2, [pc, #228]	; (8004dbc <HAL_GPIO_EXTI_Callback+0x53c>)
 8004cd8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cdc:	4619      	mov	r1, r3
 8004cde:	481d      	ldr	r0, [pc, #116]	; (8004d54 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8004ce0:	f006 fc66 	bl	800b5b0 <iprintf>

          printf("%f, ", fd1_ref_SRAM[i_output]);
 8004ce4:	4b1a      	ldr	r3, [pc, #104]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a35      	ldr	r2, [pc, #212]	; (8004dc0 <HAL_GPIO_EXTI_Callback+0x540>)
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	4413      	add	r3, r2
 8004cee:	edd3 7a00 	vldr	s15, [r3]
 8004cf2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004cf6:	ec53 2b17 	vmov	r2, r3, d7
 8004cfa:	4818      	ldr	r0, [pc, #96]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004cfc:	f006 fc58 	bl	800b5b0 <iprintf>
          printf("%f, ", fd2_ref_SRAM[i_output]);
 8004d00:	4b13      	ldr	r3, [pc, #76]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a2f      	ldr	r2, [pc, #188]	; (8004dc4 <HAL_GPIO_EXTI_Callback+0x544>)
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4413      	add	r3, r2
 8004d0a:	edd3 7a00 	vldr	s15, [r3]
 8004d0e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004d12:	ec53 2b17 	vmov	r2, r3, d7
 8004d16:	4811      	ldr	r0, [pc, #68]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004d18:	f006 fc4a 	bl	800b5b0 <iprintf>
          printf("%f, ", fd3_ref_SRAM[i_output]);
 8004d1c:	4b0c      	ldr	r3, [pc, #48]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a29      	ldr	r2, [pc, #164]	; (8004dc8 <HAL_GPIO_EXTI_Callback+0x548>)
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4413      	add	r3, r2
 8004d26:	edd3 7a00 	vldr	s15, [r3]
 8004d2a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004d2e:	ec53 2b17 	vmov	r2, r3, d7
 8004d32:	480a      	ldr	r0, [pc, #40]	; (8004d5c <HAL_GPIO_EXTI_Callback+0x4dc>)
 8004d34:	f006 fc3c 	bl	800b5b0 <iprintf>
          printf("%f, ", fd4_ref_SRAM[i_output]);
 8004d38:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <HAL_GPIO_EXTI_Callback+0x4d0>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a23      	ldr	r2, [pc, #140]	; (8004dcc <HAL_GPIO_EXTI_Callback+0x54c>)
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	edd3 7a00 	vldr	s15, [r3]
 8004d46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004d4a:	ec53 2b17 	vmov	r2, r3, d7
 8004d4e:	e03f      	b.n	8004dd0 <HAL_GPIO_EXTI_Callback+0x550>
 8004d50:	200004b8 	.word	0x200004b8
 8004d54:	0800e1c4 	.word	0x0800e1c4
 8004d58:	200004bc 	.word	0x200004bc
 8004d5c:	0800e1cc 	.word	0x0800e1cc
 8004d60:	2000145c 	.word	0x2000145c
 8004d64:	200023fc 	.word	0x200023fc
 8004d68:	2000339c 	.word	0x2000339c
 8004d6c:	2000433c 	.word	0x2000433c
 8004d70:	200052dc 	.word	0x200052dc
 8004d74:	2000627c 	.word	0x2000627c
 8004d78:	2000721c 	.word	0x2000721c
 8004d7c:	200081bc 	.word	0x200081bc
 8004d80:	2000915c 	.word	0x2000915c
 8004d84:	2000a0fc 	.word	0x2000a0fc
 8004d88:	2000b09c 	.word	0x2000b09c
 8004d8c:	2000c03c 	.word	0x2000c03c
 8004d90:	2000cfdc 	.word	0x2000cfdc
 8004d94:	2000df7c 	.word	0x2000df7c
 8004d98:	2000ef1c 	.word	0x2000ef1c
 8004d9c:	2000febc 	.word	0x2000febc
 8004da0:	20010e5c 	.word	0x20010e5c
 8004da4:	20011dfc 	.word	0x20011dfc
 8004da8:	20012d9c 	.word	0x20012d9c
 8004dac:	20013d3c 	.word	0x20013d3c
 8004db0:	20014cdc 	.word	0x20014cdc
 8004db4:	200154ac 	.word	0x200154ac
 8004db8:	20015c7c 	.word	0x20015c7c
 8004dbc:	2001644c 	.word	0x2001644c
 8004dc0:	20016c1c 	.word	0x20016c1c
 8004dc4:	20017bbc 	.word	0x20017bbc
 8004dc8:	20018b5c 	.word	0x20018b5c
 8004dcc:	20019afc 	.word	0x20019afc
 8004dd0:	48c5      	ldr	r0, [pc, #788]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004dd2:	f006 fbed 	bl	800b5b0 <iprintf>
          
          printf("%f, ", Ki_df_integral1_SRAM[i_output]);
 8004dd6:	4bc5      	ldr	r3, [pc, #788]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4ac5      	ldr	r2, [pc, #788]	; (80050f0 <HAL_GPIO_EXTI_Callback+0x870>)
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	4413      	add	r3, r2
 8004de0:	edd3 7a00 	vldr	s15, [r3]
 8004de4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004de8:	ec53 2b17 	vmov	r2, r3, d7
 8004dec:	48be      	ldr	r0, [pc, #760]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004dee:	f006 fbdf 	bl	800b5b0 <iprintf>
          printf("%f, ", Ki_df_integral2_SRAM[i_output]);
 8004df2:	4bbe      	ldr	r3, [pc, #760]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4abf      	ldr	r2, [pc, #764]	; (80050f4 <HAL_GPIO_EXTI_Callback+0x874>)
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	4413      	add	r3, r2
 8004dfc:	edd3 7a00 	vldr	s15, [r3]
 8004e00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004e04:	ec53 2b17 	vmov	r2, r3, d7
 8004e08:	48b7      	ldr	r0, [pc, #732]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004e0a:	f006 fbd1 	bl	800b5b0 <iprintf>
          printf("%f, ", Ki_df_integral3_SRAM[i_output]);
 8004e0e:	4bb7      	ldr	r3, [pc, #732]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4ab9      	ldr	r2, [pc, #740]	; (80050f8 <HAL_GPIO_EXTI_Callback+0x878>)
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	4413      	add	r3, r2
 8004e18:	edd3 7a00 	vldr	s15, [r3]
 8004e1c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004e20:	ec53 2b17 	vmov	r2, r3, d7
 8004e24:	48b0      	ldr	r0, [pc, #704]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004e26:	f006 fbc3 	bl	800b5b0 <iprintf>
          printf("%f, ", Ki_df_integral4_SRAM[i_output]);
 8004e2a:	4bb0      	ldr	r3, [pc, #704]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4ab3      	ldr	r2, [pc, #716]	; (80050fc <HAL_GPIO_EXTI_Callback+0x87c>)
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	edd3 7a00 	vldr	s15, [r3]
 8004e38:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004e3c:	ec53 2b17 	vmov	r2, r3, d7
 8004e40:	48a9      	ldr	r0, [pc, #676]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004e42:	f006 fbb5 	bl	800b5b0 <iprintf>
          
          printf("%f, ", tau_dob1_SRAM[i_output]);
 8004e46:	4ba9      	ldr	r3, [pc, #676]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4aad      	ldr	r2, [pc, #692]	; (8005100 <HAL_GPIO_EXTI_Callback+0x880>)
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	4413      	add	r3, r2
 8004e50:	edd3 7a00 	vldr	s15, [r3]
 8004e54:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004e58:	ec53 2b17 	vmov	r2, r3, d7
 8004e5c:	48a2      	ldr	r0, [pc, #648]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004e5e:	f006 fba7 	bl	800b5b0 <iprintf>
          printf("%f, ", tau_dob2_SRAM[i_output]);
 8004e62:	4ba2      	ldr	r3, [pc, #648]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	4aa7      	ldr	r2, [pc, #668]	; (8005104 <HAL_GPIO_EXTI_Callback+0x884>)
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4413      	add	r3, r2
 8004e6c:	edd3 7a00 	vldr	s15, [r3]
 8004e70:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004e74:	ec53 2b17 	vmov	r2, r3, d7
 8004e78:	489b      	ldr	r0, [pc, #620]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004e7a:	f006 fb99 	bl	800b5b0 <iprintf>
          printf("%f, ", tau_dob3_SRAM[i_output]);
 8004e7e:	4b9b      	ldr	r3, [pc, #620]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4aa1      	ldr	r2, [pc, #644]	; (8005108 <HAL_GPIO_EXTI_Callback+0x888>)
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4413      	add	r3, r2
 8004e88:	edd3 7a00 	vldr	s15, [r3]
 8004e8c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004e90:	ec53 2b17 	vmov	r2, r3, d7
 8004e94:	4894      	ldr	r0, [pc, #592]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004e96:	f006 fb8b 	bl	800b5b0 <iprintf>
          printf("%f, ", tau_dob4_SRAM[i_output]);
 8004e9a:	4b94      	ldr	r3, [pc, #592]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a9b      	ldr	r2, [pc, #620]	; (800510c <HAL_GPIO_EXTI_Callback+0x88c>)
 8004ea0:	009b      	lsls	r3, r3, #2
 8004ea2:	4413      	add	r3, r2
 8004ea4:	edd3 7a00 	vldr	s15, [r3]
 8004ea8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004eac:	ec53 2b17 	vmov	r2, r3, d7
 8004eb0:	488d      	ldr	r0, [pc, #564]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004eb2:	f006 fb7d 	bl	800b5b0 <iprintf>

          printf("%f, ", tau_dfob1_SRAM[i_output]);
 8004eb6:	4b8d      	ldr	r3, [pc, #564]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a95      	ldr	r2, [pc, #596]	; (8005110 <HAL_GPIO_EXTI_Callback+0x890>)
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	4413      	add	r3, r2
 8004ec0:	edd3 7a00 	vldr	s15, [r3]
 8004ec4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004ec8:	ec53 2b17 	vmov	r2, r3, d7
 8004ecc:	4886      	ldr	r0, [pc, #536]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004ece:	f006 fb6f 	bl	800b5b0 <iprintf>
          printf("%f, ", tau_dfob2_SRAM[i_output]);
 8004ed2:	4b86      	ldr	r3, [pc, #536]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a8f      	ldr	r2, [pc, #572]	; (8005114 <HAL_GPIO_EXTI_Callback+0x894>)
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	4413      	add	r3, r2
 8004edc:	edd3 7a00 	vldr	s15, [r3]
 8004ee0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004ee4:	ec53 2b17 	vmov	r2, r3, d7
 8004ee8:	487f      	ldr	r0, [pc, #508]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004eea:	f006 fb61 	bl	800b5b0 <iprintf>
          printf("%f, ", tau_dfob3_SRAM[i_output]);
 8004eee:	4b7f      	ldr	r3, [pc, #508]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a89      	ldr	r2, [pc, #548]	; (8005118 <HAL_GPIO_EXTI_Callback+0x898>)
 8004ef4:	009b      	lsls	r3, r3, #2
 8004ef6:	4413      	add	r3, r2
 8004ef8:	edd3 7a00 	vldr	s15, [r3]
 8004efc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004f00:	ec53 2b17 	vmov	r2, r3, d7
 8004f04:	4878      	ldr	r0, [pc, #480]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004f06:	f006 fb53 	bl	800b5b0 <iprintf>
          printf("%f, ", tau_dfob4_SRAM[i_output]);
 8004f0a:	4b78      	ldr	r3, [pc, #480]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a83      	ldr	r2, [pc, #524]	; (800511c <HAL_GPIO_EXTI_Callback+0x89c>)
 8004f10:	009b      	lsls	r3, r3, #2
 8004f12:	4413      	add	r3, r2
 8004f14:	edd3 7a00 	vldr	s15, [r3]
 8004f18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004f1c:	ec53 2b17 	vmov	r2, r3, d7
 8004f20:	4871      	ldr	r0, [pc, #452]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004f22:	f006 fb45 	bl	800b5b0 <iprintf>

          printf("%f, ", yaw_SRAM[i_output]);
 8004f26:	4b71      	ldr	r3, [pc, #452]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a7d      	ldr	r2, [pc, #500]	; (8005120 <HAL_GPIO_EXTI_Callback+0x8a0>)
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	4413      	add	r3, r2
 8004f30:	edd3 7a00 	vldr	s15, [r3]
 8004f34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004f38:	ec53 2b17 	vmov	r2, r3, d7
 8004f3c:	486a      	ldr	r0, [pc, #424]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004f3e:	f006 fb37 	bl	800b5b0 <iprintf>
          printf("%f, ", roll_SRAM[i_output]);
 8004f42:	4b6a      	ldr	r3, [pc, #424]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a77      	ldr	r2, [pc, #476]	; (8005124 <HAL_GPIO_EXTI_Callback+0x8a4>)
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	4413      	add	r3, r2
 8004f4c:	edd3 7a00 	vldr	s15, [r3]
 8004f50:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004f54:	ec53 2b17 	vmov	r2, r3, d7
 8004f58:	4863      	ldr	r0, [pc, #396]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004f5a:	f006 fb29 	bl	800b5b0 <iprintf>
          printf("%f, ", pitch_SRAM[i_output]);
 8004f5e:	4b63      	ldr	r3, [pc, #396]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a71      	ldr	r2, [pc, #452]	; (8005128 <HAL_GPIO_EXTI_Callback+0x8a8>)
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	4413      	add	r3, r2
 8004f68:	edd3 7a00 	vldr	s15, [r3]
 8004f6c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004f70:	ec53 2b17 	vmov	r2, r3, d7
 8004f74:	485c      	ldr	r0, [pc, #368]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004f76:	f006 fb1b 	bl	800b5b0 <iprintf>

          printf("%f, ", yaw_rate_SRAM[i_output]);
 8004f7a:	4b5c      	ldr	r3, [pc, #368]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a6b      	ldr	r2, [pc, #428]	; (800512c <HAL_GPIO_EXTI_Callback+0x8ac>)
 8004f80:	009b      	lsls	r3, r3, #2
 8004f82:	4413      	add	r3, r2
 8004f84:	edd3 7a00 	vldr	s15, [r3]
 8004f88:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004f8c:	ec53 2b17 	vmov	r2, r3, d7
 8004f90:	4855      	ldr	r0, [pc, #340]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004f92:	f006 fb0d 	bl	800b5b0 <iprintf>
          printf("%f, ", yaw_rate_notch_SRAM[i_output]);
 8004f96:	4b55      	ldr	r3, [pc, #340]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a65      	ldr	r2, [pc, #404]	; (8005130 <HAL_GPIO_EXTI_Callback+0x8b0>)
 8004f9c:	009b      	lsls	r3, r3, #2
 8004f9e:	4413      	add	r3, r2
 8004fa0:	edd3 7a00 	vldr	s15, [r3]
 8004fa4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004fa8:	ec53 2b17 	vmov	r2, r3, d7
 8004fac:	484e      	ldr	r0, [pc, #312]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004fae:	f006 faff 	bl	800b5b0 <iprintf>

          printf("%f, ", roll_rate_SRAM[i_output]);
 8004fb2:	4b4e      	ldr	r3, [pc, #312]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a5f      	ldr	r2, [pc, #380]	; (8005134 <HAL_GPIO_EXTI_Callback+0x8b4>)
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4413      	add	r3, r2
 8004fbc:	edd3 7a00 	vldr	s15, [r3]
 8004fc0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004fc4:	ec53 2b17 	vmov	r2, r3, d7
 8004fc8:	4847      	ldr	r0, [pc, #284]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004fca:	f006 faf1 	bl	800b5b0 <iprintf>
          printf("%f, ", pitch_rate_SRAM[i_output]);
 8004fce:	4b47      	ldr	r3, [pc, #284]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a59      	ldr	r2, [pc, #356]	; (8005138 <HAL_GPIO_EXTI_Callback+0x8b8>)
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	4413      	add	r3, r2
 8004fd8:	edd3 7a00 	vldr	s15, [r3]
 8004fdc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004fe0:	ec53 2b17 	vmov	r2, r3, d7
 8004fe4:	4840      	ldr	r0, [pc, #256]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8004fe6:	f006 fae3 	bl	800b5b0 <iprintf>

          printf("%f, ", Acc_x_SRAM[i_output]);
 8004fea:	4b40      	ldr	r3, [pc, #256]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a53      	ldr	r2, [pc, #332]	; (800513c <HAL_GPIO_EXTI_Callback+0x8bc>)
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	edd3 7a00 	vldr	s15, [r3]
 8004ff8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004ffc:	ec53 2b17 	vmov	r2, r3, d7
 8005000:	4839      	ldr	r0, [pc, #228]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8005002:	f006 fad5 	bl	800b5b0 <iprintf>
          printf("%f, ", Acc_y_SRAM[i_output]);
 8005006:	4b39      	ldr	r3, [pc, #228]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a4d      	ldr	r2, [pc, #308]	; (8005140 <HAL_GPIO_EXTI_Callback+0x8c0>)
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	4413      	add	r3, r2
 8005010:	edd3 7a00 	vldr	s15, [r3]
 8005014:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005018:	ec53 2b17 	vmov	r2, r3, d7
 800501c:	4832      	ldr	r0, [pc, #200]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 800501e:	f006 fac7 	bl	800b5b0 <iprintf>
          printf("%f, ", Acc_z_SRAM[i_output]);
 8005022:	4b32      	ldr	r3, [pc, #200]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a47      	ldr	r2, [pc, #284]	; (8005144 <HAL_GPIO_EXTI_Callback+0x8c4>)
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	4413      	add	r3, r2
 800502c:	edd3 7a00 	vldr	s15, [r3]
 8005030:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005034:	ec53 2b17 	vmov	r2, r3, d7
 8005038:	482b      	ldr	r0, [pc, #172]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 800503a:	f006 fab9 	bl	800b5b0 <iprintf>

          printf("%f, ", Acc_x_correct_SRAM[i_output]);
 800503e:	4b2b      	ldr	r3, [pc, #172]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	4a41      	ldr	r2, [pc, #260]	; (8005148 <HAL_GPIO_EXTI_Callback+0x8c8>)
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	edd3 7a00 	vldr	s15, [r3]
 800504c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005050:	ec53 2b17 	vmov	r2, r3, d7
 8005054:	4824      	ldr	r0, [pc, #144]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8005056:	f006 faab 	bl	800b5b0 <iprintf>
          printf("%f, ", Acc_y_correct_SRAM[i_output]);
 800505a:	4b24      	ldr	r3, [pc, #144]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a3b      	ldr	r2, [pc, #236]	; (800514c <HAL_GPIO_EXTI_Callback+0x8cc>)
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	edd3 7a00 	vldr	s15, [r3]
 8005068:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800506c:	ec53 2b17 	vmov	r2, r3, d7
 8005070:	481d      	ldr	r0, [pc, #116]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 8005072:	f006 fa9d 	bl	800b5b0 <iprintf>
          printf("%f, ", Acc_z_correct_SRAM[i_output]);
 8005076:	4b1d      	ldr	r3, [pc, #116]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a35      	ldr	r2, [pc, #212]	; (8005150 <HAL_GPIO_EXTI_Callback+0x8d0>)
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	4413      	add	r3, r2
 8005080:	edd3 7a00 	vldr	s15, [r3]
 8005084:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005088:	ec53 2b17 	vmov	r2, r3, d7
 800508c:	4816      	ldr	r0, [pc, #88]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 800508e:	f006 fa8f 	bl	800b5b0 <iprintf>

          printf("%f, ", Acc_x_LPF_SRAM[i_output]);
 8005092:	4b16      	ldr	r3, [pc, #88]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a2f      	ldr	r2, [pc, #188]	; (8005154 <HAL_GPIO_EXTI_Callback+0x8d4>)
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	4413      	add	r3, r2
 800509c:	edd3 7a00 	vldr	s15, [r3]
 80050a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050a4:	ec53 2b17 	vmov	r2, r3, d7
 80050a8:	480f      	ldr	r0, [pc, #60]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 80050aa:	f006 fa81 	bl	800b5b0 <iprintf>
          printf("%f, ", Acc_y_LPF_SRAM[i_output]);
 80050ae:	4b0f      	ldr	r3, [pc, #60]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a29      	ldr	r2, [pc, #164]	; (8005158 <HAL_GPIO_EXTI_Callback+0x8d8>)
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	4413      	add	r3, r2
 80050b8:	edd3 7a00 	vldr	s15, [r3]
 80050bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050c0:	ec53 2b17 	vmov	r2, r3, d7
 80050c4:	4808      	ldr	r0, [pc, #32]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 80050c6:	f006 fa73 	bl	800b5b0 <iprintf>
          printf("%f, ", d_yawrate_SRAM[i_output]);
 80050ca:	4b08      	ldr	r3, [pc, #32]	; (80050ec <HAL_GPIO_EXTI_Callback+0x86c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a23      	ldr	r2, [pc, #140]	; (800515c <HAL_GPIO_EXTI_Callback+0x8dc>)
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	4413      	add	r3, r2
 80050d4:	edd3 7a00 	vldr	s15, [r3]
 80050d8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80050dc:	ec53 2b17 	vmov	r2, r3, d7
 80050e0:	4801      	ldr	r0, [pc, #4]	; (80050e8 <HAL_GPIO_EXTI_Callback+0x868>)
 80050e2:	f006 fa65 	bl	800b5b0 <iprintf>
 80050e6:	e03b      	b.n	8005160 <HAL_GPIO_EXTI_Callback+0x8e0>
 80050e8:	0800e1cc 	.word	0x0800e1cc
 80050ec:	200004b8 	.word	0x200004b8
 80050f0:	2001aa9c 	.word	0x2001aa9c
 80050f4:	2001ba3c 	.word	0x2001ba3c
 80050f8:	2001c9dc 	.word	0x2001c9dc
 80050fc:	2001d97c 	.word	0x2001d97c
 8005100:	2001e91c 	.word	0x2001e91c
 8005104:	2001f8bc 	.word	0x2001f8bc
 8005108:	2002085c 	.word	0x2002085c
 800510c:	200217fc 	.word	0x200217fc
 8005110:	2002279c 	.word	0x2002279c
 8005114:	2002373c 	.word	0x2002373c
 8005118:	200246dc 	.word	0x200246dc
 800511c:	2002567c 	.word	0x2002567c
 8005120:	2002661c 	.word	0x2002661c
 8005124:	200275bc 	.word	0x200275bc
 8005128:	2002855c 	.word	0x2002855c
 800512c:	200294fc 	.word	0x200294fc
 8005130:	2002c3dc 	.word	0x2002c3dc
 8005134:	2002a49c 	.word	0x2002a49c
 8005138:	2002b43c 	.word	0x2002b43c
 800513c:	2002d37c 	.word	0x2002d37c
 8005140:	2002e31c 	.word	0x2002e31c
 8005144:	2002f2bc 	.word	0x2002f2bc
 8005148:	2003025c 	.word	0x2003025c
 800514c:	200311fc 	.word	0x200311fc
 8005150:	2003219c 	.word	0x2003219c
 8005154:	2003313c 	.word	0x2003313c
 8005158:	200340dc 	.word	0x200340dc
 800515c:	2003507c 	.word	0x2003507c

          printf("%f, ", lambda_1_hat_SRAM[i_output]);
 8005160:	4b41      	ldr	r3, [pc, #260]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	4a41      	ldr	r2, [pc, #260]	; (800526c <HAL_GPIO_EXTI_Callback+0x9ec>)
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	4413      	add	r3, r2
 800516a:	edd3 7a00 	vldr	s15, [r3]
 800516e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005172:	ec53 2b17 	vmov	r2, r3, d7
 8005176:	483e      	ldr	r0, [pc, #248]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 8005178:	f006 fa1a 	bl	800b5b0 <iprintf>
          printf("%f, ", lambda_2_hat_SRAM[i_output]);
 800517c:	4b3a      	ldr	r3, [pc, #232]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a3c      	ldr	r2, [pc, #240]	; (8005274 <HAL_GPIO_EXTI_Callback+0x9f4>)
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4413      	add	r3, r2
 8005186:	edd3 7a00 	vldr	s15, [r3]
 800518a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800518e:	ec53 2b17 	vmov	r2, r3, d7
 8005192:	4837      	ldr	r0, [pc, #220]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 8005194:	f006 fa0c 	bl	800b5b0 <iprintf>
          printf("%f, ", lambda_3_hat_SRAM[i_output]);
 8005198:	4b33      	ldr	r3, [pc, #204]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a36      	ldr	r2, [pc, #216]	; (8005278 <HAL_GPIO_EXTI_Callback+0x9f8>)
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	edd3 7a00 	vldr	s15, [r3]
 80051a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80051aa:	ec53 2b17 	vmov	r2, r3, d7
 80051ae:	4830      	ldr	r0, [pc, #192]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 80051b0:	f006 f9fe 	bl	800b5b0 <iprintf>
          printf("%f, ", lambda_4_hat_SRAM[i_output]);
 80051b4:	4b2c      	ldr	r3, [pc, #176]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a30      	ldr	r2, [pc, #192]	; (800527c <HAL_GPIO_EXTI_Callback+0x9fc>)
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	edd3 7a00 	vldr	s15, [r3]
 80051c2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80051c6:	ec53 2b17 	vmov	r2, r3, d7
 80051ca:	4829      	ldr	r0, [pc, #164]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 80051cc:	f006 f9f0 	bl	800b5b0 <iprintf>

          printf("%f, ", lambda_1_hat_acc_SRAM[i_output]);
 80051d0:	4b25      	ldr	r3, [pc, #148]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a2a      	ldr	r2, [pc, #168]	; (8005280 <HAL_GPIO_EXTI_Callback+0xa00>)
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4413      	add	r3, r2
 80051da:	edd3 7a00 	vldr	s15, [r3]
 80051de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80051e2:	ec53 2b17 	vmov	r2, r3, d7
 80051e6:	4822      	ldr	r0, [pc, #136]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 80051e8:	f006 f9e2 	bl	800b5b0 <iprintf>
          printf("%f, ", lambda_2_hat_acc_SRAM[i_output]);
 80051ec:	4b1e      	ldr	r3, [pc, #120]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a24      	ldr	r2, [pc, #144]	; (8005284 <HAL_GPIO_EXTI_Callback+0xa04>)
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	4413      	add	r3, r2
 80051f6:	edd3 7a00 	vldr	s15, [r3]
 80051fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80051fe:	ec53 2b17 	vmov	r2, r3, d7
 8005202:	481b      	ldr	r0, [pc, #108]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 8005204:	f006 f9d4 	bl	800b5b0 <iprintf>
          printf("%f, ", lambda_3_hat_acc_SRAM[i_output]);
 8005208:	4b17      	ldr	r3, [pc, #92]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	4a1e      	ldr	r2, [pc, #120]	; (8005288 <HAL_GPIO_EXTI_Callback+0xa08>)
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4413      	add	r3, r2
 8005212:	edd3 7a00 	vldr	s15, [r3]
 8005216:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800521a:	ec53 2b17 	vmov	r2, r3, d7
 800521e:	4814      	ldr	r0, [pc, #80]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 8005220:	f006 f9c6 	bl	800b5b0 <iprintf>
          printf("%f, ", lambda_4_hat_acc_SRAM[i_output]);
 8005224:	4b10      	ldr	r3, [pc, #64]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a18      	ldr	r2, [pc, #96]	; (800528c <HAL_GPIO_EXTI_Callback+0xa0c>)
 800522a:	009b      	lsls	r3, r3, #2
 800522c:	4413      	add	r3, r2
 800522e:	edd3 7a00 	vldr	s15, [r3]
 8005232:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005236:	ec53 2b17 	vmov	r2, r3, d7
 800523a:	480d      	ldr	r0, [pc, #52]	; (8005270 <HAL_GPIO_EXTI_Callback+0x9f0>)
 800523c:	f006 f9b8 	bl	800b5b0 <iprintf>

          printf("\r\n");
 8005240:	4813      	ldr	r0, [pc, #76]	; (8005290 <HAL_GPIO_EXTI_Callback+0xa10>)
 8005242:	f006 fa29 	bl	800b698 <puts>
        for( i_output=0; i_output<N_SRAM; i_output++ ){
 8005246:	4b08      	ldr	r3, [pc, #32]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	3301      	adds	r3, #1
 800524c:	4a06      	ldr	r2, [pc, #24]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 800524e:	6013      	str	r3, [r2, #0]
 8005250:	4b05      	ldr	r3, [pc, #20]	; (8005268 <HAL_GPIO_EXTI_Callback+0x9e8>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005258:	f6ff abf4 	blt.w	8004a44 <HAL_GPIO_EXTI_Callback+0x1c4>
        }
        break;
 800525c:	e000      	b.n	8005260 <HAL_GPIO_EXTI_Callback+0x9e0>
        break;
 800525e:	bf00      	nop
    }


	}
}
 8005260:	bf00      	nop
 8005262:	3708      	adds	r7, #8
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}
 8005268:	200004b8 	.word	0x200004b8
 800526c:	2003601c 	.word	0x2003601c
 8005270:	0800e1cc 	.word	0x0800e1cc
 8005274:	20036fbc 	.word	0x20036fbc
 8005278:	20037f5c 	.word	0x20037f5c
 800527c:	20038efc 	.word	0x20038efc
 8005280:	20039e9c 	.word	0x20039e9c
 8005284:	2003ae3c 	.word	0x2003ae3c
 8005288:	2003bddc 	.word	0x2003bddc
 800528c:	2003cd7c 	.word	0x2003cd7c
 8005290:	0800e1d4 	.word	0x0800e1d4

08005294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005298:	f001 f96f 	bl	800657a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800529c:	f000 f8b8 	bl	8005410 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80052a0:	f000 fc8a 	bl	8005bb8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80052a4:	f000 fc2a 	bl	8005afc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80052a8:	f000 fc58 	bl	8005b5c <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 80052ac:	f000 f9e2 	bl	8005674 <MX_TIM2_Init>
  MX_TIM1_Init();
 80052b0:	f000 f986 	bl	80055c0 <MX_TIM1_Init>
  MX_TIM3_Init();
 80052b4:	f000 fa2c 	bl	8005710 <MX_TIM3_Init>
  MX_TIM4_Init();
 80052b8:	f000 fa80 	bl	80057bc <MX_TIM4_Init>
  MX_TIM8_Init();
 80052bc:	f000 fb56 	bl	800596c <MX_TIM8_Init>
  MX_TIM5_Init();
 80052c0:	f000 fad2 	bl	8005868 <MX_TIM5_Init>
  MX_TIM9_Init();
 80052c4:	f000 fbac 	bl	8005a20 <MX_TIM9_Init>
  MX_I2C1_Init();
 80052c8:	f000 f93a 	bl	8005540 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80052cc:	483f      	ldr	r0, [pc, #252]	; (80053cc <main+0x138>)
 80052ce:	f003 fc6d 	bl	8008bac <HAL_TIM_Base_Start_IT>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80052d2:	213c      	movs	r1, #60	; 0x3c
 80052d4:	483e      	ldr	r0, [pc, #248]	; (80053d0 <main+0x13c>)
 80052d6:	f003 fd9f 	bl	8008e18 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80052da:	213c      	movs	r1, #60	; 0x3c
 80052dc:	483d      	ldr	r0, [pc, #244]	; (80053d4 <main+0x140>)
 80052de:	f003 fd9b 	bl	8008e18 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80052e2:	213c      	movs	r1, #60	; 0x3c
 80052e4:	483c      	ldr	r0, [pc, #240]	; (80053d8 <main+0x144>)
 80052e6:	f003 fd97 	bl	8008e18 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 80052ea:	213c      	movs	r1, #60	; 0x3c
 80052ec:	483b      	ldr	r0, [pc, #236]	; (80053dc <main+0x148>)
 80052ee:	f003 fd93 	bl	8008e18 <HAL_TIM_Encoder_Start>

  TIM1->CNT = cnt_offset;
 80052f2:	4b3b      	ldr	r3, [pc, #236]	; (80053e0 <main+0x14c>)
 80052f4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80052f8:	4b3a      	ldr	r3, [pc, #232]	; (80053e4 <main+0x150>)
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->CNT = cnt_offset;
 80052fc:	4b38      	ldr	r3, [pc, #224]	; (80053e0 <main+0x14c>)
 80052fe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005302:	4b39      	ldr	r3, [pc, #228]	; (80053e8 <main+0x154>)
 8005304:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->CNT = cnt_offset;
 8005306:	4b36      	ldr	r3, [pc, #216]	; (80053e0 <main+0x14c>)
 8005308:	f9b3 2000 	ldrsh.w	r2, [r3]
 800530c:	4b37      	ldr	r3, [pc, #220]	; (80053ec <main+0x158>)
 800530e:	625a      	str	r2, [r3, #36]	; 0x24
  TIM8->CNT = cnt_offset;
 8005310:	4b33      	ldr	r3, [pc, #204]	; (80053e0 <main+0x14c>)
 8005312:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005316:	4b36      	ldr	r3, [pc, #216]	; (80053f0 <main+0x15c>)
 8005318:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800531a:	2100      	movs	r1, #0
 800531c:	4835      	ldr	r0, [pc, #212]	; (80053f4 <main+0x160>)
 800531e:	f003 fca5 	bl	8008c6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8005322:	210c      	movs	r1, #12
 8005324:	4833      	ldr	r0, [pc, #204]	; (80053f4 <main+0x160>)
 8005326:	f003 fca1 	bl	8008c6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 800532a:	2100      	movs	r1, #0
 800532c:	4832      	ldr	r0, [pc, #200]	; (80053f8 <main+0x164>)
 800532e:	f003 fc9d 	bl	8008c6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8005332:	2104      	movs	r1, #4
 8005334:	4830      	ldr	r0, [pc, #192]	; (80053f8 <main+0x164>)
 8005336:	f003 fc99 	bl	8008c6c <HAL_TIM_PWM_Start>

  #ifdef Enable_I2C
  bno055_assignI2C(&hi2c1);
 800533a:	4830      	ldr	r0, [pc, #192]	; (80053fc <main+0x168>)
 800533c:	f7fb fb8a 	bl	8000a54 <bno055_assignI2C>
  bno055_reset();
 8005340:	f7fb f98a 	bl	8000658 <bno055_reset>
  bno055_setup();
 8005344:	f7fb f994 	bl	8000670 <bno055_setup>
  bno055_setOperationModeNDOF();
 8005348:	f7fb f97f 	bl	800064a <bno055_setOperationModeNDOF>
  #endif

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET); // Green
 800534c:	2201      	movs	r2, #1
 800534e:	2101      	movs	r1, #1
 8005350:	482b      	ldr	r0, [pc, #172]	; (8005400 <main+0x16c>)
 8005352:	f001 fc4d 	bl	8006bf0 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    #ifdef Enable_I2C
    Euler      = bno055_getVectorEuler();
 8005356:	f7fb fb49 	bl	80009ec <bno055_getVectorEuler>
 800535a:	eeb0 4b40 	vmov.f64	d4, d0
 800535e:	eeb0 5b41 	vmov.f64	d5, d1
 8005362:	eeb0 6b42 	vmov.f64	d6, d2
 8005366:	eeb0 7b43 	vmov.f64	d7, d3
 800536a:	4b26      	ldr	r3, [pc, #152]	; (8005404 <main+0x170>)
 800536c:	ed83 4b00 	vstr	d4, [r3]
 8005370:	ed83 5b02 	vstr	d5, [r3, #8]
 8005374:	ed83 6b04 	vstr	d6, [r3, #16]
 8005378:	ed83 7b06 	vstr	d7, [r3, #24]
    Gyro       = bno055_getVectorGyroscope();
 800537c:	f7fb fb03 	bl	8000986 <bno055_getVectorGyroscope>
 8005380:	eeb0 4b40 	vmov.f64	d4, d0
 8005384:	eeb0 5b41 	vmov.f64	d5, d1
 8005388:	eeb0 6b42 	vmov.f64	d6, d2
 800538c:	eeb0 7b43 	vmov.f64	d7, d3
 8005390:	4b1d      	ldr	r3, [pc, #116]	; (8005408 <main+0x174>)
 8005392:	ed83 4b00 	vstr	d4, [r3]
 8005396:	ed83 5b02 	vstr	d5, [r3, #8]
 800539a:	ed83 6b04 	vstr	d6, [r3, #16]
 800539e:	ed83 7b06 	vstr	d7, [r3, #24]
    Acc        = bno055_getVectorAccelerometer();
 80053a2:	f7fb fabd 	bl	8000920 <bno055_getVectorAccelerometer>
 80053a6:	eeb0 4b40 	vmov.f64	d4, d0
 80053aa:	eeb0 5b41 	vmov.f64	d5, d1
 80053ae:	eeb0 6b42 	vmov.f64	d6, d2
 80053b2:	eeb0 7b43 	vmov.f64	d7, d3
 80053b6:	4b15      	ldr	r3, [pc, #84]	; (800540c <main+0x178>)
 80053b8:	ed83 4b00 	vstr	d4, [r3]
 80053bc:	ed83 5b02 	vstr	d5, [r3, #8]
 80053c0:	ed83 6b04 	vstr	d6, [r3, #16]
 80053c4:	ed83 7b06 	vstr	d7, [r3, #24]
    Euler      = bno055_getVectorEuler();
 80053c8:	e7c5      	b.n	8005356 <main+0xc2>
 80053ca:	bf00      	nop
 80053cc:	2003e3c8 	.word	0x2003e3c8
 80053d0:	2003e328 	.word	0x2003e328
 80053d4:	2003e2c4 	.word	0x2003e2c4
 80053d8:	2003dd70 	.word	0x2003dd70
 80053dc:	2003dd30 	.word	0x2003dd30
 80053e0:	2000000a 	.word	0x2000000a
 80053e4:	40010000 	.word	0x40010000
 80053e8:	40000400 	.word	0x40000400
 80053ec:	40000800 	.word	0x40000800
 80053f0:	40010400 	.word	0x40010400
 80053f4:	2003e284 	.word	0x2003e284
 80053f8:	2003e368 	.word	0x2003e368
 80053fc:	2003de30 	.word	0x2003de30
 8005400:	40020400 	.word	0x40020400
 8005404:	2003e308 	.word	0x2003e308
 8005408:	2003e408 	.word	0x2003e408
 800540c:	2003e3a8 	.word	0x2003e3a8

08005410 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b0b8      	sub	sp, #224	; 0xe0
 8005414:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005416:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800541a:	2234      	movs	r2, #52	; 0x34
 800541c:	2100      	movs	r1, #0
 800541e:	4618      	mov	r0, r3
 8005420:	f005 fc85 	bl	800ad2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005424:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005428:	2200      	movs	r2, #0
 800542a:	601a      	str	r2, [r3, #0]
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	609a      	str	r2, [r3, #8]
 8005430:	60da      	str	r2, [r3, #12]
 8005432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005434:	f107 0308 	add.w	r3, r7, #8
 8005438:	2290      	movs	r2, #144	; 0x90
 800543a:	2100      	movs	r1, #0
 800543c:	4618      	mov	r0, r3
 800543e:	f005 fc76 	bl	800ad2e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8005442:	f002 fa5b 	bl	80078fc <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005446:	4b3b      	ldr	r3, [pc, #236]	; (8005534 <SystemClock_Config+0x124>)
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	4a3a      	ldr	r2, [pc, #232]	; (8005534 <SystemClock_Config+0x124>)
 800544c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005450:	6413      	str	r3, [r2, #64]	; 0x40
 8005452:	4b38      	ldr	r3, [pc, #224]	; (8005534 <SystemClock_Config+0x124>)
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800545a:	607b      	str	r3, [r7, #4]
 800545c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800545e:	4b36      	ldr	r3, [pc, #216]	; (8005538 <SystemClock_Config+0x128>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005466:	4a34      	ldr	r2, [pc, #208]	; (8005538 <SystemClock_Config+0x128>)
 8005468:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	4b32      	ldr	r3, [pc, #200]	; (8005538 <SystemClock_Config+0x128>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005476:	603b      	str	r3, [r7, #0]
 8005478:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800547a:	2301      	movs	r3, #1
 800547c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8005480:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8005484:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005488:	2302      	movs	r3, #2
 800548a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800548e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005492:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005496:	2304      	movs	r3, #4
 8005498:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 800549c:	2360      	movs	r3, #96	; 0x60
 800549e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80054a2:	2302      	movs	r3, #2
 80054a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80054a8:	2304      	movs	r3, #4
 80054aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80054ae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80054b2:	4618      	mov	r0, r3
 80054b4:	f002 fa82 	bl	80079bc <HAL_RCC_OscConfig>
 80054b8:	4603      	mov	r3, r0
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d001      	beq.n	80054c2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80054be:	f000 fc85 	bl	8005dcc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80054c2:	f002 fa2b 	bl	800791c <HAL_PWREx_EnableOverDrive>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d001      	beq.n	80054d0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80054cc:	f000 fc7e 	bl	8005dcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054d0:	230f      	movs	r3, #15
 80054d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054d6:	2302      	movs	r3, #2
 80054d8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054dc:	2300      	movs	r3, #0
 80054de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80054e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80054e6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80054ea:	2300      	movs	r3, #0
 80054ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80054f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80054f4:	2103      	movs	r1, #3
 80054f6:	4618      	mov	r0, r3
 80054f8:	f002 fd0e 	bl	8007f18 <HAL_RCC_ClockConfig>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d001      	beq.n	8005506 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8005502:	f000 fc63 	bl	8005dcc <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 8005506:	4b0d      	ldr	r3, [pc, #52]	; (800553c <SystemClock_Config+0x12c>)
 8005508:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800550a:	2300      	movs	r3, #0
 800550c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800550e:	2300      	movs	r3, #0
 8005510:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8005512:	2300      	movs	r3, #0
 8005514:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005518:	f107 0308 	add.w	r3, r7, #8
 800551c:	4618      	mov	r0, r3
 800551e:	f002 fef3 	bl	8008308 <HAL_RCCEx_PeriphCLKConfig>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d001      	beq.n	800552c <SystemClock_Config+0x11c>
  {
    Error_Handler();
 8005528:	f000 fc50 	bl	8005dcc <Error_Handler>
  }
}
 800552c:	bf00      	nop
 800552e:	37e0      	adds	r7, #224	; 0xe0
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	40023800 	.word	0x40023800
 8005538:	40007000 	.word	0x40007000
 800553c:	00204100 	.word	0x00204100

08005540 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005544:	4b1b      	ldr	r3, [pc, #108]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005546:	4a1c      	ldr	r2, [pc, #112]	; (80055b8 <MX_I2C1_Init+0x78>)
 8005548:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2010091A;
 800554a:	4b1a      	ldr	r3, [pc, #104]	; (80055b4 <MX_I2C1_Init+0x74>)
 800554c:	4a1b      	ldr	r2, [pc, #108]	; (80055bc <MX_I2C1_Init+0x7c>)
 800554e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8005550:	4b18      	ldr	r3, [pc, #96]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005552:	2200      	movs	r2, #0
 8005554:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005556:	4b17      	ldr	r3, [pc, #92]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005558:	2201      	movs	r2, #1
 800555a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800555c:	4b15      	ldr	r3, [pc, #84]	; (80055b4 <MX_I2C1_Init+0x74>)
 800555e:	2200      	movs	r2, #0
 8005560:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8005562:	4b14      	ldr	r3, [pc, #80]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005564:	2200      	movs	r2, #0
 8005566:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8005568:	4b12      	ldr	r3, [pc, #72]	; (80055b4 <MX_I2C1_Init+0x74>)
 800556a:	2200      	movs	r2, #0
 800556c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800556e:	4b11      	ldr	r3, [pc, #68]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005570:	2200      	movs	r2, #0
 8005572:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005574:	4b0f      	ldr	r3, [pc, #60]	; (80055b4 <MX_I2C1_Init+0x74>)
 8005576:	2200      	movs	r2, #0
 8005578:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800557a:	480e      	ldr	r0, [pc, #56]	; (80055b4 <MX_I2C1_Init+0x74>)
 800557c:	f001 fb6a 	bl	8006c54 <HAL_I2C_Init>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d001      	beq.n	800558a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8005586:	f000 fc21 	bl	8005dcc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800558a:	2100      	movs	r1, #0
 800558c:	4809      	ldr	r0, [pc, #36]	; (80055b4 <MX_I2C1_Init+0x74>)
 800558e:	f001 ffd5 	bl	800753c <HAL_I2CEx_ConfigAnalogFilter>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8005598:	f000 fc18 	bl	8005dcc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800559c:	2100      	movs	r1, #0
 800559e:	4805      	ldr	r0, [pc, #20]	; (80055b4 <MX_I2C1_Init+0x74>)
 80055a0:	f002 f817 	bl	80075d2 <HAL_I2CEx_ConfigDigitalFilter>
 80055a4:	4603      	mov	r3, r0
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80055aa:	f000 fc0f 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80055ae:	bf00      	nop
 80055b0:	bd80      	pop	{r7, pc}
 80055b2:	bf00      	nop
 80055b4:	2003de30 	.word	0x2003de30
 80055b8:	40005400 	.word	0x40005400
 80055bc:	2010091a 	.word	0x2010091a

080055c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b08c      	sub	sp, #48	; 0x30
 80055c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80055c6:	f107 030c 	add.w	r3, r7, #12
 80055ca:	2224      	movs	r2, #36	; 0x24
 80055cc:	2100      	movs	r1, #0
 80055ce:	4618      	mov	r0, r3
 80055d0:	f005 fbad 	bl	800ad2e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80055d4:	463b      	mov	r3, r7
 80055d6:	2200      	movs	r2, #0
 80055d8:	601a      	str	r2, [r3, #0]
 80055da:	605a      	str	r2, [r3, #4]
 80055dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80055de:	4b23      	ldr	r3, [pc, #140]	; (800566c <MX_TIM1_Init+0xac>)
 80055e0:	4a23      	ldr	r2, [pc, #140]	; (8005670 <MX_TIM1_Init+0xb0>)
 80055e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80055e4:	4b21      	ldr	r3, [pc, #132]	; (800566c <MX_TIM1_Init+0xac>)
 80055e6:	2200      	movs	r2, #0
 80055e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055ea:	4b20      	ldr	r3, [pc, #128]	; (800566c <MX_TIM1_Init+0xac>)
 80055ec:	2200      	movs	r2, #0
 80055ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80055f0:	4b1e      	ldr	r3, [pc, #120]	; (800566c <MX_TIM1_Init+0xac>)
 80055f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80055f8:	4b1c      	ldr	r3, [pc, #112]	; (800566c <MX_TIM1_Init+0xac>)
 80055fa:	2200      	movs	r2, #0
 80055fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80055fe:	4b1b      	ldr	r3, [pc, #108]	; (800566c <MX_TIM1_Init+0xac>)
 8005600:	2200      	movs	r2, #0
 8005602:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005604:	4b19      	ldr	r3, [pc, #100]	; (800566c <MX_TIM1_Init+0xac>)
 8005606:	2200      	movs	r2, #0
 8005608:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800560a:	2303      	movs	r3, #3
 800560c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800560e:	2300      	movs	r3, #0
 8005610:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005612:	2301      	movs	r3, #1
 8005614:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005616:	2300      	movs	r3, #0
 8005618:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800561a:	2300      	movs	r3, #0
 800561c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800561e:	2300      	movs	r3, #0
 8005620:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005622:	2301      	movs	r3, #1
 8005624:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005626:	2300      	movs	r3, #0
 8005628:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800562a:	2300      	movs	r3, #0
 800562c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800562e:	f107 030c 	add.w	r3, r7, #12
 8005632:	4619      	mov	r1, r3
 8005634:	480d      	ldr	r0, [pc, #52]	; (800566c <MX_TIM1_Init+0xac>)
 8005636:	f003 fb5d 	bl	8008cf4 <HAL_TIM_Encoder_Init>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8005640:	f000 fbc4 	bl	8005dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005644:	2300      	movs	r3, #0
 8005646:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005648:	2300      	movs	r3, #0
 800564a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800564c:	2300      	movs	r3, #0
 800564e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005650:	463b      	mov	r3, r7
 8005652:	4619      	mov	r1, r3
 8005654:	4805      	ldr	r0, [pc, #20]	; (800566c <MX_TIM1_Init+0xac>)
 8005656:	f004 faed 	bl	8009c34 <HAL_TIMEx_MasterConfigSynchronization>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d001      	beq.n	8005664 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8005660:	f000 fbb4 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005664:	bf00      	nop
 8005666:	3730      	adds	r7, #48	; 0x30
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	2003e328 	.word	0x2003e328
 8005670:	40010000 	.word	0x40010000

08005674 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b088      	sub	sp, #32
 8005678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800567a:	f107 0310 	add.w	r3, r7, #16
 800567e:	2200      	movs	r2, #0
 8005680:	601a      	str	r2, [r3, #0]
 8005682:	605a      	str	r2, [r3, #4]
 8005684:	609a      	str	r2, [r3, #8]
 8005686:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005688:	1d3b      	adds	r3, r7, #4
 800568a:	2200      	movs	r2, #0
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	605a      	str	r2, [r3, #4]
 8005690:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005692:	4b1e      	ldr	r3, [pc, #120]	; (800570c <MX_TIM2_Init+0x98>)
 8005694:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005698:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 800569a:	4b1c      	ldr	r3, [pc, #112]	; (800570c <MX_TIM2_Init+0x98>)
 800569c:	225f      	movs	r2, #95	; 0x5f
 800569e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056a0:	4b1a      	ldr	r3, [pc, #104]	; (800570c <MX_TIM2_Init+0x98>)
 80056a2:	2200      	movs	r2, #0
 80056a4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80056a6:	4b19      	ldr	r3, [pc, #100]	; (800570c <MX_TIM2_Init+0x98>)
 80056a8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80056ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056ae:	4b17      	ldr	r3, [pc, #92]	; (800570c <MX_TIM2_Init+0x98>)
 80056b0:	2200      	movs	r2, #0
 80056b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056b4:	4b15      	ldr	r3, [pc, #84]	; (800570c <MX_TIM2_Init+0x98>)
 80056b6:	2200      	movs	r2, #0
 80056b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80056ba:	4814      	ldr	r0, [pc, #80]	; (800570c <MX_TIM2_Init+0x98>)
 80056bc:	f003 fa4a 	bl	8008b54 <HAL_TIM_Base_Init>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d001      	beq.n	80056ca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80056c6:	f000 fb81 	bl	8005dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80056d0:	f107 0310 	add.w	r3, r7, #16
 80056d4:	4619      	mov	r1, r3
 80056d6:	480d      	ldr	r0, [pc, #52]	; (800570c <MX_TIM2_Init+0x98>)
 80056d8:	f003 fe0c 	bl	80092f4 <HAL_TIM_ConfigClockSource>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80056e2:	f000 fb73 	bl	8005dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056e6:	2300      	movs	r3, #0
 80056e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056ea:	2300      	movs	r3, #0
 80056ec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80056ee:	1d3b      	adds	r3, r7, #4
 80056f0:	4619      	mov	r1, r3
 80056f2:	4806      	ldr	r0, [pc, #24]	; (800570c <MX_TIM2_Init+0x98>)
 80056f4:	f004 fa9e 	bl	8009c34 <HAL_TIMEx_MasterConfigSynchronization>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80056fe:	f000 fb65 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005702:	bf00      	nop
 8005704:	3720      	adds	r7, #32
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	2003e3c8 	.word	0x2003e3c8

08005710 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b08c      	sub	sp, #48	; 0x30
 8005714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005716:	f107 030c 	add.w	r3, r7, #12
 800571a:	2224      	movs	r2, #36	; 0x24
 800571c:	2100      	movs	r1, #0
 800571e:	4618      	mov	r0, r3
 8005720:	f005 fb05 	bl	800ad2e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005724:	463b      	mov	r3, r7
 8005726:	2200      	movs	r2, #0
 8005728:	601a      	str	r2, [r3, #0]
 800572a:	605a      	str	r2, [r3, #4]
 800572c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800572e:	4b21      	ldr	r3, [pc, #132]	; (80057b4 <MX_TIM3_Init+0xa4>)
 8005730:	4a21      	ldr	r2, [pc, #132]	; (80057b8 <MX_TIM3_Init+0xa8>)
 8005732:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005734:	4b1f      	ldr	r3, [pc, #124]	; (80057b4 <MX_TIM3_Init+0xa4>)
 8005736:	2200      	movs	r2, #0
 8005738:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800573a:	4b1e      	ldr	r3, [pc, #120]	; (80057b4 <MX_TIM3_Init+0xa4>)
 800573c:	2200      	movs	r2, #0
 800573e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005740:	4b1c      	ldr	r3, [pc, #112]	; (80057b4 <MX_TIM3_Init+0xa4>)
 8005742:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005746:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005748:	4b1a      	ldr	r3, [pc, #104]	; (80057b4 <MX_TIM3_Init+0xa4>)
 800574a:	2200      	movs	r2, #0
 800574c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800574e:	4b19      	ldr	r3, [pc, #100]	; (80057b4 <MX_TIM3_Init+0xa4>)
 8005750:	2200      	movs	r2, #0
 8005752:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005754:	2303      	movs	r3, #3
 8005756:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005758:	2300      	movs	r3, #0
 800575a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800575c:	2301      	movs	r3, #1
 800575e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005760:	2300      	movs	r3, #0
 8005762:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005764:	2300      	movs	r3, #0
 8005766:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005768:	2300      	movs	r3, #0
 800576a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800576c:	2301      	movs	r3, #1
 800576e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005770:	2300      	movs	r3, #0
 8005772:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005774:	2300      	movs	r3, #0
 8005776:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8005778:	f107 030c 	add.w	r3, r7, #12
 800577c:	4619      	mov	r1, r3
 800577e:	480d      	ldr	r0, [pc, #52]	; (80057b4 <MX_TIM3_Init+0xa4>)
 8005780:	f003 fab8 	bl	8008cf4 <HAL_TIM_Encoder_Init>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800578a:	f000 fb1f 	bl	8005dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800578e:	2300      	movs	r3, #0
 8005790:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005792:	2300      	movs	r3, #0
 8005794:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005796:	463b      	mov	r3, r7
 8005798:	4619      	mov	r1, r3
 800579a:	4806      	ldr	r0, [pc, #24]	; (80057b4 <MX_TIM3_Init+0xa4>)
 800579c:	f004 fa4a 	bl	8009c34 <HAL_TIMEx_MasterConfigSynchronization>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80057a6:	f000 fb11 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80057aa:	bf00      	nop
 80057ac:	3730      	adds	r7, #48	; 0x30
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	bf00      	nop
 80057b4:	2003e2c4 	.word	0x2003e2c4
 80057b8:	40000400 	.word	0x40000400

080057bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b08c      	sub	sp, #48	; 0x30
 80057c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80057c2:	f107 030c 	add.w	r3, r7, #12
 80057c6:	2224      	movs	r2, #36	; 0x24
 80057c8:	2100      	movs	r1, #0
 80057ca:	4618      	mov	r0, r3
 80057cc:	f005 faaf 	bl	800ad2e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057d0:	463b      	mov	r3, r7
 80057d2:	2200      	movs	r2, #0
 80057d4:	601a      	str	r2, [r3, #0]
 80057d6:	605a      	str	r2, [r3, #4]
 80057d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80057da:	4b21      	ldr	r3, [pc, #132]	; (8005860 <MX_TIM4_Init+0xa4>)
 80057dc:	4a21      	ldr	r2, [pc, #132]	; (8005864 <MX_TIM4_Init+0xa8>)
 80057de:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80057e0:	4b1f      	ldr	r3, [pc, #124]	; (8005860 <MX_TIM4_Init+0xa4>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057e6:	4b1e      	ldr	r3, [pc, #120]	; (8005860 <MX_TIM4_Init+0xa4>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80057ec:	4b1c      	ldr	r3, [pc, #112]	; (8005860 <MX_TIM4_Init+0xa4>)
 80057ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80057f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057f4:	4b1a      	ldr	r3, [pc, #104]	; (8005860 <MX_TIM4_Init+0xa4>)
 80057f6:	2200      	movs	r2, #0
 80057f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057fa:	4b19      	ldr	r3, [pc, #100]	; (8005860 <MX_TIM4_Init+0xa4>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005800:	2303      	movs	r3, #3
 8005802:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005804:	2300      	movs	r3, #0
 8005806:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005808:	2301      	movs	r3, #1
 800580a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800580c:	2300      	movs	r3, #0
 800580e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8005810:	2300      	movs	r3, #0
 8005812:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005814:	2300      	movs	r3, #0
 8005816:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005818:	2301      	movs	r3, #1
 800581a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800581c:	2300      	movs	r3, #0
 800581e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8005820:	2300      	movs	r3, #0
 8005822:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8005824:	f107 030c 	add.w	r3, r7, #12
 8005828:	4619      	mov	r1, r3
 800582a:	480d      	ldr	r0, [pc, #52]	; (8005860 <MX_TIM4_Init+0xa4>)
 800582c:	f003 fa62 	bl	8008cf4 <HAL_TIM_Encoder_Init>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8005836:	f000 fac9 	bl	8005dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800583a:	2300      	movs	r3, #0
 800583c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800583e:	2300      	movs	r3, #0
 8005840:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005842:	463b      	mov	r3, r7
 8005844:	4619      	mov	r1, r3
 8005846:	4806      	ldr	r0, [pc, #24]	; (8005860 <MX_TIM4_Init+0xa4>)
 8005848:	f004 f9f4 	bl	8009c34 <HAL_TIMEx_MasterConfigSynchronization>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d001      	beq.n	8005856 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8005852:	f000 fabb 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005856:	bf00      	nop
 8005858:	3730      	adds	r7, #48	; 0x30
 800585a:	46bd      	mov	sp, r7
 800585c:	bd80      	pop	{r7, pc}
 800585e:	bf00      	nop
 8005860:	2003dd70 	.word	0x2003dd70
 8005864:	40000800 	.word	0x40000800

08005868 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b08e      	sub	sp, #56	; 0x38
 800586c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800586e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005872:	2200      	movs	r2, #0
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	605a      	str	r2, [r3, #4]
 8005878:	609a      	str	r2, [r3, #8]
 800587a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800587c:	f107 031c 	add.w	r3, r7, #28
 8005880:	2200      	movs	r2, #0
 8005882:	601a      	str	r2, [r3, #0]
 8005884:	605a      	str	r2, [r3, #4]
 8005886:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005888:	463b      	mov	r3, r7
 800588a:	2200      	movs	r2, #0
 800588c:	601a      	str	r2, [r3, #0]
 800588e:	605a      	str	r2, [r3, #4]
 8005890:	609a      	str	r2, [r3, #8]
 8005892:	60da      	str	r2, [r3, #12]
 8005894:	611a      	str	r2, [r3, #16]
 8005896:	615a      	str	r2, [r3, #20]
 8005898:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800589a:	4b32      	ldr	r3, [pc, #200]	; (8005964 <MX_TIM5_Init+0xfc>)
 800589c:	4a32      	ldr	r2, [pc, #200]	; (8005968 <MX_TIM5_Init+0x100>)
 800589e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1-1;
 80058a0:	4b30      	ldr	r3, [pc, #192]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058a6:	4b2f      	ldr	r3, [pc, #188]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 80058ac:	4b2d      	ldr	r3, [pc, #180]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058ae:	f640 729f 	movw	r2, #3999	; 0xf9f
 80058b2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80058b4:	4b2b      	ldr	r3, [pc, #172]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80058ba:	4b2a      	ldr	r3, [pc, #168]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058bc:	2200      	movs	r2, #0
 80058be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80058c0:	4828      	ldr	r0, [pc, #160]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058c2:	f003 f947 	bl	8008b54 <HAL_TIM_Base_Init>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80058cc:	f000 fa7e 	bl	8005dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058d4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80058d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80058da:	4619      	mov	r1, r3
 80058dc:	4821      	ldr	r0, [pc, #132]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058de:	f003 fd09 	bl	80092f4 <HAL_TIM_ConfigClockSource>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80058e8:	f000 fa70 	bl	8005dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80058ec:	481d      	ldr	r0, [pc, #116]	; (8005964 <MX_TIM5_Init+0xfc>)
 80058ee:	f003 f987 	bl	8008c00 <HAL_TIM_PWM_Init>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d001      	beq.n	80058fc <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80058f8:	f000 fa68 	bl	8005dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058fc:	2300      	movs	r3, #0
 80058fe:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005900:	2300      	movs	r3, #0
 8005902:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005904:	f107 031c 	add.w	r3, r7, #28
 8005908:	4619      	mov	r1, r3
 800590a:	4816      	ldr	r0, [pc, #88]	; (8005964 <MX_TIM5_Init+0xfc>)
 800590c:	f004 f992 	bl	8009c34 <HAL_TIMEx_MasterConfigSynchronization>
 8005910:	4603      	mov	r3, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8005916:	f000 fa59 	bl	8005dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800591a:	2360      	movs	r3, #96	; 0x60
 800591c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800591e:	2300      	movs	r3, #0
 8005920:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005922:	2300      	movs	r3, #0
 8005924:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005926:	2300      	movs	r3, #0
 8005928:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800592a:	463b      	mov	r3, r7
 800592c:	2200      	movs	r2, #0
 800592e:	4619      	mov	r1, r3
 8005930:	480c      	ldr	r0, [pc, #48]	; (8005964 <MX_TIM5_Init+0xfc>)
 8005932:	f003 fbc7 	bl	80090c4 <HAL_TIM_PWM_ConfigChannel>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d001      	beq.n	8005940 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800593c:	f000 fa46 	bl	8005dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005940:	463b      	mov	r3, r7
 8005942:	220c      	movs	r2, #12
 8005944:	4619      	mov	r1, r3
 8005946:	4807      	ldr	r0, [pc, #28]	; (8005964 <MX_TIM5_Init+0xfc>)
 8005948:	f003 fbbc 	bl	80090c4 <HAL_TIM_PWM_ConfigChannel>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 8005952:	f000 fa3b 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8005956:	4803      	ldr	r0, [pc, #12]	; (8005964 <MX_TIM5_Init+0xfc>)
 8005958:	f000 fbee 	bl	8006138 <HAL_TIM_MspPostInit>

}
 800595c:	bf00      	nop
 800595e:	3738      	adds	r7, #56	; 0x38
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	2003e284 	.word	0x2003e284
 8005968:	40000c00 	.word	0x40000c00

0800596c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08c      	sub	sp, #48	; 0x30
 8005970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005972:	f107 030c 	add.w	r3, r7, #12
 8005976:	2224      	movs	r2, #36	; 0x24
 8005978:	2100      	movs	r1, #0
 800597a:	4618      	mov	r0, r3
 800597c:	f005 f9d7 	bl	800ad2e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005980:	463b      	mov	r3, r7
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	605a      	str	r2, [r3, #4]
 8005988:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800598a:	4b23      	ldr	r3, [pc, #140]	; (8005a18 <MX_TIM8_Init+0xac>)
 800598c:	4a23      	ldr	r2, [pc, #140]	; (8005a1c <MX_TIM8_Init+0xb0>)
 800598e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005990:	4b21      	ldr	r3, [pc, #132]	; (8005a18 <MX_TIM8_Init+0xac>)
 8005992:	2200      	movs	r2, #0
 8005994:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005996:	4b20      	ldr	r3, [pc, #128]	; (8005a18 <MX_TIM8_Init+0xac>)
 8005998:	2200      	movs	r2, #0
 800599a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800599c:	4b1e      	ldr	r3, [pc, #120]	; (8005a18 <MX_TIM8_Init+0xac>)
 800599e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80059a2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80059a4:	4b1c      	ldr	r3, [pc, #112]	; (8005a18 <MX_TIM8_Init+0xac>)
 80059a6:	2200      	movs	r2, #0
 80059a8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80059aa:	4b1b      	ldr	r3, [pc, #108]	; (8005a18 <MX_TIM8_Init+0xac>)
 80059ac:	2200      	movs	r2, #0
 80059ae:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80059b0:	4b19      	ldr	r3, [pc, #100]	; (8005a18 <MX_TIM8_Init+0xac>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80059b6:	2303      	movs	r3, #3
 80059b8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80059ba:	2300      	movs	r3, #0
 80059bc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80059be:	2301      	movs	r3, #1
 80059c0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80059c2:	2300      	movs	r3, #0
 80059c4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80059c6:	2300      	movs	r3, #0
 80059c8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80059ca:	2300      	movs	r3, #0
 80059cc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80059ce:	2301      	movs	r3, #1
 80059d0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80059d2:	2300      	movs	r3, #0
 80059d4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80059da:	f107 030c 	add.w	r3, r7, #12
 80059de:	4619      	mov	r1, r3
 80059e0:	480d      	ldr	r0, [pc, #52]	; (8005a18 <MX_TIM8_Init+0xac>)
 80059e2:	f003 f987 	bl	8008cf4 <HAL_TIM_Encoder_Init>
 80059e6:	4603      	mov	r3, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d001      	beq.n	80059f0 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80059ec:	f000 f9ee 	bl	8005dcc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80059f0:	2300      	movs	r3, #0
 80059f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80059f4:	2300      	movs	r3, #0
 80059f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80059f8:	2300      	movs	r3, #0
 80059fa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80059fc:	463b      	mov	r3, r7
 80059fe:	4619      	mov	r1, r3
 8005a00:	4805      	ldr	r0, [pc, #20]	; (8005a18 <MX_TIM8_Init+0xac>)
 8005a02:	f004 f917 	bl	8009c34 <HAL_TIMEx_MasterConfigSynchronization>
 8005a06:	4603      	mov	r3, r0
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8005a0c:	f000 f9de 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005a10:	bf00      	nop
 8005a12:	3730      	adds	r7, #48	; 0x30
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	2003dd30 	.word	0x2003dd30
 8005a1c:	40010400 	.word	0x40010400

08005a20 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b08c      	sub	sp, #48	; 0x30
 8005a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005a26:	f107 0320 	add.w	r3, r7, #32
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	605a      	str	r2, [r3, #4]
 8005a30:	609a      	str	r2, [r3, #8]
 8005a32:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a34:	1d3b      	adds	r3, r7, #4
 8005a36:	2200      	movs	r2, #0
 8005a38:	601a      	str	r2, [r3, #0]
 8005a3a:	605a      	str	r2, [r3, #4]
 8005a3c:	609a      	str	r2, [r3, #8]
 8005a3e:	60da      	str	r2, [r3, #12]
 8005a40:	611a      	str	r2, [r3, #16]
 8005a42:	615a      	str	r2, [r3, #20]
 8005a44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8005a46:	4b2b      	ldr	r3, [pc, #172]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a48:	4a2b      	ldr	r2, [pc, #172]	; (8005af8 <MX_TIM9_Init+0xd8>)
 8005a4a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1-1;
 8005a4c:	4b29      	ldr	r3, [pc, #164]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a52:	4b28      	ldr	r3, [pc, #160]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4000-1;
 8005a58:	4b26      	ldr	r3, [pc, #152]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a5a:	f640 729f 	movw	r2, #3999	; 0xf9f
 8005a5e:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a60:	4b24      	ldr	r3, [pc, #144]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005a66:	4b23      	ldr	r3, [pc, #140]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8005a6c:	4821      	ldr	r0, [pc, #132]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a6e:	f003 f871 	bl	8008b54 <HAL_TIM_Base_Init>
 8005a72:	4603      	mov	r3, r0
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d001      	beq.n	8005a7c <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8005a78:	f000 f9a8 	bl	8005dcc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005a80:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8005a82:	f107 0320 	add.w	r3, r7, #32
 8005a86:	4619      	mov	r1, r3
 8005a88:	481a      	ldr	r0, [pc, #104]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a8a:	f003 fc33 	bl	80092f4 <HAL_TIM_ConfigClockSource>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8005a94:	f000 f99a 	bl	8005dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8005a98:	4816      	ldr	r0, [pc, #88]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005a9a:	f003 f8b1 	bl	8008c00 <HAL_TIM_PWM_Init>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d001      	beq.n	8005aa8 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8005aa4:	f000 f992 	bl	8005dcc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005aa8:	2360      	movs	r3, #96	; 0x60
 8005aaa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005aac:	2300      	movs	r3, #0
 8005aae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ab8:	1d3b      	adds	r3, r7, #4
 8005aba:	2200      	movs	r2, #0
 8005abc:	4619      	mov	r1, r3
 8005abe:	480d      	ldr	r0, [pc, #52]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005ac0:	f003 fb00 	bl	80090c4 <HAL_TIM_PWM_ConfigChannel>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d001      	beq.n	8005ace <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8005aca:	f000 f97f 	bl	8005dcc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ace:	1d3b      	adds	r3, r7, #4
 8005ad0:	2204      	movs	r2, #4
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	4807      	ldr	r0, [pc, #28]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005ad6:	f003 faf5 	bl	80090c4 <HAL_TIM_PWM_ConfigChannel>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d001      	beq.n	8005ae4 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8005ae0:	f000 f974 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8005ae4:	4803      	ldr	r0, [pc, #12]	; (8005af4 <MX_TIM9_Init+0xd4>)
 8005ae6:	f000 fb27 	bl	8006138 <HAL_TIM_MspPostInit>

}
 8005aea:	bf00      	nop
 8005aec:	3730      	adds	r7, #48	; 0x30
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	2003e368 	.word	0x2003e368
 8005af8:	40014000 	.word	0x40014000

08005afc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005b00:	4b14      	ldr	r3, [pc, #80]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b02:	4a15      	ldr	r2, [pc, #84]	; (8005b58 <MX_USART3_UART_Init+0x5c>)
 8005b04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005b06:	4b13      	ldr	r3, [pc, #76]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005b0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005b0e:	4b11      	ldr	r3, [pc, #68]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005b14:	4b0f      	ldr	r3, [pc, #60]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b16:	2200      	movs	r2, #0
 8005b18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005b1a:	4b0e      	ldr	r3, [pc, #56]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 8005b20:	4b0c      	ldr	r3, [pc, #48]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b22:	2208      	movs	r2, #8
 8005b24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b26:	4b0b      	ldr	r3, [pc, #44]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b2c:	4b09      	ldr	r3, [pc, #36]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b32:	4b08      	ldr	r3, [pc, #32]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b38:	4b06      	ldr	r3, [pc, #24]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005b3e:	4805      	ldr	r0, [pc, #20]	; (8005b54 <MX_USART3_UART_Init+0x58>)
 8005b40:	f004 f924 	bl	8009d8c <HAL_UART_Init>
 8005b44:	4603      	mov	r3, r0
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8005b4a:	f000 f93f 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005b4e:	bf00      	nop
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	2003ddb0 	.word	0x2003ddb0
 8005b58:	40004800 	.word	0x40004800

08005b5c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8005b60:	4b14      	ldr	r3, [pc, #80]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b62:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005b66:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8005b68:	4b12      	ldr	r3, [pc, #72]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b6a:	2206      	movs	r2, #6
 8005b6c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8005b6e:	4b11      	ldr	r3, [pc, #68]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b70:	2202      	movs	r2, #2
 8005b72:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8005b74:	4b0f      	ldr	r3, [pc, #60]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8005b7a:	4b0e      	ldr	r3, [pc, #56]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8005b80:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b82:	2201      	movs	r2, #1
 8005b84:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8005b86:	4b0b      	ldr	r3, [pc, #44]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b88:	2200      	movs	r2, #0
 8005b8a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8005b8c:	4b09      	ldr	r3, [pc, #36]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b8e:	2200      	movs	r2, #0
 8005b90:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8005b92:	4b08      	ldr	r3, [pc, #32]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b94:	2201      	movs	r2, #1
 8005b96:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8005b98:	4b06      	ldr	r3, [pc, #24]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8005b9e:	4805      	ldr	r0, [pc, #20]	; (8005bb4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8005ba0:	f001 fd63 	bl	800766a <HAL_PCD_Init>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8005baa:	f000 f90f 	bl	8005dcc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8005bae:	bf00      	nop
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	2003de7c 	.word	0x2003de7c

08005bb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b08c      	sub	sp, #48	; 0x30
 8005bbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bbe:	f107 031c 	add.w	r3, r7, #28
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	605a      	str	r2, [r3, #4]
 8005bc8:	609a      	str	r2, [r3, #8]
 8005bca:	60da      	str	r2, [r3, #12]
 8005bcc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005bce:	4b78      	ldr	r3, [pc, #480]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd2:	4a77      	ldr	r2, [pc, #476]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005bd4:	f043 0310 	orr.w	r3, r3, #16
 8005bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8005bda:	4b75      	ldr	r3, [pc, #468]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bde:	f003 0310 	and.w	r3, r3, #16
 8005be2:	61bb      	str	r3, [r7, #24]
 8005be4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005be6:	4b72      	ldr	r3, [pc, #456]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bea:	4a71      	ldr	r2, [pc, #452]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005bec:	f043 0304 	orr.w	r3, r3, #4
 8005bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8005bf2:	4b6f      	ldr	r3, [pc, #444]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	f003 0304 	and.w	r3, r3, #4
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005bfe:	4b6c      	ldr	r3, [pc, #432]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c02:	4a6b      	ldr	r2, [pc, #428]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c08:	6313      	str	r3, [r2, #48]	; 0x30
 8005c0a:	4b69      	ldr	r3, [pc, #420]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c12:	613b      	str	r3, [r7, #16]
 8005c14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c16:	4b66      	ldr	r3, [pc, #408]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1a:	4a65      	ldr	r2, [pc, #404]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c1c:	f043 0301 	orr.w	r3, r3, #1
 8005c20:	6313      	str	r3, [r2, #48]	; 0x30
 8005c22:	4b63      	ldr	r3, [pc, #396]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	60fb      	str	r3, [r7, #12]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005c2e:	4b60      	ldr	r3, [pc, #384]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c32:	4a5f      	ldr	r2, [pc, #380]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c34:	f043 0302 	orr.w	r3, r3, #2
 8005c38:	6313      	str	r3, [r2, #48]	; 0x30
 8005c3a:	4b5d      	ldr	r3, [pc, #372]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	60bb      	str	r3, [r7, #8]
 8005c44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c46:	4b5a      	ldr	r3, [pc, #360]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c4a:	4a59      	ldr	r2, [pc, #356]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c4c:	f043 0308 	orr.w	r3, r3, #8
 8005c50:	6313      	str	r3, [r2, #48]	; 0x30
 8005c52:	4b57      	ldr	r3, [pc, #348]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c56:	f003 0308 	and.w	r3, r3, #8
 8005c5a:	607b      	str	r3, [r7, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005c5e:	4b54      	ldr	r3, [pc, #336]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	4a53      	ldr	r2, [pc, #332]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c68:	6313      	str	r3, [r2, #48]	; 0x30
 8005c6a:	4b51      	ldr	r3, [pc, #324]	; (8005db0 <MX_GPIO_Init+0x1f8>)
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c72:	603b      	str	r3, [r7, #0]
 8005c74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8005c76:	2200      	movs	r2, #0
 8005c78:	f244 0181 	movw	r1, #16513	; 0x4081
 8005c7c:	484d      	ldr	r0, [pc, #308]	; (8005db4 <MX_GPIO_Init+0x1fc>)
 8005c7e:	f000 ffb7 	bl	8006bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8005c82:	2200      	movs	r2, #0
 8005c84:	2140      	movs	r1, #64	; 0x40
 8005c86:	484c      	ldr	r0, [pc, #304]	; (8005db8 <MX_GPIO_Init+0x200>)
 8005c88:	f000 ffb2 	bl	8006bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8005c8c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005c92:	4b4a      	ldr	r3, [pc, #296]	; (8005dbc <MX_GPIO_Init+0x204>)
 8005c94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c96:	2300      	movs	r3, #0
 8005c98:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8005c9a:	f107 031c 	add.w	r3, r7, #28
 8005c9e:	4619      	mov	r1, r3
 8005ca0:	4847      	ldr	r0, [pc, #284]	; (8005dc0 <MX_GPIO_Init+0x208>)
 8005ca2:	f000 fdfb 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8005ca6:	2332      	movs	r3, #50	; 0x32
 8005ca8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005caa:	2302      	movs	r3, #2
 8005cac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005cb6:	230b      	movs	r3, #11
 8005cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005cba:	f107 031c 	add.w	r3, r7, #28
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	483f      	ldr	r0, [pc, #252]	; (8005dc0 <MX_GPIO_Init+0x208>)
 8005cc2:	f000 fdeb 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8005cc6:	2386      	movs	r3, #134	; 0x86
 8005cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cca:	2302      	movs	r3, #2
 8005ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005cd6:	230b      	movs	r3, #11
 8005cd8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cda:	f107 031c 	add.w	r3, r7, #28
 8005cde:	4619      	mov	r1, r3
 8005ce0:	4838      	ldr	r0, [pc, #224]	; (8005dc4 <MX_GPIO_Init+0x20c>)
 8005ce2:	f000 fddb 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8005ce6:	f244 0381 	movw	r3, #16513	; 0x4081
 8005cea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005cec:	2301      	movs	r3, #1
 8005cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cf8:	f107 031c 	add.w	r3, r7, #28
 8005cfc:	4619      	mov	r1, r3
 8005cfe:	482d      	ldr	r0, [pc, #180]	; (8005db4 <MX_GPIO_Init+0x1fc>)
 8005d00:	f000 fdcc 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8005d04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d0a:	2302      	movs	r3, #2
 8005d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d12:	2303      	movs	r3, #3
 8005d14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005d16:	230b      	movs	r3, #11
 8005d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8005d1a:	f107 031c 	add.w	r3, r7, #28
 8005d1e:	4619      	mov	r1, r3
 8005d20:	4824      	ldr	r0, [pc, #144]	; (8005db4 <MX_GPIO_Init+0x1fc>)
 8005d22:	f000 fdbb 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005d26:	2340      	movs	r3, #64	; 0x40
 8005d28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d32:	2300      	movs	r3, #0
 8005d34:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005d36:	f107 031c 	add.w	r3, r7, #28
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	481e      	ldr	r0, [pc, #120]	; (8005db8 <MX_GPIO_Init+0x200>)
 8005d3e:	f000 fdad 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8005d42:	2380      	movs	r3, #128	; 0x80
 8005d44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005d46:	2300      	movs	r3, #0
 8005d48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8005d4e:	f107 031c 	add.w	r3, r7, #28
 8005d52:	4619      	mov	r1, r3
 8005d54:	4818      	ldr	r0, [pc, #96]	; (8005db8 <MX_GPIO_Init+0x200>)
 8005d56:	f000 fda1 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8005d5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8005d60:	4b19      	ldr	r3, [pc, #100]	; (8005dc8 <MX_GPIO_Init+0x210>)
 8005d62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d64:	2300      	movs	r3, #0
 8005d66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d68:	f107 031c 	add.w	r3, r7, #28
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	4814      	ldr	r0, [pc, #80]	; (8005dc0 <MX_GPIO_Init+0x208>)
 8005d70:	f000 fd94 	bl	800689c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8005d74:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005d78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d82:	2303      	movs	r3, #3
 8005d84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005d86:	230b      	movs	r3, #11
 8005d88:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005d8a:	f107 031c 	add.w	r3, r7, #28
 8005d8e:	4619      	mov	r1, r3
 8005d90:	4809      	ldr	r0, [pc, #36]	; (8005db8 <MX_GPIO_Init+0x200>)
 8005d92:	f000 fd83 	bl	800689c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8005d96:	2200      	movs	r2, #0
 8005d98:	2100      	movs	r1, #0
 8005d9a:	2017      	movs	r0, #23
 8005d9c:	f000 fd47 	bl	800682e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005da0:	2017      	movs	r0, #23
 8005da2:	f000 fd60 	bl	8006866 <HAL_NVIC_EnableIRQ>

}
 8005da6:	bf00      	nop
 8005da8:	3730      	adds	r7, #48	; 0x30
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	40023800 	.word	0x40023800
 8005db4:	40020400 	.word	0x40020400
 8005db8:	40021800 	.word	0x40021800
 8005dbc:	10110000 	.word	0x10110000
 8005dc0:	40020800 	.word	0x40020800
 8005dc4:	40020000 	.word	0x40020000
 8005dc8:	10310000 	.word	0x10310000

08005dcc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005dd0:	bf00      	nop
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
	...

08005ddc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8005de2:	4b0f      	ldr	r3, [pc, #60]	; (8005e20 <HAL_MspInit+0x44>)
 8005de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de6:	4a0e      	ldr	r2, [pc, #56]	; (8005e20 <HAL_MspInit+0x44>)
 8005de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005dec:	6413      	str	r3, [r2, #64]	; 0x40
 8005dee:	4b0c      	ldr	r3, [pc, #48]	; (8005e20 <HAL_MspInit+0x44>)
 8005df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005df6:	607b      	str	r3, [r7, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005dfa:	4b09      	ldr	r3, [pc, #36]	; (8005e20 <HAL_MspInit+0x44>)
 8005dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dfe:	4a08      	ldr	r2, [pc, #32]	; (8005e20 <HAL_MspInit+0x44>)
 8005e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e04:	6453      	str	r3, [r2, #68]	; 0x44
 8005e06:	4b06      	ldr	r3, [pc, #24]	; (8005e20 <HAL_MspInit+0x44>)
 8005e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e0e:	603b      	str	r3, [r7, #0]
 8005e10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005e12:	bf00      	nop
 8005e14:	370c      	adds	r7, #12
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
 8005e1e:	bf00      	nop
 8005e20:	40023800 	.word	0x40023800

08005e24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b08a      	sub	sp, #40	; 0x28
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e2c:	f107 0314 	add.w	r3, r7, #20
 8005e30:	2200      	movs	r2, #0
 8005e32:	601a      	str	r2, [r3, #0]
 8005e34:	605a      	str	r2, [r3, #4]
 8005e36:	609a      	str	r2, [r3, #8]
 8005e38:	60da      	str	r2, [r3, #12]
 8005e3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a17      	ldr	r2, [pc, #92]	; (8005ea0 <HAL_I2C_MspInit+0x7c>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d128      	bne.n	8005e98 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e46:	4b17      	ldr	r3, [pc, #92]	; (8005ea4 <HAL_I2C_MspInit+0x80>)
 8005e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4a:	4a16      	ldr	r2, [pc, #88]	; (8005ea4 <HAL_I2C_MspInit+0x80>)
 8005e4c:	f043 0302 	orr.w	r3, r3, #2
 8005e50:	6313      	str	r3, [r2, #48]	; 0x30
 8005e52:	4b14      	ldr	r3, [pc, #80]	; (8005ea4 <HAL_I2C_MspInit+0x80>)
 8005e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e56:	f003 0302 	and.w	r3, r3, #2
 8005e5a:	613b      	str	r3, [r7, #16]
 8005e5c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8005e5e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8005e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005e64:	2312      	movs	r3, #18
 8005e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e68:	2301      	movs	r3, #1
 8005e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e6c:	2303      	movs	r3, #3
 8005e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005e70:	2304      	movs	r3, #4
 8005e72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005e74:	f107 0314 	add.w	r3, r7, #20
 8005e78:	4619      	mov	r1, r3
 8005e7a:	480b      	ldr	r0, [pc, #44]	; (8005ea8 <HAL_I2C_MspInit+0x84>)
 8005e7c:	f000 fd0e 	bl	800689c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005e80:	4b08      	ldr	r3, [pc, #32]	; (8005ea4 <HAL_I2C_MspInit+0x80>)
 8005e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e84:	4a07      	ldr	r2, [pc, #28]	; (8005ea4 <HAL_I2C_MspInit+0x80>)
 8005e86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005e8a:	6413      	str	r3, [r2, #64]	; 0x40
 8005e8c:	4b05      	ldr	r3, [pc, #20]	; (8005ea4 <HAL_I2C_MspInit+0x80>)
 8005e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005e98:	bf00      	nop
 8005e9a:	3728      	adds	r7, #40	; 0x28
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	40005400 	.word	0x40005400
 8005ea4:	40023800 	.word	0x40023800
 8005ea8:	40020400 	.word	0x40020400

08005eac <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b090      	sub	sp, #64	; 0x40
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005eb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005eb8:	2200      	movs	r2, #0
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	605a      	str	r2, [r3, #4]
 8005ebe:	609a      	str	r2, [r3, #8]
 8005ec0:	60da      	str	r2, [r3, #12]
 8005ec2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a6b      	ldr	r2, [pc, #428]	; (8006078 <HAL_TIM_Encoder_MspInit+0x1cc>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d129      	bne.n	8005f22 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005ece:	4b6b      	ldr	r3, [pc, #428]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed2:	4a6a      	ldr	r2, [pc, #424]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005ed4:	f043 0301 	orr.w	r3, r3, #1
 8005ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8005eda:	4b68      	ldr	r3, [pc, #416]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ede:	f003 0301 	and.w	r3, r3, #1
 8005ee2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005ee6:	4b65      	ldr	r3, [pc, #404]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eea:	4a64      	ldr	r2, [pc, #400]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005eec:	f043 0310 	orr.w	r3, r3, #16
 8005ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ef2:	4b62      	ldr	r3, [pc, #392]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef6:	f003 0310 	and.w	r3, r3, #16
 8005efa:	627b      	str	r3, [r7, #36]	; 0x24
 8005efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8005efe:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8005f02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f04:	2302      	movs	r3, #2
 8005f06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f0c:	2300      	movs	r3, #0
 8005f0e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005f10:	2301      	movs	r3, #1
 8005f12:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005f14:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f18:	4619      	mov	r1, r3
 8005f1a:	4859      	ldr	r0, [pc, #356]	; (8006080 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8005f1c:	f000 fcbe 	bl	800689c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005f20:	e0a5      	b.n	800606e <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM3)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a57      	ldr	r2, [pc, #348]	; (8006084 <HAL_TIM_Encoder_MspInit+0x1d8>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d144      	bne.n	8005fb6 <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005f2c:	4b53      	ldr	r3, [pc, #332]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f30:	4a52      	ldr	r2, [pc, #328]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f32:	f043 0302 	orr.w	r3, r3, #2
 8005f36:	6413      	str	r3, [r2, #64]	; 0x40
 8005f38:	4b50      	ldr	r3, [pc, #320]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3c:	f003 0302 	and.w	r3, r3, #2
 8005f40:	623b      	str	r3, [r7, #32]
 8005f42:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f44:	4b4d      	ldr	r3, [pc, #308]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f48:	4a4c      	ldr	r2, [pc, #304]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f4a:	f043 0301 	orr.w	r3, r3, #1
 8005f4e:	6313      	str	r3, [r2, #48]	; 0x30
 8005f50:	4b4a      	ldr	r3, [pc, #296]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	61fb      	str	r3, [r7, #28]
 8005f5a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f5c:	4b47      	ldr	r3, [pc, #284]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f60:	4a46      	ldr	r2, [pc, #280]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f62:	f043 0302 	orr.w	r3, r3, #2
 8005f66:	6313      	str	r3, [r2, #48]	; 0x30
 8005f68:	4b44      	ldr	r3, [pc, #272]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	61bb      	str	r3, [r7, #24]
 8005f72:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005f74:	2340      	movs	r3, #64	; 0x40
 8005f76:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f78:	2302      	movs	r3, #2
 8005f7a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f80:	2300      	movs	r3, #0
 8005f82:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005f84:	2302      	movs	r3, #2
 8005f86:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f88:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	483e      	ldr	r0, [pc, #248]	; (8006088 <HAL_TIM_Encoder_MspInit+0x1dc>)
 8005f90:	f000 fc84 	bl	800689c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005f94:	2320      	movs	r3, #32
 8005f96:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f98:	2302      	movs	r3, #2
 8005f9a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fa8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005fac:	4619      	mov	r1, r3
 8005fae:	4837      	ldr	r0, [pc, #220]	; (800608c <HAL_TIM_Encoder_MspInit+0x1e0>)
 8005fb0:	f000 fc74 	bl	800689c <HAL_GPIO_Init>
}
 8005fb4:	e05b      	b.n	800606e <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM4)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a35      	ldr	r2, [pc, #212]	; (8006090 <HAL_TIM_Encoder_MspInit+0x1e4>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d129      	bne.n	8006014 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005fc0:	4b2e      	ldr	r3, [pc, #184]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc4:	4a2d      	ldr	r2, [pc, #180]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005fc6:	f043 0304 	orr.w	r3, r3, #4
 8005fca:	6413      	str	r3, [r2, #64]	; 0x40
 8005fcc:	4b2b      	ldr	r3, [pc, #172]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	f003 0304 	and.w	r3, r3, #4
 8005fd4:	617b      	str	r3, [r7, #20]
 8005fd6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005fd8:	4b28      	ldr	r3, [pc, #160]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fdc:	4a27      	ldr	r2, [pc, #156]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005fde:	f043 0308 	orr.w	r3, r3, #8
 8005fe2:	6313      	str	r3, [r2, #48]	; 0x30
 8005fe4:	4b25      	ldr	r3, [pc, #148]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8005fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fe8:	f003 0308 	and.w	r3, r3, #8
 8005fec:	613b      	str	r3, [r7, #16]
 8005fee:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8005ff0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ffe:	2300      	movs	r3, #0
 8006000:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006002:	2302      	movs	r3, #2
 8006004:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006006:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800600a:	4619      	mov	r1, r3
 800600c:	4821      	ldr	r0, [pc, #132]	; (8006094 <HAL_TIM_Encoder_MspInit+0x1e8>)
 800600e:	f000 fc45 	bl	800689c <HAL_GPIO_Init>
}
 8006012:	e02c      	b.n	800606e <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM8)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	4a1f      	ldr	r2, [pc, #124]	; (8006098 <HAL_TIM_Encoder_MspInit+0x1ec>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d127      	bne.n	800606e <HAL_TIM_Encoder_MspInit+0x1c2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800601e:	4b17      	ldr	r3, [pc, #92]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8006020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006022:	4a16      	ldr	r2, [pc, #88]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8006024:	f043 0302 	orr.w	r3, r3, #2
 8006028:	6453      	str	r3, [r2, #68]	; 0x44
 800602a:	4b14      	ldr	r3, [pc, #80]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800602c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602e:	f003 0302 	and.w	r3, r3, #2
 8006032:	60fb      	str	r3, [r7, #12]
 8006034:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006036:	4b11      	ldr	r3, [pc, #68]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8006038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800603a:	4a10      	ldr	r2, [pc, #64]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 800603c:	f043 0304 	orr.w	r3, r3, #4
 8006040:	6313      	str	r3, [r2, #48]	; 0x30
 8006042:	4b0e      	ldr	r3, [pc, #56]	; (800607c <HAL_TIM_Encoder_MspInit+0x1d0>)
 8006044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006046:	f003 0304 	and.w	r3, r3, #4
 800604a:	60bb      	str	r3, [r7, #8]
 800604c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800604e:	23c0      	movs	r3, #192	; 0xc0
 8006050:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006052:	2302      	movs	r3, #2
 8006054:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006056:	2300      	movs	r3, #0
 8006058:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800605a:	2300      	movs	r3, #0
 800605c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800605e:	2303      	movs	r3, #3
 8006060:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006062:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006066:	4619      	mov	r1, r3
 8006068:	480c      	ldr	r0, [pc, #48]	; (800609c <HAL_TIM_Encoder_MspInit+0x1f0>)
 800606a:	f000 fc17 	bl	800689c <HAL_GPIO_Init>
}
 800606e:	bf00      	nop
 8006070:	3740      	adds	r7, #64	; 0x40
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
 8006076:	bf00      	nop
 8006078:	40010000 	.word	0x40010000
 800607c:	40023800 	.word	0x40023800
 8006080:	40021000 	.word	0x40021000
 8006084:	40000400 	.word	0x40000400
 8006088:	40020000 	.word	0x40020000
 800608c:	40020400 	.word	0x40020400
 8006090:	40000800 	.word	0x40000800
 8006094:	40020c00 	.word	0x40020c00
 8006098:	40010400 	.word	0x40010400
 800609c:	40020800 	.word	0x40020800

080060a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060b0:	d114      	bne.n	80060dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80060b2:	4b1e      	ldr	r3, [pc, #120]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 80060b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b6:	4a1d      	ldr	r2, [pc, #116]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 80060b8:	f043 0301 	orr.w	r3, r3, #1
 80060bc:	6413      	str	r3, [r2, #64]	; 0x40
 80060be:	4b1b      	ldr	r3, [pc, #108]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 80060c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80060ca:	2200      	movs	r2, #0
 80060cc:	2100      	movs	r1, #0
 80060ce:	201c      	movs	r0, #28
 80060d0:	f000 fbad 	bl	800682e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80060d4:	201c      	movs	r0, #28
 80060d6:	f000 fbc6 	bl	8006866 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80060da:	e022      	b.n	8006122 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM5)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a13      	ldr	r2, [pc, #76]	; (8006130 <HAL_TIM_Base_MspInit+0x90>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d10c      	bne.n	8006100 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80060e6:	4b11      	ldr	r3, [pc, #68]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 80060e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ea:	4a10      	ldr	r2, [pc, #64]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 80060ec:	f043 0308 	orr.w	r3, r3, #8
 80060f0:	6413      	str	r3, [r2, #64]	; 0x40
 80060f2:	4b0e      	ldr	r3, [pc, #56]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 80060f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f6:	f003 0308 	and.w	r3, r3, #8
 80060fa:	613b      	str	r3, [r7, #16]
 80060fc:	693b      	ldr	r3, [r7, #16]
}
 80060fe:	e010      	b.n	8006122 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM9)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a0b      	ldr	r2, [pc, #44]	; (8006134 <HAL_TIM_Base_MspInit+0x94>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d10b      	bne.n	8006122 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800610a:	4b08      	ldr	r3, [pc, #32]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 800610c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610e:	4a07      	ldr	r2, [pc, #28]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 8006110:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006114:	6453      	str	r3, [r2, #68]	; 0x44
 8006116:	4b05      	ldr	r3, [pc, #20]	; (800612c <HAL_TIM_Base_MspInit+0x8c>)
 8006118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800611a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611e:	60fb      	str	r3, [r7, #12]
 8006120:	68fb      	ldr	r3, [r7, #12]
}
 8006122:	bf00      	nop
 8006124:	3718      	adds	r7, #24
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}
 800612a:	bf00      	nop
 800612c:	40023800 	.word	0x40023800
 8006130:	40000c00 	.word	0x40000c00
 8006134:	40014000 	.word	0x40014000

08006138 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b08a      	sub	sp, #40	; 0x28
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006140:	f107 0314 	add.w	r3, r7, #20
 8006144:	2200      	movs	r2, #0
 8006146:	601a      	str	r2, [r3, #0]
 8006148:	605a      	str	r2, [r3, #4]
 800614a:	609a      	str	r2, [r3, #8]
 800614c:	60da      	str	r2, [r3, #12]
 800614e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a22      	ldr	r2, [pc, #136]	; (80061e0 <HAL_TIM_MspPostInit+0xa8>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d11c      	bne.n	8006194 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800615a:	4b22      	ldr	r3, [pc, #136]	; (80061e4 <HAL_TIM_MspPostInit+0xac>)
 800615c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615e:	4a21      	ldr	r2, [pc, #132]	; (80061e4 <HAL_TIM_MspPostInit+0xac>)
 8006160:	f043 0301 	orr.w	r3, r3, #1
 8006164:	6313      	str	r3, [r2, #48]	; 0x30
 8006166:	4b1f      	ldr	r3, [pc, #124]	; (80061e4 <HAL_TIM_MspPostInit+0xac>)
 8006168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616a:	f003 0301 	and.w	r3, r3, #1
 800616e:	613b      	str	r3, [r7, #16]
 8006170:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8006172:	2309      	movs	r3, #9
 8006174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006176:	2302      	movs	r3, #2
 8006178:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800617a:	2300      	movs	r3, #0
 800617c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800617e:	2300      	movs	r3, #0
 8006180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8006182:	2302      	movs	r3, #2
 8006184:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006186:	f107 0314 	add.w	r3, r7, #20
 800618a:	4619      	mov	r1, r3
 800618c:	4816      	ldr	r0, [pc, #88]	; (80061e8 <HAL_TIM_MspPostInit+0xb0>)
 800618e:	f000 fb85 	bl	800689c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8006192:	e020      	b.n	80061d6 <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM9)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4a14      	ldr	r2, [pc, #80]	; (80061ec <HAL_TIM_MspPostInit+0xb4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d11b      	bne.n	80061d6 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800619e:	4b11      	ldr	r3, [pc, #68]	; (80061e4 <HAL_TIM_MspPostInit+0xac>)
 80061a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061a2:	4a10      	ldr	r2, [pc, #64]	; (80061e4 <HAL_TIM_MspPostInit+0xac>)
 80061a4:	f043 0310 	orr.w	r3, r3, #16
 80061a8:	6313      	str	r3, [r2, #48]	; 0x30
 80061aa:	4b0e      	ldr	r3, [pc, #56]	; (80061e4 <HAL_TIM_MspPostInit+0xac>)
 80061ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ae:	f003 0310 	and.w	r3, r3, #16
 80061b2:	60fb      	str	r3, [r7, #12]
 80061b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80061b6:	2360      	movs	r3, #96	; 0x60
 80061b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80061ba:	2302      	movs	r3, #2
 80061bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80061be:	2300      	movs	r3, #0
 80061c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80061c2:	2300      	movs	r3, #0
 80061c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80061c6:	2303      	movs	r3, #3
 80061c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80061ca:	f107 0314 	add.w	r3, r7, #20
 80061ce:	4619      	mov	r1, r3
 80061d0:	4807      	ldr	r0, [pc, #28]	; (80061f0 <HAL_TIM_MspPostInit+0xb8>)
 80061d2:	f000 fb63 	bl	800689c <HAL_GPIO_Init>
}
 80061d6:	bf00      	nop
 80061d8:	3728      	adds	r7, #40	; 0x28
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}
 80061de:	bf00      	nop
 80061e0:	40000c00 	.word	0x40000c00
 80061e4:	40023800 	.word	0x40023800
 80061e8:	40020000 	.word	0x40020000
 80061ec:	40014000 	.word	0x40014000
 80061f0:	40021000 	.word	0x40021000

080061f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b08a      	sub	sp, #40	; 0x28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061fc:	f107 0314 	add.w	r3, r7, #20
 8006200:	2200      	movs	r2, #0
 8006202:	601a      	str	r2, [r3, #0]
 8006204:	605a      	str	r2, [r3, #4]
 8006206:	609a      	str	r2, [r3, #8]
 8006208:	60da      	str	r2, [r3, #12]
 800620a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a17      	ldr	r2, [pc, #92]	; (8006270 <HAL_UART_MspInit+0x7c>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d128      	bne.n	8006268 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8006216:	4b17      	ldr	r3, [pc, #92]	; (8006274 <HAL_UART_MspInit+0x80>)
 8006218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800621a:	4a16      	ldr	r2, [pc, #88]	; (8006274 <HAL_UART_MspInit+0x80>)
 800621c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006220:	6413      	str	r3, [r2, #64]	; 0x40
 8006222:	4b14      	ldr	r3, [pc, #80]	; (8006274 <HAL_UART_MspInit+0x80>)
 8006224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006226:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800622a:	613b      	str	r3, [r7, #16]
 800622c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800622e:	4b11      	ldr	r3, [pc, #68]	; (8006274 <HAL_UART_MspInit+0x80>)
 8006230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006232:	4a10      	ldr	r2, [pc, #64]	; (8006274 <HAL_UART_MspInit+0x80>)
 8006234:	f043 0308 	orr.w	r3, r3, #8
 8006238:	6313      	str	r3, [r2, #48]	; 0x30
 800623a:	4b0e      	ldr	r3, [pc, #56]	; (8006274 <HAL_UART_MspInit+0x80>)
 800623c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	60fb      	str	r3, [r7, #12]
 8006244:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8006246:	f44f 7340 	mov.w	r3, #768	; 0x300
 800624a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800624c:	2302      	movs	r3, #2
 800624e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006250:	2300      	movs	r3, #0
 8006252:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006254:	2303      	movs	r3, #3
 8006256:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006258:	2307      	movs	r3, #7
 800625a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800625c:	f107 0314 	add.w	r3, r7, #20
 8006260:	4619      	mov	r1, r3
 8006262:	4805      	ldr	r0, [pc, #20]	; (8006278 <HAL_UART_MspInit+0x84>)
 8006264:	f000 fb1a 	bl	800689c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006268:	bf00      	nop
 800626a:	3728      	adds	r7, #40	; 0x28
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40004800 	.word	0x40004800
 8006274:	40023800 	.word	0x40023800
 8006278:	40020c00 	.word	0x40020c00

0800627c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b08a      	sub	sp, #40	; 0x28
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006284:	f107 0314 	add.w	r3, r7, #20
 8006288:	2200      	movs	r2, #0
 800628a:	601a      	str	r2, [r3, #0]
 800628c:	605a      	str	r2, [r3, #4]
 800628e:	609a      	str	r2, [r3, #8]
 8006290:	60da      	str	r2, [r3, #12]
 8006292:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800629c:	d141      	bne.n	8006322 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800629e:	4b23      	ldr	r3, [pc, #140]	; (800632c <HAL_PCD_MspInit+0xb0>)
 80062a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a2:	4a22      	ldr	r2, [pc, #136]	; (800632c <HAL_PCD_MspInit+0xb0>)
 80062a4:	f043 0301 	orr.w	r3, r3, #1
 80062a8:	6313      	str	r3, [r2, #48]	; 0x30
 80062aa:	4b20      	ldr	r3, [pc, #128]	; (800632c <HAL_PCD_MspInit+0xb0>)
 80062ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	613b      	str	r3, [r7, #16]
 80062b4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80062b6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80062ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062bc:	2302      	movs	r3, #2
 80062be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062c0:	2300      	movs	r3, #0
 80062c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80062c4:	2303      	movs	r3, #3
 80062c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80062c8:	230a      	movs	r3, #10
 80062ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80062cc:	f107 0314 	add.w	r3, r7, #20
 80062d0:	4619      	mov	r1, r3
 80062d2:	4817      	ldr	r0, [pc, #92]	; (8006330 <HAL_PCD_MspInit+0xb4>)
 80062d4:	f000 fae2 	bl	800689c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80062d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80062de:	2300      	movs	r3, #0
 80062e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062e2:	2300      	movs	r3, #0
 80062e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80062e6:	f107 0314 	add.w	r3, r7, #20
 80062ea:	4619      	mov	r1, r3
 80062ec:	4810      	ldr	r0, [pc, #64]	; (8006330 <HAL_PCD_MspInit+0xb4>)
 80062ee:	f000 fad5 	bl	800689c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80062f2:	4b0e      	ldr	r3, [pc, #56]	; (800632c <HAL_PCD_MspInit+0xb0>)
 80062f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062f6:	4a0d      	ldr	r2, [pc, #52]	; (800632c <HAL_PCD_MspInit+0xb0>)
 80062f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062fc:	6353      	str	r3, [r2, #52]	; 0x34
 80062fe:	4b0b      	ldr	r3, [pc, #44]	; (800632c <HAL_PCD_MspInit+0xb0>)
 8006300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006306:	60fb      	str	r3, [r7, #12]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4b08      	ldr	r3, [pc, #32]	; (800632c <HAL_PCD_MspInit+0xb0>)
 800630c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800630e:	4a07      	ldr	r2, [pc, #28]	; (800632c <HAL_PCD_MspInit+0xb0>)
 8006310:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006314:	6453      	str	r3, [r2, #68]	; 0x44
 8006316:	4b05      	ldr	r3, [pc, #20]	; (800632c <HAL_PCD_MspInit+0xb0>)
 8006318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800631a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800631e:	60bb      	str	r3, [r7, #8]
 8006320:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8006322:	bf00      	nop
 8006324:	3728      	adds	r7, #40	; 0x28
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	40023800 	.word	0x40023800
 8006330:	40020000 	.word	0x40020000

08006334 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006334:	b480      	push	{r7}
 8006336:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006338:	bf00      	nop
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr

08006342 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006342:	b480      	push	{r7}
 8006344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006346:	e7fe      	b.n	8006346 <HardFault_Handler+0x4>

08006348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006348:	b480      	push	{r7}
 800634a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800634c:	e7fe      	b.n	800634c <MemManage_Handler+0x4>

0800634e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800634e:	b480      	push	{r7}
 8006350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006352:	e7fe      	b.n	8006352 <BusFault_Handler+0x4>

08006354 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006354:	b480      	push	{r7}
 8006356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006358:	e7fe      	b.n	8006358 <UsageFault_Handler+0x4>

0800635a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800635a:	b480      	push	{r7}
 800635c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800635e:	bf00      	nop
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006368:	b480      	push	{r7}
 800636a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800636c:	bf00      	nop
 800636e:	46bd      	mov	sp, r7
 8006370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006374:	4770      	bx	lr

08006376 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006376:	b480      	push	{r7}
 8006378:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800637a:	bf00      	nop
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006388:	f000 f934 	bl	80065f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800638c:	bf00      	nop
 800638e:	bd80      	pop	{r7, pc}

08006390 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8006394:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006398:	f000 fc44 	bl	8006c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800639c:	bf00      	nop
 800639e:	bd80      	pop	{r7, pc}

080063a0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80063a4:	4802      	ldr	r0, [pc, #8]	; (80063b0 <TIM2_IRQHandler+0x10>)
 80063a6:	f002 fd6e 	bl	8008e86 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80063aa:	bf00      	nop
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	2003e3c8 	.word	0x2003e3c8

080063b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]
 80063c4:	e00a      	b.n	80063dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80063c6:	f3af 8000 	nop.w
 80063ca:	4601      	mov	r1, r0
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	60ba      	str	r2, [r7, #8]
 80063d2:	b2ca      	uxtb	r2, r1
 80063d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	3301      	adds	r3, #1
 80063da:	617b      	str	r3, [r7, #20]
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	dbf0      	blt.n	80063c6 <_read+0x12>
	}

return len;
 80063e4:	687b      	ldr	r3, [r7, #4]
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3718      	adds	r7, #24
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}

080063ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80063ee:	b580      	push	{r7, lr}
 80063f0:	b086      	sub	sp, #24
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	60f8      	str	r0, [r7, #12]
 80063f6:	60b9      	str	r1, [r7, #8]
 80063f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063fa:	2300      	movs	r3, #0
 80063fc:	617b      	str	r3, [r7, #20]
 80063fe:	e009      	b.n	8006414 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	1c5a      	adds	r2, r3, #1
 8006404:	60ba      	str	r2, [r7, #8]
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	4618      	mov	r0, r3
 800640a:	f7fa fc4d 	bl	8000ca8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	3301      	adds	r3, #1
 8006412:	617b      	str	r3, [r7, #20]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	429a      	cmp	r2, r3
 800641a:	dbf1      	blt.n	8006400 <_write+0x12>
	}
	return len;
 800641c:	687b      	ldr	r3, [r7, #4]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3718      	adds	r7, #24
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <_close>:

int _close(int file)
{
 8006426:	b480      	push	{r7}
 8006428:	b083      	sub	sp, #12
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
	return -1;
 800642e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006432:	4618      	mov	r0, r3
 8006434:	370c      	adds	r7, #12
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr

0800643e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800643e:	b480      	push	{r7}
 8006440:	b083      	sub	sp, #12
 8006442:	af00      	add	r7, sp, #0
 8006444:	6078      	str	r0, [r7, #4]
 8006446:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800644e:	605a      	str	r2, [r3, #4]
	return 0;
 8006450:	2300      	movs	r3, #0
}
 8006452:	4618      	mov	r0, r3
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr

0800645e <_isatty>:

int _isatty(int file)
{
 800645e:	b480      	push	{r7}
 8006460:	b083      	sub	sp, #12
 8006462:	af00      	add	r7, sp, #0
 8006464:	6078      	str	r0, [r7, #4]
	return 1;
 8006466:	2301      	movs	r3, #1
}
 8006468:	4618      	mov	r0, r3
 800646a:	370c      	adds	r7, #12
 800646c:	46bd      	mov	sp, r7
 800646e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006472:	4770      	bx	lr

08006474 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
	return 0;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3714      	adds	r7, #20
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr
	...

08006490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b086      	sub	sp, #24
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006498:	4a14      	ldr	r2, [pc, #80]	; (80064ec <_sbrk+0x5c>)
 800649a:	4b15      	ldr	r3, [pc, #84]	; (80064f0 <_sbrk+0x60>)
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80064a4:	4b13      	ldr	r3, [pc, #76]	; (80064f4 <_sbrk+0x64>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d102      	bne.n	80064b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80064ac:	4b11      	ldr	r3, [pc, #68]	; (80064f4 <_sbrk+0x64>)
 80064ae:	4a12      	ldr	r2, [pc, #72]	; (80064f8 <_sbrk+0x68>)
 80064b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80064b2:	4b10      	ldr	r3, [pc, #64]	; (80064f4 <_sbrk+0x64>)
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4413      	add	r3, r2
 80064ba:	693a      	ldr	r2, [r7, #16]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d207      	bcs.n	80064d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80064c0:	f004 fc00 	bl	800acc4 <__errno>
 80064c4:	4602      	mov	r2, r0
 80064c6:	230c      	movs	r3, #12
 80064c8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80064ca:	f04f 33ff 	mov.w	r3, #4294967295
 80064ce:	e009      	b.n	80064e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80064d0:	4b08      	ldr	r3, [pc, #32]	; (80064f4 <_sbrk+0x64>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80064d6:	4b07      	ldr	r3, [pc, #28]	; (80064f4 <_sbrk+0x64>)
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4413      	add	r3, r2
 80064de:	4a05      	ldr	r2, [pc, #20]	; (80064f4 <_sbrk+0x64>)
 80064e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80064e2:	68fb      	ldr	r3, [r7, #12]
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	3718      	adds	r7, #24
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}
 80064ec:	20080000 	.word	0x20080000
 80064f0:	00000400 	.word	0x00000400
 80064f4:	2003dd24 	.word	0x2003dd24
 80064f8:	2003e458 	.word	0x2003e458

080064fc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80064fc:	b480      	push	{r7}
 80064fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006500:	4b08      	ldr	r3, [pc, #32]	; (8006524 <SystemInit+0x28>)
 8006502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006506:	4a07      	ldr	r2, [pc, #28]	; (8006524 <SystemInit+0x28>)
 8006508:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800650c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006510:	4b04      	ldr	r3, [pc, #16]	; (8006524 <SystemInit+0x28>)
 8006512:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006516:	609a      	str	r2, [r3, #8]
#endif
}
 8006518:	bf00      	nop
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	e000ed00 	.word	0xe000ed00

08006528 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006528:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006560 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800652c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800652e:	e003      	b.n	8006538 <LoopCopyDataInit>

08006530 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006530:	4b0c      	ldr	r3, [pc, #48]	; (8006564 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006532:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006534:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006536:	3104      	adds	r1, #4

08006538 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006538:	480b      	ldr	r0, [pc, #44]	; (8006568 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800653a:	4b0c      	ldr	r3, [pc, #48]	; (800656c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800653c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800653e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006540:	d3f6      	bcc.n	8006530 <CopyDataInit>
  ldr  r2, =_sbss
 8006542:	4a0b      	ldr	r2, [pc, #44]	; (8006570 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006544:	e002      	b.n	800654c <LoopFillZerobss>

08006546 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006546:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006548:	f842 3b04 	str.w	r3, [r2], #4

0800654c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800654c:	4b09      	ldr	r3, [pc, #36]	; (8006574 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800654e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006550:	d3f9      	bcc.n	8006546 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006552:	f7ff ffd3 	bl	80064fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006556:	f004 fbbb 	bl	800acd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800655a:	f7fe fe9b 	bl	8005294 <main>
  bx  lr    
 800655e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006560:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8006564:	0800e698 	.word	0x0800e698
  ldr  r0, =_sdata
 8006568:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800656c:	200001f8 	.word	0x200001f8
  ldr  r2, =_sbss
 8006570:	200001f8 	.word	0x200001f8
  ldr  r3, = _ebss
 8006574:	2003e454 	.word	0x2003e454

08006578 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006578:	e7fe      	b.n	8006578 <ADC_IRQHandler>

0800657a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800657e:	2003      	movs	r0, #3
 8006580:	f000 f94a 	bl	8006818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006584:	2000      	movs	r0, #0
 8006586:	f000 f805 	bl	8006594 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800658a:	f7ff fc27 	bl	8005ddc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800658e:	2300      	movs	r3, #0
}
 8006590:	4618      	mov	r0, r3
 8006592:	bd80      	pop	{r7, pc}

08006594 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b082      	sub	sp, #8
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800659c:	4b12      	ldr	r3, [pc, #72]	; (80065e8 <HAL_InitTick+0x54>)
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	4b12      	ldr	r3, [pc, #72]	; (80065ec <HAL_InitTick+0x58>)
 80065a2:	781b      	ldrb	r3, [r3, #0]
 80065a4:	4619      	mov	r1, r3
 80065a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80065aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80065ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 f965 	bl	8006882 <HAL_SYSTICK_Config>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80065be:	2301      	movs	r3, #1
 80065c0:	e00e      	b.n	80065e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2b0f      	cmp	r3, #15
 80065c6:	d80a      	bhi.n	80065de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80065c8:	2200      	movs	r2, #0
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295
 80065d0:	f000 f92d 	bl	800682e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80065d4:	4a06      	ldr	r2, [pc, #24]	; (80065f0 <HAL_InitTick+0x5c>)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80065da:	2300      	movs	r3, #0
 80065dc:	e000      	b.n	80065e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
}
 80065e0:	4618      	mov	r0, r3
 80065e2:	3708      	adds	r7, #8
 80065e4:	46bd      	mov	sp, r7
 80065e6:	bd80      	pop	{r7, pc}
 80065e8:	2000001c 	.word	0x2000001c
 80065ec:	20000024 	.word	0x20000024
 80065f0:	20000020 	.word	0x20000020

080065f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80065f4:	b480      	push	{r7}
 80065f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80065f8:	4b06      	ldr	r3, [pc, #24]	; (8006614 <HAL_IncTick+0x20>)
 80065fa:	781b      	ldrb	r3, [r3, #0]
 80065fc:	461a      	mov	r2, r3
 80065fe:	4b06      	ldr	r3, [pc, #24]	; (8006618 <HAL_IncTick+0x24>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4413      	add	r3, r2
 8006604:	4a04      	ldr	r2, [pc, #16]	; (8006618 <HAL_IncTick+0x24>)
 8006606:	6013      	str	r3, [r2, #0]
}
 8006608:	bf00      	nop
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000024 	.word	0x20000024
 8006618:	2003e44c 	.word	0x2003e44c

0800661c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800661c:	b480      	push	{r7}
 800661e:	af00      	add	r7, sp, #0
  return uwTick;
 8006620:	4b03      	ldr	r3, [pc, #12]	; (8006630 <HAL_GetTick+0x14>)
 8006622:	681b      	ldr	r3, [r3, #0]
}
 8006624:	4618      	mov	r0, r3
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	2003e44c 	.word	0x2003e44c

08006634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b084      	sub	sp, #16
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800663c:	f7ff ffee 	bl	800661c <HAL_GetTick>
 8006640:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800664c:	d005      	beq.n	800665a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800664e:	4b09      	ldr	r3, [pc, #36]	; (8006674 <HAL_Delay+0x40>)
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	461a      	mov	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	4413      	add	r3, r2
 8006658:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800665a:	bf00      	nop
 800665c:	f7ff ffde 	bl	800661c <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	429a      	cmp	r2, r3
 800666a:	d8f7      	bhi.n	800665c <HAL_Delay+0x28>
  {
  }
}
 800666c:	bf00      	nop
 800666e:	3710      	adds	r7, #16
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20000024 	.word	0x20000024

08006678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006678:	b480      	push	{r7}
 800667a:	b085      	sub	sp, #20
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f003 0307 	and.w	r3, r3, #7
 8006686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006688:	4b0b      	ldr	r3, [pc, #44]	; (80066b8 <__NVIC_SetPriorityGrouping+0x40>)
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800668e:	68ba      	ldr	r2, [r7, #8]
 8006690:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006694:	4013      	ands	r3, r2
 8006696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80066a0:	4b06      	ldr	r3, [pc, #24]	; (80066bc <__NVIC_SetPriorityGrouping+0x44>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80066a6:	4a04      	ldr	r2, [pc, #16]	; (80066b8 <__NVIC_SetPriorityGrouping+0x40>)
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	60d3      	str	r3, [r2, #12]
}
 80066ac:	bf00      	nop
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	e000ed00 	.word	0xe000ed00
 80066bc:	05fa0000 	.word	0x05fa0000

080066c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80066c0:	b480      	push	{r7}
 80066c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80066c4:	4b04      	ldr	r3, [pc, #16]	; (80066d8 <__NVIC_GetPriorityGrouping+0x18>)
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	0a1b      	lsrs	r3, r3, #8
 80066ca:	f003 0307 	and.w	r3, r3, #7
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	46bd      	mov	sp, r7
 80066d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d6:	4770      	bx	lr
 80066d8:	e000ed00 	.word	0xe000ed00

080066dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80066dc:	b480      	push	{r7}
 80066de:	b083      	sub	sp, #12
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	4603      	mov	r3, r0
 80066e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80066e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	db0b      	blt.n	8006706 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80066ee:	79fb      	ldrb	r3, [r7, #7]
 80066f0:	f003 021f 	and.w	r2, r3, #31
 80066f4:	4907      	ldr	r1, [pc, #28]	; (8006714 <__NVIC_EnableIRQ+0x38>)
 80066f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80066fa:	095b      	lsrs	r3, r3, #5
 80066fc:	2001      	movs	r0, #1
 80066fe:	fa00 f202 	lsl.w	r2, r0, r2
 8006702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006706:	bf00      	nop
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr
 8006712:	bf00      	nop
 8006714:	e000e100 	.word	0xe000e100

08006718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006718:	b480      	push	{r7}
 800671a:	b083      	sub	sp, #12
 800671c:	af00      	add	r7, sp, #0
 800671e:	4603      	mov	r3, r0
 8006720:	6039      	str	r1, [r7, #0]
 8006722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006728:	2b00      	cmp	r3, #0
 800672a:	db0a      	blt.n	8006742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	b2da      	uxtb	r2, r3
 8006730:	490c      	ldr	r1, [pc, #48]	; (8006764 <__NVIC_SetPriority+0x4c>)
 8006732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006736:	0112      	lsls	r2, r2, #4
 8006738:	b2d2      	uxtb	r2, r2
 800673a:	440b      	add	r3, r1
 800673c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006740:	e00a      	b.n	8006758 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	b2da      	uxtb	r2, r3
 8006746:	4908      	ldr	r1, [pc, #32]	; (8006768 <__NVIC_SetPriority+0x50>)
 8006748:	79fb      	ldrb	r3, [r7, #7]
 800674a:	f003 030f 	and.w	r3, r3, #15
 800674e:	3b04      	subs	r3, #4
 8006750:	0112      	lsls	r2, r2, #4
 8006752:	b2d2      	uxtb	r2, r2
 8006754:	440b      	add	r3, r1
 8006756:	761a      	strb	r2, [r3, #24]
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr
 8006764:	e000e100 	.word	0xe000e100
 8006768:	e000ed00 	.word	0xe000ed00

0800676c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800676c:	b480      	push	{r7}
 800676e:	b089      	sub	sp, #36	; 0x24
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	f1c3 0307 	rsb	r3, r3, #7
 8006786:	2b04      	cmp	r3, #4
 8006788:	bf28      	it	cs
 800678a:	2304      	movcs	r3, #4
 800678c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800678e:	69fb      	ldr	r3, [r7, #28]
 8006790:	3304      	adds	r3, #4
 8006792:	2b06      	cmp	r3, #6
 8006794:	d902      	bls.n	800679c <NVIC_EncodePriority+0x30>
 8006796:	69fb      	ldr	r3, [r7, #28]
 8006798:	3b03      	subs	r3, #3
 800679a:	e000      	b.n	800679e <NVIC_EncodePriority+0x32>
 800679c:	2300      	movs	r3, #0
 800679e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067a0:	f04f 32ff 	mov.w	r2, #4294967295
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	fa02 f303 	lsl.w	r3, r2, r3
 80067aa:	43da      	mvns	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	401a      	ands	r2, r3
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80067b4:	f04f 31ff 	mov.w	r1, #4294967295
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	fa01 f303 	lsl.w	r3, r1, r3
 80067be:	43d9      	mvns	r1, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80067c4:	4313      	orrs	r3, r2
         );
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	3724      	adds	r7, #36	; 0x24
 80067ca:	46bd      	mov	sp, r7
 80067cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d0:	4770      	bx	lr
	...

080067d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b082      	sub	sp, #8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3b01      	subs	r3, #1
 80067e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067e4:	d301      	bcc.n	80067ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80067e6:	2301      	movs	r3, #1
 80067e8:	e00f      	b.n	800680a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80067ea:	4a0a      	ldr	r2, [pc, #40]	; (8006814 <SysTick_Config+0x40>)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	3b01      	subs	r3, #1
 80067f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80067f2:	210f      	movs	r1, #15
 80067f4:	f04f 30ff 	mov.w	r0, #4294967295
 80067f8:	f7ff ff8e 	bl	8006718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80067fc:	4b05      	ldr	r3, [pc, #20]	; (8006814 <SysTick_Config+0x40>)
 80067fe:	2200      	movs	r2, #0
 8006800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006802:	4b04      	ldr	r3, [pc, #16]	; (8006814 <SysTick_Config+0x40>)
 8006804:	2207      	movs	r2, #7
 8006806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006808:	2300      	movs	r3, #0
}
 800680a:	4618      	mov	r0, r3
 800680c:	3708      	adds	r7, #8
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
 8006812:	bf00      	nop
 8006814:	e000e010 	.word	0xe000e010

08006818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b082      	sub	sp, #8
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006820:	6878      	ldr	r0, [r7, #4]
 8006822:	f7ff ff29 	bl	8006678 <__NVIC_SetPriorityGrouping>
}
 8006826:	bf00      	nop
 8006828:	3708      	adds	r7, #8
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}

0800682e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800682e:	b580      	push	{r7, lr}
 8006830:	b086      	sub	sp, #24
 8006832:	af00      	add	r7, sp, #0
 8006834:	4603      	mov	r3, r0
 8006836:	60b9      	str	r1, [r7, #8]
 8006838:	607a      	str	r2, [r7, #4]
 800683a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800683c:	2300      	movs	r3, #0
 800683e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006840:	f7ff ff3e 	bl	80066c0 <__NVIC_GetPriorityGrouping>
 8006844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	68b9      	ldr	r1, [r7, #8]
 800684a:	6978      	ldr	r0, [r7, #20]
 800684c:	f7ff ff8e 	bl	800676c <NVIC_EncodePriority>
 8006850:	4602      	mov	r2, r0
 8006852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006856:	4611      	mov	r1, r2
 8006858:	4618      	mov	r0, r3
 800685a:	f7ff ff5d 	bl	8006718 <__NVIC_SetPriority>
}
 800685e:	bf00      	nop
 8006860:	3718      	adds	r7, #24
 8006862:	46bd      	mov	sp, r7
 8006864:	bd80      	pop	{r7, pc}

08006866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006866:	b580      	push	{r7, lr}
 8006868:	b082      	sub	sp, #8
 800686a:	af00      	add	r7, sp, #0
 800686c:	4603      	mov	r3, r0
 800686e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff ff31 	bl	80066dc <__NVIC_EnableIRQ>
}
 800687a:	bf00      	nop
 800687c:	3708      	adds	r7, #8
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006882:	b580      	push	{r7, lr}
 8006884:	b082      	sub	sp, #8
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7ff ffa2 	bl	80067d4 <SysTick_Config>
 8006890:	4603      	mov	r3, r0
}
 8006892:	4618      	mov	r0, r3
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
	...

0800689c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800689c:	b480      	push	{r7}
 800689e:	b089      	sub	sp, #36	; 0x24
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80068a6:	2300      	movs	r3, #0
 80068a8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80068aa:	2300      	movs	r3, #0
 80068ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80068ae:	2300      	movs	r3, #0
 80068b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80068b6:	2300      	movs	r3, #0
 80068b8:	61fb      	str	r3, [r7, #28]
 80068ba:	e175      	b.n	8006ba8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80068bc:	2201      	movs	r2, #1
 80068be:	69fb      	ldr	r3, [r7, #28]
 80068c0:	fa02 f303 	lsl.w	r3, r2, r3
 80068c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	697a      	ldr	r2, [r7, #20]
 80068cc:	4013      	ands	r3, r2
 80068ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	f040 8164 	bne.w	8006ba2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2b01      	cmp	r3, #1
 80068e0:	d00b      	beq.n	80068fa <HAL_GPIO_Init+0x5e>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d007      	beq.n	80068fa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068ee:	2b11      	cmp	r3, #17
 80068f0:	d003      	beq.n	80068fa <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	2b12      	cmp	r3, #18
 80068f8:	d130      	bne.n	800695c <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	005b      	lsls	r3, r3, #1
 8006904:	2203      	movs	r2, #3
 8006906:	fa02 f303 	lsl.w	r3, r2, r3
 800690a:	43db      	mvns	r3, r3
 800690c:	69ba      	ldr	r2, [r7, #24]
 800690e:	4013      	ands	r3, r2
 8006910:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	68da      	ldr	r2, [r3, #12]
 8006916:	69fb      	ldr	r3, [r7, #28]
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	fa02 f303 	lsl.w	r3, r2, r3
 800691e:	69ba      	ldr	r2, [r7, #24]
 8006920:	4313      	orrs	r3, r2
 8006922:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	69ba      	ldr	r2, [r7, #24]
 8006928:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006930:	2201      	movs	r2, #1
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	43db      	mvns	r3, r3
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	4013      	ands	r3, r2
 800693e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	091b      	lsrs	r3, r3, #4
 8006946:	f003 0201 	and.w	r2, r3, #1
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	fa02 f303 	lsl.w	r3, r2, r3
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	4313      	orrs	r3, r2
 8006954:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	69ba      	ldr	r2, [r7, #24]
 800695a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68db      	ldr	r3, [r3, #12]
 8006960:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006962:	69fb      	ldr	r3, [r7, #28]
 8006964:	005b      	lsls	r3, r3, #1
 8006966:	2203      	movs	r2, #3
 8006968:	fa02 f303 	lsl.w	r3, r2, r3
 800696c:	43db      	mvns	r3, r3
 800696e:	69ba      	ldr	r2, [r7, #24]
 8006970:	4013      	ands	r3, r2
 8006972:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	69fb      	ldr	r3, [r7, #28]
 800697a:	005b      	lsls	r3, r3, #1
 800697c:	fa02 f303 	lsl.w	r3, r2, r3
 8006980:	69ba      	ldr	r2, [r7, #24]
 8006982:	4313      	orrs	r3, r2
 8006984:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	69ba      	ldr	r2, [r7, #24]
 800698a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	2b02      	cmp	r3, #2
 8006992:	d003      	beq.n	800699c <HAL_GPIO_Init+0x100>
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	2b12      	cmp	r3, #18
 800699a:	d123      	bne.n	80069e4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800699c:	69fb      	ldr	r3, [r7, #28]
 800699e:	08da      	lsrs	r2, r3, #3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	3208      	adds	r2, #8
 80069a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	009b      	lsls	r3, r3, #2
 80069b2:	220f      	movs	r2, #15
 80069b4:	fa02 f303 	lsl.w	r3, r2, r3
 80069b8:	43db      	mvns	r3, r3
 80069ba:	69ba      	ldr	r2, [r7, #24]
 80069bc:	4013      	ands	r3, r2
 80069be:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	691a      	ldr	r2, [r3, #16]
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	f003 0307 	and.w	r3, r3, #7
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	fa02 f303 	lsl.w	r3, r2, r3
 80069d0:	69ba      	ldr	r2, [r7, #24]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	08da      	lsrs	r2, r3, #3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	3208      	adds	r2, #8
 80069de:	69b9      	ldr	r1, [r7, #24]
 80069e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	005b      	lsls	r3, r3, #1
 80069ee:	2203      	movs	r2, #3
 80069f0:	fa02 f303 	lsl.w	r3, r2, r3
 80069f4:	43db      	mvns	r3, r3
 80069f6:	69ba      	ldr	r2, [r7, #24]
 80069f8:	4013      	ands	r3, r2
 80069fa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	f003 0203 	and.w	r2, r3, #3
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	005b      	lsls	r3, r3, #1
 8006a08:	fa02 f303 	lsl.w	r3, r2, r3
 8006a0c:	69ba      	ldr	r2, [r7, #24]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	69ba      	ldr	r2, [r7, #24]
 8006a16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 80be 	beq.w	8006ba2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a26:	4b65      	ldr	r3, [pc, #404]	; (8006bbc <HAL_GPIO_Init+0x320>)
 8006a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2a:	4a64      	ldr	r2, [pc, #400]	; (8006bbc <HAL_GPIO_Init+0x320>)
 8006a2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006a30:	6453      	str	r3, [r2, #68]	; 0x44
 8006a32:	4b62      	ldr	r3, [pc, #392]	; (8006bbc <HAL_GPIO_Init+0x320>)
 8006a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006a3a:	60fb      	str	r3, [r7, #12]
 8006a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006a3e:	4a60      	ldr	r2, [pc, #384]	; (8006bc0 <HAL_GPIO_Init+0x324>)
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	089b      	lsrs	r3, r3, #2
 8006a44:	3302      	adds	r3, #2
 8006a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006a4c:	69fb      	ldr	r3, [r7, #28]
 8006a4e:	f003 0303 	and.w	r3, r3, #3
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	220f      	movs	r2, #15
 8006a56:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5a:	43db      	mvns	r3, r3
 8006a5c:	69ba      	ldr	r2, [r7, #24]
 8006a5e:	4013      	ands	r3, r2
 8006a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a57      	ldr	r2, [pc, #348]	; (8006bc4 <HAL_GPIO_Init+0x328>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d037      	beq.n	8006ada <HAL_GPIO_Init+0x23e>
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a56      	ldr	r2, [pc, #344]	; (8006bc8 <HAL_GPIO_Init+0x32c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d031      	beq.n	8006ad6 <HAL_GPIO_Init+0x23a>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	4a55      	ldr	r2, [pc, #340]	; (8006bcc <HAL_GPIO_Init+0x330>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d02b      	beq.n	8006ad2 <HAL_GPIO_Init+0x236>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	4a54      	ldr	r2, [pc, #336]	; (8006bd0 <HAL_GPIO_Init+0x334>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d025      	beq.n	8006ace <HAL_GPIO_Init+0x232>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	4a53      	ldr	r2, [pc, #332]	; (8006bd4 <HAL_GPIO_Init+0x338>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d01f      	beq.n	8006aca <HAL_GPIO_Init+0x22e>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4a52      	ldr	r2, [pc, #328]	; (8006bd8 <HAL_GPIO_Init+0x33c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d019      	beq.n	8006ac6 <HAL_GPIO_Init+0x22a>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a51      	ldr	r2, [pc, #324]	; (8006bdc <HAL_GPIO_Init+0x340>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d013      	beq.n	8006ac2 <HAL_GPIO_Init+0x226>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a50      	ldr	r2, [pc, #320]	; (8006be0 <HAL_GPIO_Init+0x344>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d00d      	beq.n	8006abe <HAL_GPIO_Init+0x222>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a4f      	ldr	r2, [pc, #316]	; (8006be4 <HAL_GPIO_Init+0x348>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d007      	beq.n	8006aba <HAL_GPIO_Init+0x21e>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	4a4e      	ldr	r2, [pc, #312]	; (8006be8 <HAL_GPIO_Init+0x34c>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d101      	bne.n	8006ab6 <HAL_GPIO_Init+0x21a>
 8006ab2:	2309      	movs	r3, #9
 8006ab4:	e012      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ab6:	230a      	movs	r3, #10
 8006ab8:	e010      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006aba:	2308      	movs	r3, #8
 8006abc:	e00e      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006abe:	2307      	movs	r3, #7
 8006ac0:	e00c      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ac2:	2306      	movs	r3, #6
 8006ac4:	e00a      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ac6:	2305      	movs	r3, #5
 8006ac8:	e008      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006aca:	2304      	movs	r3, #4
 8006acc:	e006      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e004      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ad2:	2302      	movs	r3, #2
 8006ad4:	e002      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e000      	b.n	8006adc <HAL_GPIO_Init+0x240>
 8006ada:	2300      	movs	r3, #0
 8006adc:	69fa      	ldr	r2, [r7, #28]
 8006ade:	f002 0203 	and.w	r2, r2, #3
 8006ae2:	0092      	lsls	r2, r2, #2
 8006ae4:	4093      	lsls	r3, r2
 8006ae6:	69ba      	ldr	r2, [r7, #24]
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006aec:	4934      	ldr	r1, [pc, #208]	; (8006bc0 <HAL_GPIO_Init+0x324>)
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	089b      	lsrs	r3, r3, #2
 8006af2:	3302      	adds	r3, #2
 8006af4:	69ba      	ldr	r2, [r7, #24]
 8006af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006afa:	4b3c      	ldr	r3, [pc, #240]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	43db      	mvns	r3, r3
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	4013      	ands	r3, r2
 8006b08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006b16:	69ba      	ldr	r2, [r7, #24]
 8006b18:	693b      	ldr	r3, [r7, #16]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006b1e:	4a33      	ldr	r2, [pc, #204]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006b24:	4b31      	ldr	r3, [pc, #196]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	43db      	mvns	r3, r3
 8006b2e:	69ba      	ldr	r2, [r7, #24]
 8006b30:	4013      	ands	r3, r2
 8006b32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006b40:	69ba      	ldr	r2, [r7, #24]
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006b48:	4a28      	ldr	r2, [pc, #160]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006b4e:	4b27      	ldr	r3, [pc, #156]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	43db      	mvns	r3, r3
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d003      	beq.n	8006b72 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006b6a:	69ba      	ldr	r2, [r7, #24]
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006b72:	4a1e      	ldr	r2, [pc, #120]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b74:	69bb      	ldr	r3, [r7, #24]
 8006b76:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006b78:	4b1c      	ldr	r3, [pc, #112]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	43db      	mvns	r3, r3
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	4013      	ands	r3, r2
 8006b86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d003      	beq.n	8006b9c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006b9c:	4a13      	ldr	r2, [pc, #76]	; (8006bec <HAL_GPIO_Init+0x350>)
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006ba2:	69fb      	ldr	r3, [r7, #28]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	61fb      	str	r3, [r7, #28]
 8006ba8:	69fb      	ldr	r3, [r7, #28]
 8006baa:	2b0f      	cmp	r3, #15
 8006bac:	f67f ae86 	bls.w	80068bc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006bb0:	bf00      	nop
 8006bb2:	3724      	adds	r7, #36	; 0x24
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr
 8006bbc:	40023800 	.word	0x40023800
 8006bc0:	40013800 	.word	0x40013800
 8006bc4:	40020000 	.word	0x40020000
 8006bc8:	40020400 	.word	0x40020400
 8006bcc:	40020800 	.word	0x40020800
 8006bd0:	40020c00 	.word	0x40020c00
 8006bd4:	40021000 	.word	0x40021000
 8006bd8:	40021400 	.word	0x40021400
 8006bdc:	40021800 	.word	0x40021800
 8006be0:	40021c00 	.word	0x40021c00
 8006be4:	40022000 	.word	0x40022000
 8006be8:	40022400 	.word	0x40022400
 8006bec:	40013c00 	.word	0x40013c00

08006bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b083      	sub	sp, #12
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	807b      	strh	r3, [r7, #2]
 8006bfc:	4613      	mov	r3, r2
 8006bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006c00:	787b      	ldrb	r3, [r7, #1]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d003      	beq.n	8006c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006c06:	887a      	ldrh	r2, [r7, #2]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006c0c:	e003      	b.n	8006c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006c0e:	887b      	ldrh	r3, [r7, #2]
 8006c10:	041a      	lsls	r2, r3, #16
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	619a      	str	r2, [r3, #24]
}
 8006c16:	bf00      	nop
 8006c18:	370c      	adds	r7, #12
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
	...

08006c24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b082      	sub	sp, #8
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	4603      	mov	r3, r0
 8006c2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006c2e:	4b08      	ldr	r3, [pc, #32]	; (8006c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c30:	695a      	ldr	r2, [r3, #20]
 8006c32:	88fb      	ldrh	r3, [r7, #6]
 8006c34:	4013      	ands	r3, r2
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d006      	beq.n	8006c48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006c3a:	4a05      	ldr	r2, [pc, #20]	; (8006c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006c3c:	88fb      	ldrh	r3, [r7, #6]
 8006c3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006c40:	88fb      	ldrh	r3, [r7, #6]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fd fe1c 	bl	8004880 <HAL_GPIO_EXTI_Callback>
  }
}
 8006c48:	bf00      	nop
 8006c4a:	3708      	adds	r7, #8
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	40013c00 	.word	0x40013c00

08006c54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b082      	sub	sp, #8
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e07f      	b.n	8006d66 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006c7a:	6878      	ldr	r0, [r7, #4]
 8006c7c:	f7ff f8d2 	bl	8005e24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2224      	movs	r2, #36	; 0x24
 8006c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681a      	ldr	r2, [r3, #0]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f022 0201 	bic.w	r2, r2, #1
 8006c96:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685a      	ldr	r2, [r3, #4]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006ca4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689a      	ldr	r2, [r3, #8]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006cb4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	d107      	bne.n	8006cce <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	689a      	ldr	r2, [r3, #8]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006cca:	609a      	str	r2, [r3, #8]
 8006ccc:	e006      	b.n	8006cdc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	689a      	ldr	r2, [r3, #8]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006cda:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	d104      	bne.n	8006cee <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	6859      	ldr	r1, [r3, #4]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	4b1d      	ldr	r3, [pc, #116]	; (8006d70 <HAL_I2C_Init+0x11c>)
 8006cfa:	430b      	orrs	r3, r1
 8006cfc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68da      	ldr	r2, [r3, #12]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006d0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	691a      	ldr	r2, [r3, #16]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	ea42 0103 	orr.w	r1, r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	021a      	lsls	r2, r3, #8
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	69d9      	ldr	r1, [r3, #28]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a1a      	ldr	r2, [r3, #32]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	430a      	orrs	r2, r1
 8006d36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f042 0201 	orr.w	r2, r2, #1
 8006d46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2220      	movs	r2, #32
 8006d52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3708      	adds	r7, #8
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	02008000 	.word	0x02008000

08006d74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b088      	sub	sp, #32
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	607a      	str	r2, [r7, #4]
 8006d7e:	461a      	mov	r2, r3
 8006d80:	460b      	mov	r3, r1
 8006d82:	817b      	strh	r3, [r7, #10]
 8006d84:	4613      	mov	r3, r2
 8006d86:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	2b20      	cmp	r3, #32
 8006d92:	f040 80da 	bne.w	8006f4a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d101      	bne.n	8006da4 <HAL_I2C_Master_Transmit+0x30>
 8006da0:	2302      	movs	r3, #2
 8006da2:	e0d3      	b.n	8006f4c <HAL_I2C_Master_Transmit+0x1d8>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006dac:	f7ff fc36 	bl	800661c <HAL_GetTick>
 8006db0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	2319      	movs	r3, #25
 8006db8:	2201      	movs	r2, #1
 8006dba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f000 fa00 	bl	80071c4 <I2C_WaitOnFlagUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d001      	beq.n	8006dce <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006dca:	2301      	movs	r3, #1
 8006dcc:	e0be      	b.n	8006f4c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2221      	movs	r2, #33	; 0x21
 8006dd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2210      	movs	r2, #16
 8006dda:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	893a      	ldrh	r2, [r7, #8]
 8006dee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	2bff      	cmp	r3, #255	; 0xff
 8006dfe:	d90e      	bls.n	8006e1e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	22ff      	movs	r2, #255	; 0xff
 8006e04:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0a:	b2da      	uxtb	r2, r3
 8006e0c:	8979      	ldrh	r1, [r7, #10]
 8006e0e:	4b51      	ldr	r3, [pc, #324]	; (8006f54 <HAL_I2C_Master_Transmit+0x1e0>)
 8006e10:	9300      	str	r3, [sp, #0]
 8006e12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e16:	68f8      	ldr	r0, [r7, #12]
 8006e18:	f000 fb62 	bl	80074e0 <I2C_TransferConfig>
 8006e1c:	e06c      	b.n	8006ef8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e2c:	b2da      	uxtb	r2, r3
 8006e2e:	8979      	ldrh	r1, [r7, #10]
 8006e30:	4b48      	ldr	r3, [pc, #288]	; (8006f54 <HAL_I2C_Master_Transmit+0x1e0>)
 8006e32:	9300      	str	r3, [sp, #0]
 8006e34:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	f000 fb51 	bl	80074e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8006e3e:	e05b      	b.n	8006ef8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e40:	697a      	ldr	r2, [r7, #20]
 8006e42:	6a39      	ldr	r1, [r7, #32]
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f000 f9fd 	bl	8007244 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d001      	beq.n	8006e54 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	e07b      	b.n	8006f4c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	781a      	ldrb	r2, [r3, #0]
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e7c:	3b01      	subs	r3, #1
 8006e7e:	b29a      	uxth	r2, r3
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d034      	beq.n	8006ef8 <HAL_I2C_Master_Transmit+0x184>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d130      	bne.n	8006ef8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	9300      	str	r3, [sp, #0]
 8006e9a:	6a3b      	ldr	r3, [r7, #32]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	2180      	movs	r1, #128	; 0x80
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f000 f98f 	bl	80071c4 <I2C_WaitOnFlagUntilTimeout>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d001      	beq.n	8006eb0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e04d      	b.n	8006f4c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	2bff      	cmp	r3, #255	; 0xff
 8006eb8:	d90e      	bls.n	8006ed8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	22ff      	movs	r2, #255	; 0xff
 8006ebe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	8979      	ldrh	r1, [r7, #10]
 8006ec8:	2300      	movs	r3, #0
 8006eca:	9300      	str	r3, [sp, #0]
 8006ecc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ed0:	68f8      	ldr	r0, [r7, #12]
 8006ed2:	f000 fb05 	bl	80074e0 <I2C_TransferConfig>
 8006ed6:	e00f      	b.n	8006ef8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ee6:	b2da      	uxtb	r2, r3
 8006ee8:	8979      	ldrh	r1, [r7, #10]
 8006eea:	2300      	movs	r3, #0
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 faf4 	bl	80074e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d19e      	bne.n	8006e40 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	6a39      	ldr	r1, [r7, #32]
 8006f06:	68f8      	ldr	r0, [r7, #12]
 8006f08:	f000 f9dc 	bl	80072c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d001      	beq.n	8006f16 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e01a      	b.n	8006f4c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2220      	movs	r2, #32
 8006f1c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6859      	ldr	r1, [r3, #4]
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	4b0b      	ldr	r3, [pc, #44]	; (8006f58 <HAL_I2C_Master_Transmit+0x1e4>)
 8006f2a:	400b      	ands	r3, r1
 8006f2c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2220      	movs	r2, #32
 8006f32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f46:	2300      	movs	r3, #0
 8006f48:	e000      	b.n	8006f4c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006f4a:	2302      	movs	r3, #2
  }
}
 8006f4c:	4618      	mov	r0, r3
 8006f4e:	3718      	adds	r7, #24
 8006f50:	46bd      	mov	sp, r7
 8006f52:	bd80      	pop	{r7, pc}
 8006f54:	80002000 	.word	0x80002000
 8006f58:	fe00e800 	.word	0xfe00e800

08006f5c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b088      	sub	sp, #32
 8006f60:	af02      	add	r7, sp, #8
 8006f62:	60f8      	str	r0, [r7, #12]
 8006f64:	607a      	str	r2, [r7, #4]
 8006f66:	461a      	mov	r2, r3
 8006f68:	460b      	mov	r3, r1
 8006f6a:	817b      	strh	r3, [r7, #10]
 8006f6c:	4613      	mov	r3, r2
 8006f6e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f76:	b2db      	uxtb	r3, r3
 8006f78:	2b20      	cmp	r3, #32
 8006f7a:	f040 80db 	bne.w	8007134 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_I2C_Master_Receive+0x30>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e0d4      	b.n	8007136 <HAL_I2C_Master_Receive+0x1da>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f94:	f7ff fb42 	bl	800661c <HAL_GetTick>
 8006f98:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	9300      	str	r3, [sp, #0]
 8006f9e:	2319      	movs	r3, #25
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006fa6:	68f8      	ldr	r0, [r7, #12]
 8006fa8:	f000 f90c 	bl	80071c4 <I2C_WaitOnFlagUntilTimeout>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e0bf      	b.n	8007136 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2222      	movs	r2, #34	; 0x22
 8006fba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2210      	movs	r2, #16
 8006fc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	687a      	ldr	r2, [r7, #4]
 8006fd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	893a      	ldrh	r2, [r7, #8]
 8006fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe2:	b29b      	uxth	r3, r3
 8006fe4:	2bff      	cmp	r3, #255	; 0xff
 8006fe6:	d90e      	bls.n	8007006 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	22ff      	movs	r2, #255	; 0xff
 8006fec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ff2:	b2da      	uxtb	r2, r3
 8006ff4:	8979      	ldrh	r1, [r7, #10]
 8006ff6:	4b52      	ldr	r3, [pc, #328]	; (8007140 <HAL_I2C_Master_Receive+0x1e4>)
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ffe:	68f8      	ldr	r0, [r7, #12]
 8007000:	f000 fa6e 	bl	80074e0 <I2C_TransferConfig>
 8007004:	e06d      	b.n	80070e2 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800700a:	b29a      	uxth	r2, r3
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007014:	b2da      	uxtb	r2, r3
 8007016:	8979      	ldrh	r1, [r7, #10]
 8007018:	4b49      	ldr	r3, [pc, #292]	; (8007140 <HAL_I2C_Master_Receive+0x1e4>)
 800701a:	9300      	str	r3, [sp, #0]
 800701c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007020:	68f8      	ldr	r0, [r7, #12]
 8007022:	f000 fa5d 	bl	80074e0 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8007026:	e05c      	b.n	80070e2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007028:	697a      	ldr	r2, [r7, #20]
 800702a:	6a39      	ldr	r1, [r7, #32]
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 f985 	bl	800733c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d001      	beq.n	800703c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e07c      	b.n	8007136 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007046:	b2d2      	uxtb	r2, r2
 8007048:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704e:	1c5a      	adds	r2, r3, #1
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007058:	3b01      	subs	r3, #1
 800705a:	b29a      	uxth	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007064:	b29b      	uxth	r3, r3
 8007066:	3b01      	subs	r3, #1
 8007068:	b29a      	uxth	r2, r3
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007072:	b29b      	uxth	r3, r3
 8007074:	2b00      	cmp	r3, #0
 8007076:	d034      	beq.n	80070e2 <HAL_I2C_Master_Receive+0x186>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800707c:	2b00      	cmp	r3, #0
 800707e:	d130      	bne.n	80070e2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	6a3b      	ldr	r3, [r7, #32]
 8007086:	2200      	movs	r2, #0
 8007088:	2180      	movs	r1, #128	; 0x80
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 f89a 	bl	80071c4 <I2C_WaitOnFlagUntilTimeout>
 8007090:	4603      	mov	r3, r0
 8007092:	2b00      	cmp	r3, #0
 8007094:	d001      	beq.n	800709a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e04d      	b.n	8007136 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800709e:	b29b      	uxth	r3, r3
 80070a0:	2bff      	cmp	r3, #255	; 0xff
 80070a2:	d90e      	bls.n	80070c2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	22ff      	movs	r2, #255	; 0xff
 80070a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	8979      	ldrh	r1, [r7, #10]
 80070b2:	2300      	movs	r3, #0
 80070b4:	9300      	str	r3, [sp, #0]
 80070b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 fa10 	bl	80074e0 <I2C_TransferConfig>
 80070c0:	e00f      	b.n	80070e2 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070c6:	b29a      	uxth	r2, r3
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	8979      	ldrh	r1, [r7, #10]
 80070d4:	2300      	movs	r3, #0
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070dc:	68f8      	ldr	r0, [r7, #12]
 80070de:	f000 f9ff 	bl	80074e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d19d      	bne.n	8007028 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	6a39      	ldr	r1, [r7, #32]
 80070f0:	68f8      	ldr	r0, [r7, #12]
 80070f2:	f000 f8e7 	bl	80072c4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d001      	beq.n	8007100 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	e01a      	b.n	8007136 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	2220      	movs	r2, #32
 8007106:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	6859      	ldr	r1, [r3, #4]
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	4b0c      	ldr	r3, [pc, #48]	; (8007144 <HAL_I2C_Master_Receive+0x1e8>)
 8007114:	400b      	ands	r3, r1
 8007116:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2220      	movs	r2, #32
 800711c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007130:	2300      	movs	r3, #0
 8007132:	e000      	b.n	8007136 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8007134:	2302      	movs	r3, #2
  }
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	80002400 	.word	0x80002400
 8007144:	fe00e800 	.word	0xfe00e800

08007148 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007156:	b2db      	uxtb	r3, r3
}
 8007158:	4618      	mov	r0, r3
 800715a:	370c      	adds	r7, #12
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr

08007164 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
* @retval I2C Error Code
*/
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 8007170:	4618      	mov	r0, r3
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	2b02      	cmp	r3, #2
 8007190:	d103      	bne.n	800719a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2200      	movs	r2, #0
 8007198:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	699b      	ldr	r3, [r3, #24]
 80071a0:	f003 0301 	and.w	r3, r3, #1
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	d007      	beq.n	80071b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	699a      	ldr	r2, [r3, #24]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f042 0201 	orr.w	r2, r2, #1
 80071b6:	619a      	str	r2, [r3, #24]
  }
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	603b      	str	r3, [r7, #0]
 80071d0:	4613      	mov	r3, r2
 80071d2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80071d4:	e022      	b.n	800721c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071dc:	d01e      	beq.n	800721c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071de:	f7ff fa1d 	bl	800661c <HAL_GetTick>
 80071e2:	4602      	mov	r2, r0
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	1ad3      	subs	r3, r2, r3
 80071e8:	683a      	ldr	r2, [r7, #0]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d302      	bcc.n	80071f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d113      	bne.n	800721c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071f8:	f043 0220 	orr.w	r2, r3, #32
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2220      	movs	r2, #32
 8007204:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007218:	2301      	movs	r3, #1
 800721a:	e00f      	b.n	800723c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	699a      	ldr	r2, [r3, #24]
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	4013      	ands	r3, r2
 8007226:	68ba      	ldr	r2, [r7, #8]
 8007228:	429a      	cmp	r2, r3
 800722a:	bf0c      	ite	eq
 800722c:	2301      	moveq	r3, #1
 800722e:	2300      	movne	r3, #0
 8007230:	b2db      	uxtb	r3, r3
 8007232:	461a      	mov	r2, r3
 8007234:	79fb      	ldrb	r3, [r7, #7]
 8007236:	429a      	cmp	r2, r3
 8007238:	d0cd      	beq.n	80071d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007250:	e02c      	b.n	80072ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8007252:	687a      	ldr	r2, [r7, #4]
 8007254:	68b9      	ldr	r1, [r7, #8]
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 f8dc 	bl	8007414 <I2C_IsAcknowledgeFailed>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e02a      	b.n	80072bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800726c:	d01e      	beq.n	80072ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800726e:	f7ff f9d5 	bl	800661c <HAL_GetTick>
 8007272:	4602      	mov	r2, r0
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	1ad3      	subs	r3, r2, r3
 8007278:	68ba      	ldr	r2, [r7, #8]
 800727a:	429a      	cmp	r2, r3
 800727c:	d302      	bcc.n	8007284 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d113      	bne.n	80072ac <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007288:	f043 0220 	orr.w	r2, r3, #32
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2220      	movs	r2, #32
 8007294:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e007      	b.n	80072bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	699b      	ldr	r3, [r3, #24]
 80072b2:	f003 0302 	and.w	r3, r3, #2
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	d1cb      	bne.n	8007252 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3710      	adds	r7, #16
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b084      	sub	sp, #16
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	60f8      	str	r0, [r7, #12]
 80072cc:	60b9      	str	r1, [r7, #8]
 80072ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80072d0:	e028      	b.n	8007324 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	68b9      	ldr	r1, [r7, #8]
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f000 f89c 	bl	8007414 <I2C_IsAcknowledgeFailed>
 80072dc:	4603      	mov	r3, r0
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d001      	beq.n	80072e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80072e2:	2301      	movs	r3, #1
 80072e4:	e026      	b.n	8007334 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80072e6:	f7ff f999 	bl	800661c <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	68ba      	ldr	r2, [r7, #8]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d302      	bcc.n	80072fc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d113      	bne.n	8007324 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007300:	f043 0220 	orr.w	r2, r3, #32
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2220      	movs	r2, #32
 800730c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2200      	movs	r2, #0
 8007314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2200      	movs	r2, #0
 800731c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e007      	b.n	8007334 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	699b      	ldr	r3, [r3, #24]
 800732a:	f003 0320 	and.w	r3, r3, #32
 800732e:	2b20      	cmp	r3, #32
 8007330:	d1cf      	bne.n	80072d2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007332:	2300      	movs	r3, #0
}
 8007334:	4618      	mov	r0, r3
 8007336:	3710      	adds	r7, #16
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}

0800733c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b084      	sub	sp, #16
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007348:	e055      	b.n	80073f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	68b9      	ldr	r1, [r7, #8]
 800734e:	68f8      	ldr	r0, [r7, #12]
 8007350:	f000 f860 	bl	8007414 <I2C_IsAcknowledgeFailed>
 8007354:	4603      	mov	r3, r0
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e053      	b.n	8007406 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	699b      	ldr	r3, [r3, #24]
 8007364:	f003 0320 	and.w	r3, r3, #32
 8007368:	2b20      	cmp	r3, #32
 800736a:	d129      	bne.n	80073c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	699b      	ldr	r3, [r3, #24]
 8007372:	f003 0304 	and.w	r3, r3, #4
 8007376:	2b04      	cmp	r3, #4
 8007378:	d105      	bne.n	8007386 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800737e:	2b00      	cmp	r3, #0
 8007380:	d001      	beq.n	8007386 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8007382:	2300      	movs	r3, #0
 8007384:	e03f      	b.n	8007406 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	2220      	movs	r2, #32
 800738c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	6859      	ldr	r1, [r3, #4]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	4b1d      	ldr	r3, [pc, #116]	; (8007410 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800739a:	400b      	ands	r3, r1
 800739c:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2200      	movs	r2, #0
 80073a2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	e022      	b.n	8007406 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073c0:	f7ff f92c 	bl	800661c <HAL_GetTick>
 80073c4:	4602      	mov	r2, r0
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	1ad3      	subs	r3, r2, r3
 80073ca:	68ba      	ldr	r2, [r7, #8]
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d302      	bcc.n	80073d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d10f      	bne.n	80073f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073da:	f043 0220 	orr.w	r2, r3, #32
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80073f2:	2301      	movs	r3, #1
 80073f4:	e007      	b.n	8007406 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	f003 0304 	and.w	r3, r3, #4
 8007400:	2b04      	cmp	r3, #4
 8007402:	d1a2      	bne.n	800734a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007404:	2300      	movs	r3, #0
}
 8007406:	4618      	mov	r0, r3
 8007408:	3710      	adds	r7, #16
 800740a:	46bd      	mov	sp, r7
 800740c:	bd80      	pop	{r7, pc}
 800740e:	bf00      	nop
 8007410:	fe00e800 	.word	0xfe00e800

08007414 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b084      	sub	sp, #16
 8007418:	af00      	add	r7, sp, #0
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	60b9      	str	r1, [r7, #8]
 800741e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	699b      	ldr	r3, [r3, #24]
 8007426:	f003 0310 	and.w	r3, r3, #16
 800742a:	2b10      	cmp	r3, #16
 800742c:	d151      	bne.n	80074d2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800742e:	e022      	b.n	8007476 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007436:	d01e      	beq.n	8007476 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007438:	f7ff f8f0 	bl	800661c <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	68ba      	ldr	r2, [r7, #8]
 8007444:	429a      	cmp	r2, r3
 8007446:	d302      	bcc.n	800744e <I2C_IsAcknowledgeFailed+0x3a>
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d113      	bne.n	8007476 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007452:	f043 0220 	orr.w	r2, r3, #32
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2220      	movs	r2, #32
 800745e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2200      	movs	r2, #0
 8007466:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2200      	movs	r2, #0
 800746e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e02e      	b.n	80074d4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	699b      	ldr	r3, [r3, #24]
 800747c:	f003 0320 	and.w	r3, r3, #32
 8007480:	2b20      	cmp	r3, #32
 8007482:	d1d5      	bne.n	8007430 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	2210      	movs	r2, #16
 800748a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	2220      	movs	r2, #32
 8007492:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff fe71 	bl	800717c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6859      	ldr	r1, [r3, #4]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	4b0d      	ldr	r3, [pc, #52]	; (80074dc <I2C_IsAcknowledgeFailed+0xc8>)
 80074a6:	400b      	ands	r3, r1
 80074a8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ae:	f043 0204 	orr.w	r2, r3, #4
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2220      	movs	r2, #32
 80074ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e000      	b.n	80074d4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3710      	adds	r7, #16
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}
 80074dc:	fe00e800 	.word	0xfe00e800

080074e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	60f8      	str	r0, [r7, #12]
 80074e8:	607b      	str	r3, [r7, #4]
 80074ea:	460b      	mov	r3, r1
 80074ec:	817b      	strh	r3, [r7, #10]
 80074ee:	4613      	mov	r3, r2
 80074f0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	685a      	ldr	r2, [r3, #4]
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	0d5b      	lsrs	r3, r3, #21
 80074fc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007500:	4b0d      	ldr	r3, [pc, #52]	; (8007538 <I2C_TransferConfig+0x58>)
 8007502:	430b      	orrs	r3, r1
 8007504:	43db      	mvns	r3, r3
 8007506:	ea02 0103 	and.w	r1, r2, r3
 800750a:	897b      	ldrh	r3, [r7, #10]
 800750c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007510:	7a7b      	ldrb	r3, [r7, #9]
 8007512:	041b      	lsls	r3, r3, #16
 8007514:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007518:	431a      	orrs	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	431a      	orrs	r2, r3
 800751e:	69bb      	ldr	r3, [r7, #24]
 8007520:	431a      	orrs	r2, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	430a      	orrs	r2, r1
 8007528:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800752a:	bf00      	nop
 800752c:	3714      	adds	r7, #20
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	03ff63ff 	.word	0x03ff63ff

0800753c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b20      	cmp	r3, #32
 8007550:	d138      	bne.n	80075c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007558:	2b01      	cmp	r3, #1
 800755a:	d101      	bne.n	8007560 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800755c:	2302      	movs	r3, #2
 800755e:	e032      	b.n	80075c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2224      	movs	r2, #36	; 0x24
 800756c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f022 0201 	bic.w	r2, r2, #1
 800757e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800758e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	6819      	ldr	r1, [r3, #0]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	430a      	orrs	r2, r1
 800759e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0201 	orr.w	r2, r2, #1
 80075ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2220      	movs	r2, #32
 80075b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80075c0:	2300      	movs	r3, #0
 80075c2:	e000      	b.n	80075c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80075c4:	2302      	movs	r3, #2
  }
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	370c      	adds	r7, #12
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80075d2:	b480      	push	{r7}
 80075d4:	b085      	sub	sp, #20
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	2b20      	cmp	r3, #32
 80075e6:	d139      	bne.n	800765c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d101      	bne.n	80075f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80075f2:	2302      	movs	r3, #2
 80075f4:	e033      	b.n	800765e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2224      	movs	r2, #36	; 0x24
 8007602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f022 0201 	bic.w	r2, r2, #1
 8007614:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007624:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	021b      	lsls	r3, r3, #8
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	4313      	orrs	r3, r2
 800762e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f042 0201 	orr.w	r2, r2, #1
 8007646:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2220      	movs	r2, #32
 800764c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	e000      	b.n	800765e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800765c:	2302      	movs	r3, #2
  }
}
 800765e:	4618      	mov	r0, r3
 8007660:	3714      	adds	r7, #20
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr

0800766a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800766a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800766c:	b08f      	sub	sp, #60	; 0x3c
 800766e:	af0a      	add	r7, sp, #40	; 0x28
 8007670:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d101      	bne.n	800767c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e116      	b.n	80078aa <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8007688:	b2db      	uxtb	r3, r3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d106      	bne.n	800769c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f7fe fdf0 	bl	800627c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2203      	movs	r2, #3
 80076a0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d102      	bne.n	80076b6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4618      	mov	r0, r3
 80076bc:	f003 f8aa 	bl	800a814 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	603b      	str	r3, [r7, #0]
 80076c6:	687e      	ldr	r6, [r7, #4]
 80076c8:	466d      	mov	r5, sp
 80076ca:	f106 0410 	add.w	r4, r6, #16
 80076ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80076d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80076d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80076da:	e885 0003 	stmia.w	r5, {r0, r1}
 80076de:	1d33      	adds	r3, r6, #4
 80076e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80076e2:	6838      	ldr	r0, [r7, #0]
 80076e4:	f003 f83e 	bl	800a764 <USB_CoreInit>
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d005      	beq.n	80076fa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2202      	movs	r2, #2
 80076f2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e0d7      	b.n	80078aa <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2100      	movs	r1, #0
 8007700:	4618      	mov	r0, r3
 8007702:	f003 f898 	bl	800a836 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007706:	2300      	movs	r3, #0
 8007708:	73fb      	strb	r3, [r7, #15]
 800770a:	e04a      	b.n	80077a2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800770c:	7bfa      	ldrb	r2, [r7, #15]
 800770e:	6879      	ldr	r1, [r7, #4]
 8007710:	4613      	mov	r3, r2
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	1a9b      	subs	r3, r3, r2
 8007716:	009b      	lsls	r3, r3, #2
 8007718:	440b      	add	r3, r1
 800771a:	333d      	adds	r3, #61	; 0x3d
 800771c:	2201      	movs	r2, #1
 800771e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007720:	7bfa      	ldrb	r2, [r7, #15]
 8007722:	6879      	ldr	r1, [r7, #4]
 8007724:	4613      	mov	r3, r2
 8007726:	00db      	lsls	r3, r3, #3
 8007728:	1a9b      	subs	r3, r3, r2
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	440b      	add	r3, r1
 800772e:	333c      	adds	r3, #60	; 0x3c
 8007730:	7bfa      	ldrb	r2, [r7, #15]
 8007732:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007734:	7bfa      	ldrb	r2, [r7, #15]
 8007736:	7bfb      	ldrb	r3, [r7, #15]
 8007738:	b298      	uxth	r0, r3
 800773a:	6879      	ldr	r1, [r7, #4]
 800773c:	4613      	mov	r3, r2
 800773e:	00db      	lsls	r3, r3, #3
 8007740:	1a9b      	subs	r3, r3, r2
 8007742:	009b      	lsls	r3, r3, #2
 8007744:	440b      	add	r3, r1
 8007746:	3342      	adds	r3, #66	; 0x42
 8007748:	4602      	mov	r2, r0
 800774a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800774c:	7bfa      	ldrb	r2, [r7, #15]
 800774e:	6879      	ldr	r1, [r7, #4]
 8007750:	4613      	mov	r3, r2
 8007752:	00db      	lsls	r3, r3, #3
 8007754:	1a9b      	subs	r3, r3, r2
 8007756:	009b      	lsls	r3, r3, #2
 8007758:	440b      	add	r3, r1
 800775a:	333f      	adds	r3, #63	; 0x3f
 800775c:	2200      	movs	r2, #0
 800775e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007760:	7bfa      	ldrb	r2, [r7, #15]
 8007762:	6879      	ldr	r1, [r7, #4]
 8007764:	4613      	mov	r3, r2
 8007766:	00db      	lsls	r3, r3, #3
 8007768:	1a9b      	subs	r3, r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	440b      	add	r3, r1
 800776e:	3344      	adds	r3, #68	; 0x44
 8007770:	2200      	movs	r2, #0
 8007772:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007774:	7bfa      	ldrb	r2, [r7, #15]
 8007776:	6879      	ldr	r1, [r7, #4]
 8007778:	4613      	mov	r3, r2
 800777a:	00db      	lsls	r3, r3, #3
 800777c:	1a9b      	subs	r3, r3, r2
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	440b      	add	r3, r1
 8007782:	3348      	adds	r3, #72	; 0x48
 8007784:	2200      	movs	r2, #0
 8007786:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007788:	7bfa      	ldrb	r2, [r7, #15]
 800778a:	6879      	ldr	r1, [r7, #4]
 800778c:	4613      	mov	r3, r2
 800778e:	00db      	lsls	r3, r3, #3
 8007790:	1a9b      	subs	r3, r3, r2
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	440b      	add	r3, r1
 8007796:	3350      	adds	r3, #80	; 0x50
 8007798:	2200      	movs	r2, #0
 800779a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800779c:	7bfb      	ldrb	r3, [r7, #15]
 800779e:	3301      	adds	r3, #1
 80077a0:	73fb      	strb	r3, [r7, #15]
 80077a2:	7bfa      	ldrb	r2, [r7, #15]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	685b      	ldr	r3, [r3, #4]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d3af      	bcc.n	800770c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80077ac:	2300      	movs	r3, #0
 80077ae:	73fb      	strb	r3, [r7, #15]
 80077b0:	e044      	b.n	800783c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80077b2:	7bfa      	ldrb	r2, [r7, #15]
 80077b4:	6879      	ldr	r1, [r7, #4]
 80077b6:	4613      	mov	r3, r2
 80077b8:	00db      	lsls	r3, r3, #3
 80077ba:	1a9b      	subs	r3, r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	440b      	add	r3, r1
 80077c0:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80077c4:	2200      	movs	r2, #0
 80077c6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80077c8:	7bfa      	ldrb	r2, [r7, #15]
 80077ca:	6879      	ldr	r1, [r7, #4]
 80077cc:	4613      	mov	r3, r2
 80077ce:	00db      	lsls	r3, r3, #3
 80077d0:	1a9b      	subs	r3, r3, r2
 80077d2:	009b      	lsls	r3, r3, #2
 80077d4:	440b      	add	r3, r1
 80077d6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80077da:	7bfa      	ldrb	r2, [r7, #15]
 80077dc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80077de:	7bfa      	ldrb	r2, [r7, #15]
 80077e0:	6879      	ldr	r1, [r7, #4]
 80077e2:	4613      	mov	r3, r2
 80077e4:	00db      	lsls	r3, r3, #3
 80077e6:	1a9b      	subs	r3, r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	440b      	add	r3, r1
 80077ec:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80077f0:	2200      	movs	r2, #0
 80077f2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80077f4:	7bfa      	ldrb	r2, [r7, #15]
 80077f6:	6879      	ldr	r1, [r7, #4]
 80077f8:	4613      	mov	r3, r2
 80077fa:	00db      	lsls	r3, r3, #3
 80077fc:	1a9b      	subs	r3, r3, r2
 80077fe:	009b      	lsls	r3, r3, #2
 8007800:	440b      	add	r3, r1
 8007802:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007806:	2200      	movs	r2, #0
 8007808:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800780a:	7bfa      	ldrb	r2, [r7, #15]
 800780c:	6879      	ldr	r1, [r7, #4]
 800780e:	4613      	mov	r3, r2
 8007810:	00db      	lsls	r3, r3, #3
 8007812:	1a9b      	subs	r3, r3, r2
 8007814:	009b      	lsls	r3, r3, #2
 8007816:	440b      	add	r3, r1
 8007818:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800781c:	2200      	movs	r2, #0
 800781e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007820:	7bfa      	ldrb	r2, [r7, #15]
 8007822:	6879      	ldr	r1, [r7, #4]
 8007824:	4613      	mov	r3, r2
 8007826:	00db      	lsls	r3, r3, #3
 8007828:	1a9b      	subs	r3, r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	440b      	add	r3, r1
 800782e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007832:	2200      	movs	r2, #0
 8007834:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007836:	7bfb      	ldrb	r3, [r7, #15]
 8007838:	3301      	adds	r3, #1
 800783a:	73fb      	strb	r3, [r7, #15]
 800783c:	7bfa      	ldrb	r2, [r7, #15]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	429a      	cmp	r2, r3
 8007844:	d3b5      	bcc.n	80077b2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	603b      	str	r3, [r7, #0]
 800784c:	687e      	ldr	r6, [r7, #4]
 800784e:	466d      	mov	r5, sp
 8007850:	f106 0410 	add.w	r4, r6, #16
 8007854:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007856:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007858:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800785a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800785c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007860:	e885 0003 	stmia.w	r5, {r0, r1}
 8007864:	1d33      	adds	r3, r6, #4
 8007866:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007868:	6838      	ldr	r0, [r7, #0]
 800786a:	f003 f80f 	bl	800a88c <USB_DevInit>
 800786e:	4603      	mov	r3, r0
 8007870:	2b00      	cmp	r3, #0
 8007872:	d005      	beq.n	8007880 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2202      	movs	r2, #2
 8007878:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e014      	b.n	80078aa <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2201      	movs	r2, #1
 800788c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007894:	2b01      	cmp	r3, #1
 8007896:	d102      	bne.n	800789e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f80b 	bl	80078b4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4618      	mov	r0, r3
 80078a4:	f003 f9c1 	bl	800ac2a <USB_DevDisconnect>

  return HAL_OK;
 80078a8:	2300      	movs	r3, #0
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3714      	adds	r7, #20
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080078b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b085      	sub	sp, #20
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	2201      	movs	r2, #1
 80078c6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2200      	movs	r2, #0
 80078ce:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	699b      	ldr	r3, [r3, #24]
 80078d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078e2:	4b05      	ldr	r3, [pc, #20]	; (80078f8 <HAL_PCDEx_ActivateLPM+0x44>)
 80078e4:	4313      	orrs	r3, r2
 80078e6:	68fa      	ldr	r2, [r7, #12]
 80078e8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80078ea:	2300      	movs	r3, #0
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3714      	adds	r7, #20
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr
 80078f8:	10000003 	.word	0x10000003

080078fc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80078fc:	b480      	push	{r7}
 80078fe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007900:	4b05      	ldr	r3, [pc, #20]	; (8007918 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a04      	ldr	r2, [pc, #16]	; (8007918 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8007906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800790a:	6013      	str	r3, [r2, #0]
}
 800790c:	bf00      	nop
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
 8007916:	bf00      	nop
 8007918:	40007000 	.word	0x40007000

0800791c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8007922:	2300      	movs	r3, #0
 8007924:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8007926:	4b23      	ldr	r3, [pc, #140]	; (80079b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800792a:	4a22      	ldr	r2, [pc, #136]	; (80079b4 <HAL_PWREx_EnableOverDrive+0x98>)
 800792c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007930:	6413      	str	r3, [r2, #64]	; 0x40
 8007932:	4b20      	ldr	r3, [pc, #128]	; (80079b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8007934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800793a:	603b      	str	r3, [r7, #0]
 800793c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800793e:	4b1e      	ldr	r3, [pc, #120]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a1d      	ldr	r2, [pc, #116]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007948:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800794a:	f7fe fe67 	bl	800661c <HAL_GetTick>
 800794e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007950:	e009      	b.n	8007966 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007952:	f7fe fe63 	bl	800661c <HAL_GetTick>
 8007956:	4602      	mov	r2, r0
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	1ad3      	subs	r3, r2, r3
 800795c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007960:	d901      	bls.n	8007966 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e022      	b.n	80079ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8007966:	4b14      	ldr	r3, [pc, #80]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800796e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007972:	d1ee      	bne.n	8007952 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8007974:	4b10      	ldr	r3, [pc, #64]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	4a0f      	ldr	r2, [pc, #60]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800797a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800797e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007980:	f7fe fe4c 	bl	800661c <HAL_GetTick>
 8007984:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8007986:	e009      	b.n	800799c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8007988:	f7fe fe48 	bl	800661c <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007996:	d901      	bls.n	800799c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e007      	b.n	80079ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800799c:	4b06      	ldr	r3, [pc, #24]	; (80079b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079a4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80079a8:	d1ee      	bne.n	8007988 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80079aa:	2300      	movs	r3, #0
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	3708      	adds	r7, #8
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bd80      	pop	{r7, pc}
 80079b4:	40023800 	.word	0x40023800
 80079b8:	40007000 	.word	0x40007000

080079bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b086      	sub	sp, #24
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80079c4:	2300      	movs	r3, #0
 80079c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d101      	bne.n	80079d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e29b      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0301 	and.w	r3, r3, #1
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f000 8087 	beq.w	8007aee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80079e0:	4b96      	ldr	r3, [pc, #600]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	f003 030c 	and.w	r3, r3, #12
 80079e8:	2b04      	cmp	r3, #4
 80079ea:	d00c      	beq.n	8007a06 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80079ec:	4b93      	ldr	r3, [pc, #588]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	f003 030c 	and.w	r3, r3, #12
 80079f4:	2b08      	cmp	r3, #8
 80079f6:	d112      	bne.n	8007a1e <HAL_RCC_OscConfig+0x62>
 80079f8:	4b90      	ldr	r3, [pc, #576]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a04:	d10b      	bne.n	8007a1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a06:	4b8d      	ldr	r3, [pc, #564]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d06c      	beq.n	8007aec <HAL_RCC_OscConfig+0x130>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d168      	bne.n	8007aec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e275      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007a26:	d106      	bne.n	8007a36 <HAL_RCC_OscConfig+0x7a>
 8007a28:	4b84      	ldr	r3, [pc, #528]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	4a83      	ldr	r2, [pc, #524]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a32:	6013      	str	r3, [r2, #0]
 8007a34:	e02e      	b.n	8007a94 <HAL_RCC_OscConfig+0xd8>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d10c      	bne.n	8007a58 <HAL_RCC_OscConfig+0x9c>
 8007a3e:	4b7f      	ldr	r3, [pc, #508]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a7e      	ldr	r2, [pc, #504]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a48:	6013      	str	r3, [r2, #0]
 8007a4a:	4b7c      	ldr	r3, [pc, #496]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	4a7b      	ldr	r2, [pc, #492]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a54:	6013      	str	r3, [r2, #0]
 8007a56:	e01d      	b.n	8007a94 <HAL_RCC_OscConfig+0xd8>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007a60:	d10c      	bne.n	8007a7c <HAL_RCC_OscConfig+0xc0>
 8007a62:	4b76      	ldr	r3, [pc, #472]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a75      	ldr	r2, [pc, #468]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	4b73      	ldr	r3, [pc, #460]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a72      	ldr	r2, [pc, #456]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a78:	6013      	str	r3, [r2, #0]
 8007a7a:	e00b      	b.n	8007a94 <HAL_RCC_OscConfig+0xd8>
 8007a7c:	4b6f      	ldr	r3, [pc, #444]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a6e      	ldr	r2, [pc, #440]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a86:	6013      	str	r3, [r2, #0]
 8007a88:	4b6c      	ldr	r3, [pc, #432]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a6b      	ldr	r2, [pc, #428]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007a8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d013      	beq.n	8007ac4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a9c:	f7fe fdbe 	bl	800661c <HAL_GetTick>
 8007aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007aa2:	e008      	b.n	8007ab6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007aa4:	f7fe fdba 	bl	800661c <HAL_GetTick>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	693b      	ldr	r3, [r7, #16]
 8007aac:	1ad3      	subs	r3, r2, r3
 8007aae:	2b64      	cmp	r3, #100	; 0x64
 8007ab0:	d901      	bls.n	8007ab6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007ab2:	2303      	movs	r3, #3
 8007ab4:	e229      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ab6:	4b61      	ldr	r3, [pc, #388]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d0f0      	beq.n	8007aa4 <HAL_RCC_OscConfig+0xe8>
 8007ac2:	e014      	b.n	8007aee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ac4:	f7fe fdaa 	bl	800661c <HAL_GetTick>
 8007ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007aca:	e008      	b.n	8007ade <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007acc:	f7fe fda6 	bl	800661c <HAL_GetTick>
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	1ad3      	subs	r3, r2, r3
 8007ad6:	2b64      	cmp	r3, #100	; 0x64
 8007ad8:	d901      	bls.n	8007ade <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007ada:	2303      	movs	r3, #3
 8007adc:	e215      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007ade:	4b57      	ldr	r3, [pc, #348]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1f0      	bne.n	8007acc <HAL_RCC_OscConfig+0x110>
 8007aea:	e000      	b.n	8007aee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007aec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0302 	and.w	r3, r3, #2
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d069      	beq.n	8007bce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007afa:	4b50      	ldr	r3, [pc, #320]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f003 030c 	and.w	r3, r3, #12
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d00b      	beq.n	8007b1e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b06:	4b4d      	ldr	r3, [pc, #308]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f003 030c 	and.w	r3, r3, #12
 8007b0e:	2b08      	cmp	r3, #8
 8007b10:	d11c      	bne.n	8007b4c <HAL_RCC_OscConfig+0x190>
 8007b12:	4b4a      	ldr	r3, [pc, #296]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d116      	bne.n	8007b4c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b1e:	4b47      	ldr	r3, [pc, #284]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0302 	and.w	r3, r3, #2
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d005      	beq.n	8007b36 <HAL_RCC_OscConfig+0x17a>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	68db      	ldr	r3, [r3, #12]
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d001      	beq.n	8007b36 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8007b32:	2301      	movs	r3, #1
 8007b34:	e1e9      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b36:	4b41      	ldr	r3, [pc, #260]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	00db      	lsls	r3, r3, #3
 8007b44:	493d      	ldr	r1, [pc, #244]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b46:	4313      	orrs	r3, r2
 8007b48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b4a:	e040      	b.n	8007bce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	68db      	ldr	r3, [r3, #12]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d023      	beq.n	8007b9c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007b54:	4b39      	ldr	r3, [pc, #228]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a38      	ldr	r2, [pc, #224]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b5a:	f043 0301 	orr.w	r3, r3, #1
 8007b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b60:	f7fe fd5c 	bl	800661c <HAL_GetTick>
 8007b64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b66:	e008      	b.n	8007b7a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b68:	f7fe fd58 	bl	800661c <HAL_GetTick>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	1ad3      	subs	r3, r2, r3
 8007b72:	2b02      	cmp	r3, #2
 8007b74:	d901      	bls.n	8007b7a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8007b76:	2303      	movs	r3, #3
 8007b78:	e1c7      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b7a:	4b30      	ldr	r3, [pc, #192]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	f003 0302 	and.w	r3, r3, #2
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d0f0      	beq.n	8007b68 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b86:	4b2d      	ldr	r3, [pc, #180]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	691b      	ldr	r3, [r3, #16]
 8007b92:	00db      	lsls	r3, r3, #3
 8007b94:	4929      	ldr	r1, [pc, #164]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b96:	4313      	orrs	r3, r2
 8007b98:	600b      	str	r3, [r1, #0]
 8007b9a:	e018      	b.n	8007bce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b9c:	4b27      	ldr	r3, [pc, #156]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	4a26      	ldr	r2, [pc, #152]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007ba2:	f023 0301 	bic.w	r3, r3, #1
 8007ba6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ba8:	f7fe fd38 	bl	800661c <HAL_GetTick>
 8007bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bae:	e008      	b.n	8007bc2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bb0:	f7fe fd34 	bl	800661c <HAL_GetTick>
 8007bb4:	4602      	mov	r2, r0
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	2b02      	cmp	r3, #2
 8007bbc:	d901      	bls.n	8007bc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	e1a3      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007bc2:	4b1e      	ldr	r3, [pc, #120]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 0302 	and.w	r3, r3, #2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d1f0      	bne.n	8007bb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0308 	and.w	r3, r3, #8
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d038      	beq.n	8007c4c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	695b      	ldr	r3, [r3, #20]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d019      	beq.n	8007c16 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007be2:	4b16      	ldr	r3, [pc, #88]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007be6:	4a15      	ldr	r2, [pc, #84]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007be8:	f043 0301 	orr.w	r3, r3, #1
 8007bec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bee:	f7fe fd15 	bl	800661c <HAL_GetTick>
 8007bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007bf4:	e008      	b.n	8007c08 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007bf6:	f7fe fd11 	bl	800661c <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	693b      	ldr	r3, [r7, #16]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	2b02      	cmp	r3, #2
 8007c02:	d901      	bls.n	8007c08 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007c04:	2303      	movs	r3, #3
 8007c06:	e180      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c08:	4b0c      	ldr	r3, [pc, #48]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007c0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c0c:	f003 0302 	and.w	r3, r3, #2
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d0f0      	beq.n	8007bf6 <HAL_RCC_OscConfig+0x23a>
 8007c14:	e01a      	b.n	8007c4c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c16:	4b09      	ldr	r3, [pc, #36]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007c18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c1a:	4a08      	ldr	r2, [pc, #32]	; (8007c3c <HAL_RCC_OscConfig+0x280>)
 8007c1c:	f023 0301 	bic.w	r3, r3, #1
 8007c20:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c22:	f7fe fcfb 	bl	800661c <HAL_GetTick>
 8007c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c28:	e00a      	b.n	8007c40 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c2a:	f7fe fcf7 	bl	800661c <HAL_GetTick>
 8007c2e:	4602      	mov	r2, r0
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	1ad3      	subs	r3, r2, r3
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d903      	bls.n	8007c40 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	e166      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
 8007c3c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c40:	4b92      	ldr	r3, [pc, #584]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007c42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c44:	f003 0302 	and.w	r3, r3, #2
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1ee      	bne.n	8007c2a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f003 0304 	and.w	r3, r3, #4
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f000 80a4 	beq.w	8007da2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007c5a:	4b8c      	ldr	r3, [pc, #560]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10d      	bne.n	8007c82 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007c66:	4b89      	ldr	r3, [pc, #548]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c6a:	4a88      	ldr	r2, [pc, #544]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007c6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c70:	6413      	str	r3, [r2, #64]	; 0x40
 8007c72:	4b86      	ldr	r3, [pc, #536]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c7a:	60bb      	str	r3, [r7, #8]
 8007c7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c82:	4b83      	ldr	r3, [pc, #524]	; (8007e90 <HAL_RCC_OscConfig+0x4d4>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d118      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007c8e:	4b80      	ldr	r3, [pc, #512]	; (8007e90 <HAL_RCC_OscConfig+0x4d4>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a7f      	ldr	r2, [pc, #508]	; (8007e90 <HAL_RCC_OscConfig+0x4d4>)
 8007c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c9a:	f7fe fcbf 	bl	800661c <HAL_GetTick>
 8007c9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ca0:	e008      	b.n	8007cb4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ca2:	f7fe fcbb 	bl	800661c <HAL_GetTick>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	1ad3      	subs	r3, r2, r3
 8007cac:	2b64      	cmp	r3, #100	; 0x64
 8007cae:	d901      	bls.n	8007cb4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007cb0:	2303      	movs	r3, #3
 8007cb2:	e12a      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007cb4:	4b76      	ldr	r3, [pc, #472]	; (8007e90 <HAL_RCC_OscConfig+0x4d4>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d0f0      	beq.n	8007ca2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	2b01      	cmp	r3, #1
 8007cc6:	d106      	bne.n	8007cd6 <HAL_RCC_OscConfig+0x31a>
 8007cc8:	4b70      	ldr	r3, [pc, #448]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ccc:	4a6f      	ldr	r2, [pc, #444]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007cce:	f043 0301 	orr.w	r3, r3, #1
 8007cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8007cd4:	e02d      	b.n	8007d32 <HAL_RCC_OscConfig+0x376>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10c      	bne.n	8007cf8 <HAL_RCC_OscConfig+0x33c>
 8007cde:	4b6b      	ldr	r3, [pc, #428]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007ce0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ce2:	4a6a      	ldr	r2, [pc, #424]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007ce4:	f023 0301 	bic.w	r3, r3, #1
 8007ce8:	6713      	str	r3, [r2, #112]	; 0x70
 8007cea:	4b68      	ldr	r3, [pc, #416]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cee:	4a67      	ldr	r2, [pc, #412]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007cf0:	f023 0304 	bic.w	r3, r3, #4
 8007cf4:	6713      	str	r3, [r2, #112]	; 0x70
 8007cf6:	e01c      	b.n	8007d32 <HAL_RCC_OscConfig+0x376>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	2b05      	cmp	r3, #5
 8007cfe:	d10c      	bne.n	8007d1a <HAL_RCC_OscConfig+0x35e>
 8007d00:	4b62      	ldr	r3, [pc, #392]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d04:	4a61      	ldr	r2, [pc, #388]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d06:	f043 0304 	orr.w	r3, r3, #4
 8007d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8007d0c:	4b5f      	ldr	r3, [pc, #380]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d10:	4a5e      	ldr	r2, [pc, #376]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d12:	f043 0301 	orr.w	r3, r3, #1
 8007d16:	6713      	str	r3, [r2, #112]	; 0x70
 8007d18:	e00b      	b.n	8007d32 <HAL_RCC_OscConfig+0x376>
 8007d1a:	4b5c      	ldr	r3, [pc, #368]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d1e:	4a5b      	ldr	r2, [pc, #364]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d20:	f023 0301 	bic.w	r3, r3, #1
 8007d24:	6713      	str	r3, [r2, #112]	; 0x70
 8007d26:	4b59      	ldr	r3, [pc, #356]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d2a:	4a58      	ldr	r2, [pc, #352]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d2c:	f023 0304 	bic.w	r3, r3, #4
 8007d30:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d015      	beq.n	8007d66 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d3a:	f7fe fc6f 	bl	800661c <HAL_GetTick>
 8007d3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d40:	e00a      	b.n	8007d58 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d42:	f7fe fc6b 	bl	800661c <HAL_GetTick>
 8007d46:	4602      	mov	r2, r0
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d901      	bls.n	8007d58 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007d54:	2303      	movs	r3, #3
 8007d56:	e0d8      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d58:	4b4c      	ldr	r3, [pc, #304]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d5c:	f003 0302 	and.w	r3, r3, #2
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d0ee      	beq.n	8007d42 <HAL_RCC_OscConfig+0x386>
 8007d64:	e014      	b.n	8007d90 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d66:	f7fe fc59 	bl	800661c <HAL_GetTick>
 8007d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d6c:	e00a      	b.n	8007d84 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d6e:	f7fe fc55 	bl	800661c <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	693b      	ldr	r3, [r7, #16]
 8007d76:	1ad3      	subs	r3, r2, r3
 8007d78:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d901      	bls.n	8007d84 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007d80:	2303      	movs	r3, #3
 8007d82:	e0c2      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007d84:	4b41      	ldr	r3, [pc, #260]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d88:	f003 0302 	and.w	r3, r3, #2
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1ee      	bne.n	8007d6e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d90:	7dfb      	ldrb	r3, [r7, #23]
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d105      	bne.n	8007da2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d96:	4b3d      	ldr	r3, [pc, #244]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d9a:	4a3c      	ldr	r2, [pc, #240]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007d9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007da0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	699b      	ldr	r3, [r3, #24]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	f000 80ae 	beq.w	8007f08 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007dac:	4b37      	ldr	r3, [pc, #220]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	f003 030c 	and.w	r3, r3, #12
 8007db4:	2b08      	cmp	r3, #8
 8007db6:	d06d      	beq.n	8007e94 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	699b      	ldr	r3, [r3, #24]
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d14b      	bne.n	8007e58 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dc0:	4b32      	ldr	r3, [pc, #200]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a31      	ldr	r2, [pc, #196]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007dc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007dca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dcc:	f7fe fc26 	bl	800661c <HAL_GetTick>
 8007dd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007dd2:	e008      	b.n	8007de6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dd4:	f7fe fc22 	bl	800661c <HAL_GetTick>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	1ad3      	subs	r3, r2, r3
 8007dde:	2b02      	cmp	r3, #2
 8007de0:	d901      	bls.n	8007de6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007de2:	2303      	movs	r3, #3
 8007de4:	e091      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007de6:	4b29      	ldr	r3, [pc, #164]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d1f0      	bne.n	8007dd4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	69da      	ldr	r2, [r3, #28]
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	431a      	orrs	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e00:	019b      	lsls	r3, r3, #6
 8007e02:	431a      	orrs	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e08:	085b      	lsrs	r3, r3, #1
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	431a      	orrs	r2, r3
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e14:	061b      	lsls	r3, r3, #24
 8007e16:	431a      	orrs	r2, r3
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e1c:	071b      	lsls	r3, r3, #28
 8007e1e:	491b      	ldr	r1, [pc, #108]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e20:	4313      	orrs	r3, r2
 8007e22:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e24:	4b19      	ldr	r3, [pc, #100]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a18      	ldr	r2, [pc, #96]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007e2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e30:	f7fe fbf4 	bl	800661c <HAL_GetTick>
 8007e34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e36:	e008      	b.n	8007e4a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e38:	f7fe fbf0 	bl	800661c <HAL_GetTick>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	1ad3      	subs	r3, r2, r3
 8007e42:	2b02      	cmp	r3, #2
 8007e44:	d901      	bls.n	8007e4a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e05f      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e4a:	4b10      	ldr	r3, [pc, #64]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d0f0      	beq.n	8007e38 <HAL_RCC_OscConfig+0x47c>
 8007e56:	e057      	b.n	8007f08 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e58:	4b0c      	ldr	r3, [pc, #48]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4a0b      	ldr	r2, [pc, #44]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e5e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e64:	f7fe fbda 	bl	800661c <HAL_GetTick>
 8007e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e6a:	e008      	b.n	8007e7e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e6c:	f7fe fbd6 	bl	800661c <HAL_GetTick>
 8007e70:	4602      	mov	r2, r0
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	1ad3      	subs	r3, r2, r3
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d901      	bls.n	8007e7e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8007e7a:	2303      	movs	r3, #3
 8007e7c:	e045      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e7e:	4b03      	ldr	r3, [pc, #12]	; (8007e8c <HAL_RCC_OscConfig+0x4d0>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d1f0      	bne.n	8007e6c <HAL_RCC_OscConfig+0x4b0>
 8007e8a:	e03d      	b.n	8007f08 <HAL_RCC_OscConfig+0x54c>
 8007e8c:	40023800 	.word	0x40023800
 8007e90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007e94:	4b1f      	ldr	r3, [pc, #124]	; (8007f14 <HAL_RCC_OscConfig+0x558>)
 8007e96:	685b      	ldr	r3, [r3, #4]
 8007e98:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	699b      	ldr	r3, [r3, #24]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d030      	beq.n	8007f04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007eac:	429a      	cmp	r2, r3
 8007eae:	d129      	bne.n	8007f04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007eba:	429a      	cmp	r2, r3
 8007ebc:	d122      	bne.n	8007f04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ebe:	68fa      	ldr	r2, [r7, #12]
 8007ec0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007eca:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d119      	bne.n	8007f04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eda:	085b      	lsrs	r3, r3, #1
 8007edc:	3b01      	subs	r3, #1
 8007ede:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d10f      	bne.n	8007f04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007eee:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d107      	bne.n	8007f04 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007efe:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d001      	beq.n	8007f08 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8007f04:	2301      	movs	r3, #1
 8007f06:	e000      	b.n	8007f0a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8007f08:	2300      	movs	r3, #0
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3718      	adds	r7, #24
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	bd80      	pop	{r7, pc}
 8007f12:	bf00      	nop
 8007f14:	40023800 	.word	0x40023800

08007f18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d101      	bne.n	8007f30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e0d0      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007f30:	4b6a      	ldr	r3, [pc, #424]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f003 030f 	and.w	r3, r3, #15
 8007f38:	683a      	ldr	r2, [r7, #0]
 8007f3a:	429a      	cmp	r2, r3
 8007f3c:	d910      	bls.n	8007f60 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f3e:	4b67      	ldr	r3, [pc, #412]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f023 020f 	bic.w	r2, r3, #15
 8007f46:	4965      	ldr	r1, [pc, #404]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f4e:	4b63      	ldr	r3, [pc, #396]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f003 030f 	and.w	r3, r3, #15
 8007f56:	683a      	ldr	r2, [r7, #0]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d001      	beq.n	8007f60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e0b8      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 0302 	and.w	r3, r3, #2
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d020      	beq.n	8007fae <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f003 0304 	and.w	r3, r3, #4
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d005      	beq.n	8007f84 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f78:	4b59      	ldr	r3, [pc, #356]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	4a58      	ldr	r2, [pc, #352]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007f7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f003 0308 	and.w	r3, r3, #8
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d005      	beq.n	8007f9c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007f90:	4b53      	ldr	r3, [pc, #332]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	4a52      	ldr	r2, [pc, #328]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007f96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007f9a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f9c:	4b50      	ldr	r3, [pc, #320]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	494d      	ldr	r1, [pc, #308]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007faa:	4313      	orrs	r3, r2
 8007fac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f003 0301 	and.w	r3, r3, #1
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d040      	beq.n	800803c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d107      	bne.n	8007fd2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007fc2:	4b47      	ldr	r3, [pc, #284]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d115      	bne.n	8007ffa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007fce:	2301      	movs	r3, #1
 8007fd0:	e07f      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	2b02      	cmp	r3, #2
 8007fd8:	d107      	bne.n	8007fea <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007fda:	4b41      	ldr	r3, [pc, #260]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d109      	bne.n	8007ffa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e073      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007fea:	4b3d      	ldr	r3, [pc, #244]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f003 0302 	and.w	r3, r3, #2
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d101      	bne.n	8007ffa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e06b      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ffa:	4b39      	ldr	r3, [pc, #228]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8007ffc:	689b      	ldr	r3, [r3, #8]
 8007ffe:	f023 0203 	bic.w	r2, r3, #3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	4936      	ldr	r1, [pc, #216]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8008008:	4313      	orrs	r3, r2
 800800a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800800c:	f7fe fb06 	bl	800661c <HAL_GetTick>
 8008010:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008012:	e00a      	b.n	800802a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008014:	f7fe fb02 	bl	800661c <HAL_GetTick>
 8008018:	4602      	mov	r2, r0
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	1ad3      	subs	r3, r2, r3
 800801e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008022:	4293      	cmp	r3, r2
 8008024:	d901      	bls.n	800802a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008026:	2303      	movs	r3, #3
 8008028:	e053      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800802a:	4b2d      	ldr	r3, [pc, #180]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 800802c:	689b      	ldr	r3, [r3, #8]
 800802e:	f003 020c 	and.w	r2, r3, #12
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	685b      	ldr	r3, [r3, #4]
 8008036:	009b      	lsls	r3, r3, #2
 8008038:	429a      	cmp	r2, r3
 800803a:	d1eb      	bne.n	8008014 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800803c:	4b27      	ldr	r3, [pc, #156]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f003 030f 	and.w	r3, r3, #15
 8008044:	683a      	ldr	r2, [r7, #0]
 8008046:	429a      	cmp	r2, r3
 8008048:	d210      	bcs.n	800806c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800804a:	4b24      	ldr	r3, [pc, #144]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f023 020f 	bic.w	r2, r3, #15
 8008052:	4922      	ldr	r1, [pc, #136]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	4313      	orrs	r3, r2
 8008058:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800805a:	4b20      	ldr	r3, [pc, #128]	; (80080dc <HAL_RCC_ClockConfig+0x1c4>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f003 030f 	and.w	r3, r3, #15
 8008062:	683a      	ldr	r2, [r7, #0]
 8008064:	429a      	cmp	r2, r3
 8008066:	d001      	beq.n	800806c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008068:	2301      	movs	r3, #1
 800806a:	e032      	b.n	80080d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 0304 	and.w	r3, r3, #4
 8008074:	2b00      	cmp	r3, #0
 8008076:	d008      	beq.n	800808a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008078:	4b19      	ldr	r3, [pc, #100]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	4916      	ldr	r1, [pc, #88]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8008086:	4313      	orrs	r3, r2
 8008088:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f003 0308 	and.w	r3, r3, #8
 8008092:	2b00      	cmp	r3, #0
 8008094:	d009      	beq.n	80080aa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008096:	4b12      	ldr	r3, [pc, #72]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 8008098:	689b      	ldr	r3, [r3, #8]
 800809a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	691b      	ldr	r3, [r3, #16]
 80080a2:	00db      	lsls	r3, r3, #3
 80080a4:	490e      	ldr	r1, [pc, #56]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 80080a6:	4313      	orrs	r3, r2
 80080a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80080aa:	f000 f821 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 80080ae:	4601      	mov	r1, r0
 80080b0:	4b0b      	ldr	r3, [pc, #44]	; (80080e0 <HAL_RCC_ClockConfig+0x1c8>)
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	091b      	lsrs	r3, r3, #4
 80080b6:	f003 030f 	and.w	r3, r3, #15
 80080ba:	4a0a      	ldr	r2, [pc, #40]	; (80080e4 <HAL_RCC_ClockConfig+0x1cc>)
 80080bc:	5cd3      	ldrb	r3, [r2, r3]
 80080be:	fa21 f303 	lsr.w	r3, r1, r3
 80080c2:	4a09      	ldr	r2, [pc, #36]	; (80080e8 <HAL_RCC_ClockConfig+0x1d0>)
 80080c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80080c6:	4b09      	ldr	r3, [pc, #36]	; (80080ec <HAL_RCC_ClockConfig+0x1d4>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4618      	mov	r0, r3
 80080cc:	f7fe fa62 	bl	8006594 <HAL_InitTick>

  return HAL_OK;
 80080d0:	2300      	movs	r3, #0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3710      	adds	r7, #16
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
 80080da:	bf00      	nop
 80080dc:	40023c00 	.word	0x40023c00
 80080e0:	40023800 	.word	0x40023800
 80080e4:	0800e1d8 	.word	0x0800e1d8
 80080e8:	2000001c 	.word	0x2000001c
 80080ec:	20000020 	.word	0x20000020

080080f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80080f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80080f6:	2300      	movs	r3, #0
 80080f8:	607b      	str	r3, [r7, #4]
 80080fa:	2300      	movs	r3, #0
 80080fc:	60fb      	str	r3, [r7, #12]
 80080fe:	2300      	movs	r3, #0
 8008100:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8008102:	2300      	movs	r3, #0
 8008104:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008106:	4b63      	ldr	r3, [pc, #396]	; (8008294 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	f003 030c 	and.w	r3, r3, #12
 800810e:	2b04      	cmp	r3, #4
 8008110:	d007      	beq.n	8008122 <HAL_RCC_GetSysClockFreq+0x32>
 8008112:	2b08      	cmp	r3, #8
 8008114:	d008      	beq.n	8008128 <HAL_RCC_GetSysClockFreq+0x38>
 8008116:	2b00      	cmp	r3, #0
 8008118:	f040 80b4 	bne.w	8008284 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800811c:	4b5e      	ldr	r3, [pc, #376]	; (8008298 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800811e:	60bb      	str	r3, [r7, #8]
      break;
 8008120:	e0b3      	b.n	800828a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008122:	4b5e      	ldr	r3, [pc, #376]	; (800829c <HAL_RCC_GetSysClockFreq+0x1ac>)
 8008124:	60bb      	str	r3, [r7, #8]
      break;
 8008126:	e0b0      	b.n	800828a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008128:	4b5a      	ldr	r3, [pc, #360]	; (8008294 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008130:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008132:	4b58      	ldr	r3, [pc, #352]	; (8008294 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008134:	685b      	ldr	r3, [r3, #4]
 8008136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800813a:	2b00      	cmp	r3, #0
 800813c:	d04a      	beq.n	80081d4 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800813e:	4b55      	ldr	r3, [pc, #340]	; (8008294 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	099b      	lsrs	r3, r3, #6
 8008144:	f04f 0400 	mov.w	r4, #0
 8008148:	f240 11ff 	movw	r1, #511	; 0x1ff
 800814c:	f04f 0200 	mov.w	r2, #0
 8008150:	ea03 0501 	and.w	r5, r3, r1
 8008154:	ea04 0602 	and.w	r6, r4, r2
 8008158:	4629      	mov	r1, r5
 800815a:	4632      	mov	r2, r6
 800815c:	f04f 0300 	mov.w	r3, #0
 8008160:	f04f 0400 	mov.w	r4, #0
 8008164:	0154      	lsls	r4, r2, #5
 8008166:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800816a:	014b      	lsls	r3, r1, #5
 800816c:	4619      	mov	r1, r3
 800816e:	4622      	mov	r2, r4
 8008170:	1b49      	subs	r1, r1, r5
 8008172:	eb62 0206 	sbc.w	r2, r2, r6
 8008176:	f04f 0300 	mov.w	r3, #0
 800817a:	f04f 0400 	mov.w	r4, #0
 800817e:	0194      	lsls	r4, r2, #6
 8008180:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008184:	018b      	lsls	r3, r1, #6
 8008186:	1a5b      	subs	r3, r3, r1
 8008188:	eb64 0402 	sbc.w	r4, r4, r2
 800818c:	f04f 0100 	mov.w	r1, #0
 8008190:	f04f 0200 	mov.w	r2, #0
 8008194:	00e2      	lsls	r2, r4, #3
 8008196:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800819a:	00d9      	lsls	r1, r3, #3
 800819c:	460b      	mov	r3, r1
 800819e:	4614      	mov	r4, r2
 80081a0:	195b      	adds	r3, r3, r5
 80081a2:	eb44 0406 	adc.w	r4, r4, r6
 80081a6:	f04f 0100 	mov.w	r1, #0
 80081aa:	f04f 0200 	mov.w	r2, #0
 80081ae:	0262      	lsls	r2, r4, #9
 80081b0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80081b4:	0259      	lsls	r1, r3, #9
 80081b6:	460b      	mov	r3, r1
 80081b8:	4614      	mov	r4, r2
 80081ba:	4618      	mov	r0, r3
 80081bc:	4621      	mov	r1, r4
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f04f 0400 	mov.w	r4, #0
 80081c4:	461a      	mov	r2, r3
 80081c6:	4623      	mov	r3, r4
 80081c8:	f7f8 f892 	bl	80002f0 <__aeabi_uldivmod>
 80081cc:	4603      	mov	r3, r0
 80081ce:	460c      	mov	r4, r1
 80081d0:	60fb      	str	r3, [r7, #12]
 80081d2:	e049      	b.n	8008268 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081d4:	4b2f      	ldr	r3, [pc, #188]	; (8008294 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	099b      	lsrs	r3, r3, #6
 80081da:	f04f 0400 	mov.w	r4, #0
 80081de:	f240 11ff 	movw	r1, #511	; 0x1ff
 80081e2:	f04f 0200 	mov.w	r2, #0
 80081e6:	ea03 0501 	and.w	r5, r3, r1
 80081ea:	ea04 0602 	and.w	r6, r4, r2
 80081ee:	4629      	mov	r1, r5
 80081f0:	4632      	mov	r2, r6
 80081f2:	f04f 0300 	mov.w	r3, #0
 80081f6:	f04f 0400 	mov.w	r4, #0
 80081fa:	0154      	lsls	r4, r2, #5
 80081fc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008200:	014b      	lsls	r3, r1, #5
 8008202:	4619      	mov	r1, r3
 8008204:	4622      	mov	r2, r4
 8008206:	1b49      	subs	r1, r1, r5
 8008208:	eb62 0206 	sbc.w	r2, r2, r6
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	f04f 0400 	mov.w	r4, #0
 8008214:	0194      	lsls	r4, r2, #6
 8008216:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800821a:	018b      	lsls	r3, r1, #6
 800821c:	1a5b      	subs	r3, r3, r1
 800821e:	eb64 0402 	sbc.w	r4, r4, r2
 8008222:	f04f 0100 	mov.w	r1, #0
 8008226:	f04f 0200 	mov.w	r2, #0
 800822a:	00e2      	lsls	r2, r4, #3
 800822c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008230:	00d9      	lsls	r1, r3, #3
 8008232:	460b      	mov	r3, r1
 8008234:	4614      	mov	r4, r2
 8008236:	195b      	adds	r3, r3, r5
 8008238:	eb44 0406 	adc.w	r4, r4, r6
 800823c:	f04f 0100 	mov.w	r1, #0
 8008240:	f04f 0200 	mov.w	r2, #0
 8008244:	02a2      	lsls	r2, r4, #10
 8008246:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800824a:	0299      	lsls	r1, r3, #10
 800824c:	460b      	mov	r3, r1
 800824e:	4614      	mov	r4, r2
 8008250:	4618      	mov	r0, r3
 8008252:	4621      	mov	r1, r4
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f04f 0400 	mov.w	r4, #0
 800825a:	461a      	mov	r2, r3
 800825c:	4623      	mov	r3, r4
 800825e:	f7f8 f847 	bl	80002f0 <__aeabi_uldivmod>
 8008262:	4603      	mov	r3, r0
 8008264:	460c      	mov	r4, r1
 8008266:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008268:	4b0a      	ldr	r3, [pc, #40]	; (8008294 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	0c1b      	lsrs	r3, r3, #16
 800826e:	f003 0303 	and.w	r3, r3, #3
 8008272:	3301      	adds	r3, #1
 8008274:	005b      	lsls	r3, r3, #1
 8008276:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008278:	68fa      	ldr	r2, [r7, #12]
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008280:	60bb      	str	r3, [r7, #8]
      break;
 8008282:	e002      	b.n	800828a <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008284:	4b04      	ldr	r3, [pc, #16]	; (8008298 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008286:	60bb      	str	r3, [r7, #8]
      break;
 8008288:	bf00      	nop
    }
  }
  return sysclockfreq;
 800828a:	68bb      	ldr	r3, [r7, #8]
}
 800828c:	4618      	mov	r0, r3
 800828e:	3714      	adds	r7, #20
 8008290:	46bd      	mov	sp, r7
 8008292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008294:	40023800 	.word	0x40023800
 8008298:	00f42400 	.word	0x00f42400
 800829c:	007a1200 	.word	0x007a1200

080082a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082a0:	b480      	push	{r7}
 80082a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80082a4:	4b03      	ldr	r3, [pc, #12]	; (80082b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80082a6:	681b      	ldr	r3, [r3, #0]
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	2000001c 	.word	0x2000001c

080082b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80082bc:	f7ff fff0 	bl	80082a0 <HAL_RCC_GetHCLKFreq>
 80082c0:	4601      	mov	r1, r0
 80082c2:	4b05      	ldr	r3, [pc, #20]	; (80082d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	0a9b      	lsrs	r3, r3, #10
 80082c8:	f003 0307 	and.w	r3, r3, #7
 80082cc:	4a03      	ldr	r2, [pc, #12]	; (80082dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80082ce:	5cd3      	ldrb	r3, [r2, r3]
 80082d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	40023800 	.word	0x40023800
 80082dc:	0800e1e8 	.word	0x0800e1e8

080082e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80082e4:	f7ff ffdc 	bl	80082a0 <HAL_RCC_GetHCLKFreq>
 80082e8:	4601      	mov	r1, r0
 80082ea:	4b05      	ldr	r3, [pc, #20]	; (8008300 <HAL_RCC_GetPCLK2Freq+0x20>)
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	0b5b      	lsrs	r3, r3, #13
 80082f0:	f003 0307 	and.w	r3, r3, #7
 80082f4:	4a03      	ldr	r2, [pc, #12]	; (8008304 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082f6:	5cd3      	ldrb	r3, [r2, r3]
 80082f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40023800 	.word	0x40023800
 8008304:	0800e1e8 	.word	0x0800e1e8

08008308 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b088      	sub	sp, #32
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008310:	2300      	movs	r3, #0
 8008312:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008314:	2300      	movs	r3, #0
 8008316:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008318:	2300      	movs	r3, #0
 800831a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800831c:	2300      	movs	r3, #0
 800831e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008320:	2300      	movs	r3, #0
 8008322:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	2b00      	cmp	r3, #0
 800832e:	d012      	beq.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008330:	4b69      	ldr	r3, [pc, #420]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	4a68      	ldr	r2, [pc, #416]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008336:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800833a:	6093      	str	r3, [r2, #8]
 800833c:	4b66      	ldr	r3, [pc, #408]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800833e:	689a      	ldr	r2, [r3, #8]
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008344:	4964      	ldr	r1, [pc, #400]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008346:	4313      	orrs	r3, r2
 8008348:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800834e:	2b00      	cmp	r3, #0
 8008350:	d101      	bne.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008352:	2301      	movs	r3, #1
 8008354:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d017      	beq.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008362:	4b5d      	ldr	r3, [pc, #372]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008364:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008368:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008370:	4959      	ldr	r1, [pc, #356]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008372:	4313      	orrs	r3, r2
 8008374:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800837c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008380:	d101      	bne.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008382:	2301      	movs	r3, #1
 8008384:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d101      	bne.n	8008392 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800838e:	2301      	movs	r3, #1
 8008390:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d017      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800839e:	4b4e      	ldr	r3, [pc, #312]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ac:	494a      	ldr	r1, [pc, #296]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083ae:	4313      	orrs	r3, r2
 80083b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80083bc:	d101      	bne.n	80083c2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80083be:	2301      	movs	r3, #1
 80083c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d101      	bne.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80083ca:	2301      	movs	r3, #1
 80083cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d001      	beq.n	80083de <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80083da:	2301      	movs	r3, #1
 80083dc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f003 0320 	and.w	r3, r3, #32
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	f000 808b 	beq.w	8008502 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80083ec:	4b3a      	ldr	r3, [pc, #232]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f0:	4a39      	ldr	r2, [pc, #228]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083f6:	6413      	str	r3, [r2, #64]	; 0x40
 80083f8:	4b37      	ldr	r3, [pc, #220]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80083fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008400:	60bb      	str	r3, [r7, #8]
 8008402:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008404:	4b35      	ldr	r3, [pc, #212]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	4a34      	ldr	r2, [pc, #208]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800840a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800840e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008410:	f7fe f904 	bl	800661c <HAL_GetTick>
 8008414:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008416:	e008      	b.n	800842a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008418:	f7fe f900 	bl	800661c <HAL_GetTick>
 800841c:	4602      	mov	r2, r0
 800841e:	697b      	ldr	r3, [r7, #20]
 8008420:	1ad3      	subs	r3, r2, r3
 8008422:	2b64      	cmp	r3, #100	; 0x64
 8008424:	d901      	bls.n	800842a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008426:	2303      	movs	r3, #3
 8008428:	e38d      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800842a:	4b2c      	ldr	r3, [pc, #176]	; (80084dc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008432:	2b00      	cmp	r3, #0
 8008434:	d0f0      	beq.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008436:	4b28      	ldr	r3, [pc, #160]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800843a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800843e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d035      	beq.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800844a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800844e:	693a      	ldr	r2, [r7, #16]
 8008450:	429a      	cmp	r2, r3
 8008452:	d02e      	beq.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008454:	4b20      	ldr	r3, [pc, #128]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008458:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800845c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800845e:	4b1e      	ldr	r3, [pc, #120]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008462:	4a1d      	ldr	r2, [pc, #116]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008464:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008468:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800846a:	4b1b      	ldr	r3, [pc, #108]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800846c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846e:	4a1a      	ldr	r2, [pc, #104]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008470:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008474:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008476:	4a18      	ldr	r2, [pc, #96]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800847c:	4b16      	ldr	r3, [pc, #88]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800847e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008480:	f003 0301 	and.w	r3, r3, #1
 8008484:	2b01      	cmp	r3, #1
 8008486:	d114      	bne.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008488:	f7fe f8c8 	bl	800661c <HAL_GetTick>
 800848c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800848e:	e00a      	b.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008490:	f7fe f8c4 	bl	800661c <HAL_GetTick>
 8008494:	4602      	mov	r2, r0
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	f241 3288 	movw	r2, #5000	; 0x1388
 800849e:	4293      	cmp	r3, r2
 80084a0:	d901      	bls.n	80084a6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e34f      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084a6:	4b0c      	ldr	r3, [pc, #48]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084aa:	f003 0302 	and.w	r3, r3, #2
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d0ee      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80084be:	d111      	bne.n	80084e4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80084c0:	4b05      	ldr	r3, [pc, #20]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80084cc:	4b04      	ldr	r3, [pc, #16]	; (80084e0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80084ce:	400b      	ands	r3, r1
 80084d0:	4901      	ldr	r1, [pc, #4]	; (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80084d2:	4313      	orrs	r3, r2
 80084d4:	608b      	str	r3, [r1, #8]
 80084d6:	e00b      	b.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80084d8:	40023800 	.word	0x40023800
 80084dc:	40007000 	.word	0x40007000
 80084e0:	0ffffcff 	.word	0x0ffffcff
 80084e4:	4bb3      	ldr	r3, [pc, #716]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	4ab2      	ldr	r2, [pc, #712]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80084ea:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80084ee:	6093      	str	r3, [r2, #8]
 80084f0:	4bb0      	ldr	r3, [pc, #704]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80084f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80084fc:	49ad      	ldr	r1, [pc, #692]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80084fe:	4313      	orrs	r3, r2
 8008500:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f003 0310 	and.w	r3, r3, #16
 800850a:	2b00      	cmp	r3, #0
 800850c:	d010      	beq.n	8008530 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800850e:	4ba9      	ldr	r3, [pc, #676]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008510:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008514:	4aa7      	ldr	r2, [pc, #668]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008516:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800851a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800851e:	4ba5      	ldr	r3, [pc, #660]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008520:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008528:	49a2      	ldr	r1, [pc, #648]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800852a:	4313      	orrs	r3, r2
 800852c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008538:	2b00      	cmp	r3, #0
 800853a:	d00a      	beq.n	8008552 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800853c:	4b9d      	ldr	r3, [pc, #628]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800853e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008542:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800854a:	499a      	ldr	r1, [pc, #616]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800854c:	4313      	orrs	r3, r2
 800854e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00a      	beq.n	8008574 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800855e:	4b95      	ldr	r3, [pc, #596]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008564:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800856c:	4991      	ldr	r1, [pc, #580]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800856e:	4313      	orrs	r3, r2
 8008570:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00a      	beq.n	8008596 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008580:	4b8c      	ldr	r3, [pc, #560]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008586:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800858e:	4989      	ldr	r1, [pc, #548]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008590:	4313      	orrs	r3, r2
 8008592:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d00a      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80085a2:	4b84      	ldr	r3, [pc, #528]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80085a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085a8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80085b0:	4980      	ldr	r1, [pc, #512]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80085b2:	4313      	orrs	r3, r2
 80085b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00a      	beq.n	80085da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80085c4:	4b7b      	ldr	r3, [pc, #492]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80085c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085ca:	f023 0203 	bic.w	r2, r3, #3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085d2:	4978      	ldr	r1, [pc, #480]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80085d4:	4313      	orrs	r3, r2
 80085d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d00a      	beq.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80085e6:	4b73      	ldr	r3, [pc, #460]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80085e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085ec:	f023 020c 	bic.w	r2, r3, #12
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80085f4:	496f      	ldr	r1, [pc, #444]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80085f6:	4313      	orrs	r3, r2
 80085f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008604:	2b00      	cmp	r3, #0
 8008606:	d00a      	beq.n	800861e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008608:	4b6a      	ldr	r3, [pc, #424]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800860a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800860e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008616:	4967      	ldr	r1, [pc, #412]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008618:	4313      	orrs	r3, r2
 800861a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00a      	beq.n	8008640 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800862a:	4b62      	ldr	r3, [pc, #392]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800862c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008630:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008638:	495e      	ldr	r1, [pc, #376]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800863a:	4313      	orrs	r3, r2
 800863c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008648:	2b00      	cmp	r3, #0
 800864a:	d00a      	beq.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800864c:	4b59      	ldr	r3, [pc, #356]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800864e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008652:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800865a:	4956      	ldr	r1, [pc, #344]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800865c:	4313      	orrs	r3, r2
 800865e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800866a:	2b00      	cmp	r3, #0
 800866c:	d00a      	beq.n	8008684 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800866e:	4b51      	ldr	r3, [pc, #324]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008670:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008674:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800867c:	494d      	ldr	r1, [pc, #308]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800867e:	4313      	orrs	r3, r2
 8008680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d00a      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8008690:	4b48      	ldr	r3, [pc, #288]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008692:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008696:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800869e:	4945      	ldr	r1, [pc, #276]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80086a0:	4313      	orrs	r3, r2
 80086a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00a      	beq.n	80086c8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80086b2:	4b40      	ldr	r3, [pc, #256]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80086b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086c0:	493c      	ldr	r1, [pc, #240]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d00a      	beq.n	80086ea <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80086d4:	4b37      	ldr	r3, [pc, #220]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80086d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086da:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80086e2:	4934      	ldr	r1, [pc, #208]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80086e4:	4313      	orrs	r3, r2
 80086e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d011      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80086f6:	4b2f      	ldr	r3, [pc, #188]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80086f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086fc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008704:	492b      	ldr	r1, [pc, #172]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008706:	4313      	orrs	r3, r2
 8008708:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008710:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008714:	d101      	bne.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8008716:	2301      	movs	r3, #1
 8008718:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f003 0308 	and.w	r3, r3, #8
 8008722:	2b00      	cmp	r3, #0
 8008724:	d001      	beq.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8008726:	2301      	movs	r3, #1
 8008728:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008736:	4b1f      	ldr	r3, [pc, #124]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800873c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008744:	491b      	ldr	r1, [pc, #108]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8008746:	4313      	orrs	r3, r2
 8008748:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00b      	beq.n	8008770 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8008758:	4b16      	ldr	r3, [pc, #88]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800875a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800875e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008768:	4912      	ldr	r1, [pc, #72]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800876a:	4313      	orrs	r3, r2
 800876c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d00b      	beq.n	8008794 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800877c:	4b0d      	ldr	r3, [pc, #52]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800877e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008782:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800878c:	4909      	ldr	r1, [pc, #36]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800878e:	4313      	orrs	r3, r2
 8008790:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00f      	beq.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80087a0:	4b04      	ldr	r3, [pc, #16]	; (80087b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80087a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087a6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087b0:	e002      	b.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80087b2:	bf00      	nop
 80087b4:	40023800 	.word	0x40023800
 80087b8:	4985      	ldr	r1, [pc, #532]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80087ba:	4313      	orrs	r3, r2
 80087bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00b      	beq.n	80087e4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80087cc:	4b80      	ldr	r3, [pc, #512]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80087ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087d2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80087dc:	497c      	ldr	r1, [pc, #496]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80087de:	4313      	orrs	r3, r2
 80087e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80087e4:	69fb      	ldr	r3, [r7, #28]
 80087e6:	2b01      	cmp	r3, #1
 80087e8:	d005      	beq.n	80087f6 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80087f2:	f040 80d6 	bne.w	80089a2 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80087f6:	4b76      	ldr	r3, [pc, #472]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	4a75      	ldr	r2, [pc, #468]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80087fc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008800:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008802:	f7fd ff0b 	bl	800661c <HAL_GetTick>
 8008806:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008808:	e008      	b.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800880a:	f7fd ff07 	bl	800661c <HAL_GetTick>
 800880e:	4602      	mov	r2, r0
 8008810:	697b      	ldr	r3, [r7, #20]
 8008812:	1ad3      	subs	r3, r2, r3
 8008814:	2b64      	cmp	r3, #100	; 0x64
 8008816:	d901      	bls.n	800881c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008818:	2303      	movs	r3, #3
 800881a:	e194      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800881c:	4b6c      	ldr	r3, [pc, #432]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1f0      	bne.n	800880a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f003 0301 	and.w	r3, r3, #1
 8008830:	2b00      	cmp	r3, #0
 8008832:	d021      	beq.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008838:	2b00      	cmp	r3, #0
 800883a:	d11d      	bne.n	8008878 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800883c:	4b64      	ldr	r3, [pc, #400]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800883e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008842:	0c1b      	lsrs	r3, r3, #16
 8008844:	f003 0303 	and.w	r3, r3, #3
 8008848:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800884a:	4b61      	ldr	r3, [pc, #388]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800884c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008850:	0e1b      	lsrs	r3, r3, #24
 8008852:	f003 030f 	and.w	r3, r3, #15
 8008856:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	019a      	lsls	r2, r3, #6
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	041b      	lsls	r3, r3, #16
 8008862:	431a      	orrs	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	061b      	lsls	r3, r3, #24
 8008868:	431a      	orrs	r2, r3
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	071b      	lsls	r3, r3, #28
 8008870:	4957      	ldr	r1, [pc, #348]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008872:	4313      	orrs	r3, r2
 8008874:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008880:	2b00      	cmp	r3, #0
 8008882:	d004      	beq.n	800888e <HAL_RCCEx_PeriphCLKConfig+0x586>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008888:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800888c:	d00a      	beq.n	80088a4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008896:	2b00      	cmp	r3, #0
 8008898:	d02e      	beq.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800889e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088a2:	d129      	bne.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80088a4:	4b4a      	ldr	r3, [pc, #296]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80088a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088aa:	0c1b      	lsrs	r3, r3, #16
 80088ac:	f003 0303 	and.w	r3, r3, #3
 80088b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80088b2:	4b47      	ldr	r3, [pc, #284]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80088b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80088b8:	0f1b      	lsrs	r3, r3, #28
 80088ba:	f003 0307 	and.w	r3, r3, #7
 80088be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	019a      	lsls	r2, r3, #6
 80088c6:	693b      	ldr	r3, [r7, #16]
 80088c8:	041b      	lsls	r3, r3, #16
 80088ca:	431a      	orrs	r2, r3
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	061b      	lsls	r3, r3, #24
 80088d2:	431a      	orrs	r2, r3
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	071b      	lsls	r3, r3, #28
 80088d8:	493d      	ldr	r1, [pc, #244]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80088da:	4313      	orrs	r3, r2
 80088dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80088e0:	4b3b      	ldr	r3, [pc, #236]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80088e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088e6:	f023 021f 	bic.w	r2, r3, #31
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ee:	3b01      	subs	r3, #1
 80088f0:	4937      	ldr	r1, [pc, #220]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008900:	2b00      	cmp	r3, #0
 8008902:	d01d      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008904:	4b32      	ldr	r3, [pc, #200]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008906:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800890a:	0e1b      	lsrs	r3, r3, #24
 800890c:	f003 030f 	and.w	r3, r3, #15
 8008910:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008912:	4b2f      	ldr	r3, [pc, #188]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008914:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008918:	0f1b      	lsrs	r3, r3, #28
 800891a:	f003 0307 	and.w	r3, r3, #7
 800891e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	685b      	ldr	r3, [r3, #4]
 8008924:	019a      	lsls	r2, r3, #6
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	691b      	ldr	r3, [r3, #16]
 800892a:	041b      	lsls	r3, r3, #16
 800892c:	431a      	orrs	r2, r3
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	061b      	lsls	r3, r3, #24
 8008932:	431a      	orrs	r2, r3
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	071b      	lsls	r3, r3, #28
 8008938:	4925      	ldr	r1, [pc, #148]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800893a:	4313      	orrs	r3, r2
 800893c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008948:	2b00      	cmp	r3, #0
 800894a:	d011      	beq.n	8008970 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	019a      	lsls	r2, r3, #6
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	691b      	ldr	r3, [r3, #16]
 8008956:	041b      	lsls	r3, r3, #16
 8008958:	431a      	orrs	r2, r3
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	68db      	ldr	r3, [r3, #12]
 800895e:	061b      	lsls	r3, r3, #24
 8008960:	431a      	orrs	r2, r3
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	689b      	ldr	r3, [r3, #8]
 8008966:	071b      	lsls	r3, r3, #28
 8008968:	4919      	ldr	r1, [pc, #100]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800896a:	4313      	orrs	r3, r2
 800896c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008970:	4b17      	ldr	r3, [pc, #92]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a16      	ldr	r2, [pc, #88]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008976:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800897a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800897c:	f7fd fe4e 	bl	800661c <HAL_GetTick>
 8008980:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008982:	e008      	b.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008984:	f7fd fe4a 	bl	800661c <HAL_GetTick>
 8008988:	4602      	mov	r2, r0
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	1ad3      	subs	r3, r2, r3
 800898e:	2b64      	cmp	r3, #100	; 0x64
 8008990:	d901      	bls.n	8008996 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008992:	2303      	movs	r3, #3
 8008994:	e0d7      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008996:	4b0e      	ldr	r3, [pc, #56]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d0f0      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	2b01      	cmp	r3, #1
 80089a6:	f040 80cd 	bne.w	8008b44 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80089aa:	4b09      	ldr	r3, [pc, #36]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a08      	ldr	r2, [pc, #32]	; (80089d0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80089b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80089b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80089b6:	f7fd fe31 	bl	800661c <HAL_GetTick>
 80089ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80089bc:	e00a      	b.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80089be:	f7fd fe2d 	bl	800661c <HAL_GetTick>
 80089c2:	4602      	mov	r2, r0
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	1ad3      	subs	r3, r2, r3
 80089c8:	2b64      	cmp	r3, #100	; 0x64
 80089ca:	d903      	bls.n	80089d4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80089cc:	2303      	movs	r3, #3
 80089ce:	e0ba      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80089d0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80089d4:	4b5e      	ldr	r3, [pc, #376]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80089dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089e0:	d0ed      	beq.n	80089be <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d003      	beq.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d009      	beq.n	8008a0a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d02e      	beq.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d12a      	bne.n	8008a60 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008a0a:	4b51      	ldr	r3, [pc, #324]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a10:	0c1b      	lsrs	r3, r3, #16
 8008a12:	f003 0303 	and.w	r3, r3, #3
 8008a16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008a18:	4b4d      	ldr	r3, [pc, #308]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a1e:	0f1b      	lsrs	r3, r3, #28
 8008a20:	f003 0307 	and.w	r3, r3, #7
 8008a24:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	695b      	ldr	r3, [r3, #20]
 8008a2a:	019a      	lsls	r2, r3, #6
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	041b      	lsls	r3, r3, #16
 8008a30:	431a      	orrs	r2, r3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	699b      	ldr	r3, [r3, #24]
 8008a36:	061b      	lsls	r3, r3, #24
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	071b      	lsls	r3, r3, #28
 8008a3e:	4944      	ldr	r1, [pc, #272]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a40:	4313      	orrs	r3, r2
 8008a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008a46:	4b42      	ldr	r3, [pc, #264]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008a4c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a54:	3b01      	subs	r3, #1
 8008a56:	021b      	lsls	r3, r3, #8
 8008a58:	493d      	ldr	r1, [pc, #244]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d022      	beq.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a74:	d11d      	bne.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008a76:	4b36      	ldr	r3, [pc, #216]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a7c:	0e1b      	lsrs	r3, r3, #24
 8008a7e:	f003 030f 	and.w	r3, r3, #15
 8008a82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008a84:	4b32      	ldr	r3, [pc, #200]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a8a:	0f1b      	lsrs	r3, r3, #28
 8008a8c:	f003 0307 	and.w	r3, r3, #7
 8008a90:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	695b      	ldr	r3, [r3, #20]
 8008a96:	019a      	lsls	r2, r3, #6
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6a1b      	ldr	r3, [r3, #32]
 8008a9c:	041b      	lsls	r3, r3, #16
 8008a9e:	431a      	orrs	r2, r3
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	061b      	lsls	r3, r3, #24
 8008aa4:	431a      	orrs	r2, r3
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	071b      	lsls	r3, r3, #28
 8008aaa:	4929      	ldr	r1, [pc, #164]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008aac:	4313      	orrs	r3, r2
 8008aae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0308 	and.w	r3, r3, #8
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d028      	beq.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008abe:	4b24      	ldr	r3, [pc, #144]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ac4:	0e1b      	lsrs	r3, r3, #24
 8008ac6:	f003 030f 	and.w	r3, r3, #15
 8008aca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008acc:	4b20      	ldr	r3, [pc, #128]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ad2:	0c1b      	lsrs	r3, r3, #16
 8008ad4:	f003 0303 	and.w	r3, r3, #3
 8008ad8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	695b      	ldr	r3, [r3, #20]
 8008ade:	019a      	lsls	r2, r3, #6
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	041b      	lsls	r3, r3, #16
 8008ae4:	431a      	orrs	r2, r3
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	061b      	lsls	r3, r3, #24
 8008aea:	431a      	orrs	r2, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	69db      	ldr	r3, [r3, #28]
 8008af0:	071b      	lsls	r3, r3, #28
 8008af2:	4917      	ldr	r1, [pc, #92]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008af4:	4313      	orrs	r3, r2
 8008af6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008afa:	4b15      	ldr	r3, [pc, #84]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b08:	4911      	ldr	r1, [pc, #68]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008b10:	4b0f      	ldr	r3, [pc, #60]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a0e      	ldr	r2, [pc, #56]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008b16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b1a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008b1c:	f7fd fd7e 	bl	800661c <HAL_GetTick>
 8008b20:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b22:	e008      	b.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008b24:	f7fd fd7a 	bl	800661c <HAL_GetTick>
 8008b28:	4602      	mov	r2, r0
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	1ad3      	subs	r3, r2, r3
 8008b2e:	2b64      	cmp	r3, #100	; 0x64
 8008b30:	d901      	bls.n	8008b36 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008b32:	2303      	movs	r3, #3
 8008b34:	e007      	b.n	8008b46 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008b36:	4b06      	ldr	r3, [pc, #24]	; (8008b50 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b42:	d1ef      	bne.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8008b44:	2300      	movs	r3, #0
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3720      	adds	r7, #32
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
 8008b4e:	bf00      	nop
 8008b50:	40023800 	.word	0x40023800

08008b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008b54:	b580      	push	{r7, lr}
 8008b56:	b082      	sub	sp, #8
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d101      	bne.n	8008b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008b62:	2301      	movs	r3, #1
 8008b64:	e01d      	b.n	8008ba2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b6c:	b2db      	uxtb	r3, r3
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d106      	bne.n	8008b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008b7a:	6878      	ldr	r0, [r7, #4]
 8008b7c:	f7fd fa90 	bl	80060a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	2202      	movs	r2, #2
 8008b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	3304      	adds	r3, #4
 8008b90:	4619      	mov	r1, r3
 8008b92:	4610      	mov	r0, r2
 8008b94:	f000 fc90 	bl	80094b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2201      	movs	r2, #1
 8008b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ba0:	2300      	movs	r3, #0
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}
	...

08008bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b085      	sub	sp, #20
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68da      	ldr	r2, [r3, #12]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f042 0201 	orr.w	r2, r2, #1
 8008bc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689a      	ldr	r2, [r3, #8]
 8008bca:	4b0c      	ldr	r3, [pc, #48]	; (8008bfc <HAL_TIM_Base_Start_IT+0x50>)
 8008bcc:	4013      	ands	r3, r2
 8008bce:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2b06      	cmp	r3, #6
 8008bd4:	d00b      	beq.n	8008bee <HAL_TIM_Base_Start_IT+0x42>
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bdc:	d007      	beq.n	8008bee <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	681a      	ldr	r2, [r3, #0]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f042 0201 	orr.w	r2, r2, #1
 8008bec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bee:	2300      	movs	r3, #0
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3714      	adds	r7, #20
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr
 8008bfc:	00010007 	.word	0x00010007

08008c00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b082      	sub	sp, #8
 8008c04:	af00      	add	r7, sp, #0
 8008c06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d101      	bne.n	8008c12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e01d      	b.n	8008c4e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d106      	bne.n	8008c2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f000 f815 	bl	8008c56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	2202      	movs	r2, #2
 8008c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681a      	ldr	r2, [r3, #0]
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	f000 fc3a 	bl	80094b8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	3708      	adds	r7, #8
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b083      	sub	sp, #12
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008c5e:	bf00      	nop
 8008c60:	370c      	adds	r7, #12
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr
	...

08008c6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	6839      	ldr	r1, [r7, #0]
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 ffb2 	bl	8009be8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	4a17      	ldr	r2, [pc, #92]	; (8008ce8 <HAL_TIM_PWM_Start+0x7c>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d004      	beq.n	8008c98 <HAL_TIM_PWM_Start+0x2c>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a16      	ldr	r2, [pc, #88]	; (8008cec <HAL_TIM_PWM_Start+0x80>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d101      	bne.n	8008c9c <HAL_TIM_PWM_Start+0x30>
 8008c98:	2301      	movs	r3, #1
 8008c9a:	e000      	b.n	8008c9e <HAL_TIM_PWM_Start+0x32>
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d007      	beq.n	8008cb2 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008cb0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	689a      	ldr	r2, [r3, #8]
 8008cb8:	4b0d      	ldr	r3, [pc, #52]	; (8008cf0 <HAL_TIM_PWM_Start+0x84>)
 8008cba:	4013      	ands	r3, r2
 8008cbc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2b06      	cmp	r3, #6
 8008cc2:	d00b      	beq.n	8008cdc <HAL_TIM_PWM_Start+0x70>
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cca:	d007      	beq.n	8008cdc <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f042 0201 	orr.w	r2, r2, #1
 8008cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3710      	adds	r7, #16
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}
 8008ce6:	bf00      	nop
 8008ce8:	40010000 	.word	0x40010000
 8008cec:	40010400 	.word	0x40010400
 8008cf0:	00010007 	.word	0x00010007

08008cf4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d101      	bne.n	8008d08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008d04:	2301      	movs	r3, #1
 8008d06:	e07b      	b.n	8008e00 <HAL_TIM_Encoder_Init+0x10c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d106      	bne.n	8008d22 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2200      	movs	r2, #0
 8008d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7fd f8c5 	bl	8005eac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2202      	movs	r2, #2
 8008d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	6899      	ldr	r1, [r3, #8]
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	4b34      	ldr	r3, [pc, #208]	; (8008e08 <HAL_TIM_Encoder_Init+0x114>)
 8008d36:	400b      	ands	r3, r1
 8008d38:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681a      	ldr	r2, [r3, #0]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	3304      	adds	r3, #4
 8008d42:	4619      	mov	r1, r3
 8008d44:	4610      	mov	r0, r2
 8008d46:	f000 fbb7 	bl	80094b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	689b      	ldr	r3, [r3, #8]
 8008d50:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	699b      	ldr	r3, [r3, #24]
 8008d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	6a1b      	ldr	r3, [r3, #32]
 8008d60:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	4313      	orrs	r3, r2
 8008d6a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008d6c:	693a      	ldr	r2, [r7, #16]
 8008d6e:	4b27      	ldr	r3, [pc, #156]	; (8008e0c <HAL_TIM_Encoder_Init+0x118>)
 8008d70:	4013      	ands	r3, r2
 8008d72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	689a      	ldr	r2, [r3, #8]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	699b      	ldr	r3, [r3, #24]
 8008d7c:	021b      	lsls	r3, r3, #8
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	693a      	ldr	r2, [r7, #16]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008d86:	693a      	ldr	r2, [r7, #16]
 8008d88:	4b21      	ldr	r3, [pc, #132]	; (8008e10 <HAL_TIM_Encoder_Init+0x11c>)
 8008d8a:	4013      	ands	r3, r2
 8008d8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008d8e:	693a      	ldr	r2, [r7, #16]
 8008d90:	4b20      	ldr	r3, [pc, #128]	; (8008e14 <HAL_TIM_Encoder_Init+0x120>)
 8008d92:	4013      	ands	r3, r2
 8008d94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	68da      	ldr	r2, [r3, #12]
 8008d9a:	683b      	ldr	r3, [r7, #0]
 8008d9c:	69db      	ldr	r3, [r3, #28]
 8008d9e:	021b      	lsls	r3, r3, #8
 8008da0:	4313      	orrs	r3, r2
 8008da2:	693a      	ldr	r2, [r7, #16]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	011a      	lsls	r2, r3, #4
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	6a1b      	ldr	r3, [r3, #32]
 8008db2:	031b      	lsls	r3, r3, #12
 8008db4:	4313      	orrs	r3, r2
 8008db6:	693a      	ldr	r2, [r7, #16]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008dc2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008dca:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	685a      	ldr	r2, [r3, #4]
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	695b      	ldr	r3, [r3, #20]
 8008dd4:	011b      	lsls	r3, r3, #4
 8008dd6:	4313      	orrs	r3, r2
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	697a      	ldr	r2, [r7, #20]
 8008de4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2201      	movs	r2, #1
 8008dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008dfe:	2300      	movs	r3, #0
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	3718      	adds	r7, #24
 8008e04:	46bd      	mov	sp, r7
 8008e06:	bd80      	pop	{r7, pc}
 8008e08:	fffebff8 	.word	0xfffebff8
 8008e0c:	fffffcfc 	.word	0xfffffcfc
 8008e10:	fffff3f3 	.word	0xfffff3f3
 8008e14:	ffff0f0f 	.word	0xffff0f0f

08008e18 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008e18:	b580      	push	{r7, lr}
 8008e1a:	b082      	sub	sp, #8
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d002      	beq.n	8008e2e <HAL_TIM_Encoder_Start+0x16>
 8008e28:	2b04      	cmp	r3, #4
 8008e2a:	d008      	beq.n	8008e3e <HAL_TIM_Encoder_Start+0x26>
 8008e2c:	e00f      	b.n	8008e4e <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2201      	movs	r2, #1
 8008e34:	2100      	movs	r1, #0
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fed6 	bl	8009be8 <TIM_CCxChannelCmd>
      break;
 8008e3c:	e016      	b.n	8008e6c <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2201      	movs	r2, #1
 8008e44:	2104      	movs	r1, #4
 8008e46:	4618      	mov	r0, r3
 8008e48:	f000 fece 	bl	8009be8 <TIM_CCxChannelCmd>
      break;
 8008e4c:	e00e      	b.n	8008e6c <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	2201      	movs	r2, #1
 8008e54:	2100      	movs	r1, #0
 8008e56:	4618      	mov	r0, r3
 8008e58:	f000 fec6 	bl	8009be8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2201      	movs	r2, #1
 8008e62:	2104      	movs	r1, #4
 8008e64:	4618      	mov	r0, r3
 8008e66:	f000 febf 	bl	8009be8 <TIM_CCxChannelCmd>
      break;
 8008e6a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681a      	ldr	r2, [r3, #0]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f042 0201 	orr.w	r2, r2, #1
 8008e7a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3708      	adds	r7, #8
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b082      	sub	sp, #8
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	f003 0302 	and.w	r3, r3, #2
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d122      	bne.n	8008ee2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	f003 0302 	and.w	r3, r3, #2
 8008ea6:	2b02      	cmp	r3, #2
 8008ea8:	d11b      	bne.n	8008ee2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f06f 0202 	mvn.w	r2, #2
 8008eb2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	699b      	ldr	r3, [r3, #24]
 8008ec0:	f003 0303 	and.w	r3, r3, #3
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d003      	beq.n	8008ed0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f000 fad7 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008ece:	e005      	b.n	8008edc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fac9 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ed6:	6878      	ldr	r0, [r7, #4]
 8008ed8:	f000 fada 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2200      	movs	r2, #0
 8008ee0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	691b      	ldr	r3, [r3, #16]
 8008ee8:	f003 0304 	and.w	r3, r3, #4
 8008eec:	2b04      	cmp	r3, #4
 8008eee:	d122      	bne.n	8008f36 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68db      	ldr	r3, [r3, #12]
 8008ef6:	f003 0304 	and.w	r3, r3, #4
 8008efa:	2b04      	cmp	r3, #4
 8008efc:	d11b      	bne.n	8008f36 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f06f 0204 	mvn.w	r2, #4
 8008f06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	699b      	ldr	r3, [r3, #24]
 8008f14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d003      	beq.n	8008f24 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 faad 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008f22:	e005      	b.n	8008f30 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fa9f 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 fab0 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	691b      	ldr	r3, [r3, #16]
 8008f3c:	f003 0308 	and.w	r3, r3, #8
 8008f40:	2b08      	cmp	r3, #8
 8008f42:	d122      	bne.n	8008f8a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	f003 0308 	and.w	r3, r3, #8
 8008f4e:	2b08      	cmp	r3, #8
 8008f50:	d11b      	bne.n	8008f8a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f06f 0208 	mvn.w	r2, #8
 8008f5a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2204      	movs	r2, #4
 8008f60:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	69db      	ldr	r3, [r3, #28]
 8008f68:	f003 0303 	and.w	r3, r3, #3
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d003      	beq.n	8008f78 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f70:	6878      	ldr	r0, [r7, #4]
 8008f72:	f000 fa83 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008f76:	e005      	b.n	8008f84 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f000 fa75 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 fa86 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	2200      	movs	r2, #0
 8008f88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	f003 0310 	and.w	r3, r3, #16
 8008f94:	2b10      	cmp	r3, #16
 8008f96:	d122      	bne.n	8008fde <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	f003 0310 	and.w	r3, r3, #16
 8008fa2:	2b10      	cmp	r3, #16
 8008fa4:	d11b      	bne.n	8008fde <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f06f 0210 	mvn.w	r2, #16
 8008fae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2208      	movs	r2, #8
 8008fb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	69db      	ldr	r3, [r3, #28]
 8008fbc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d003      	beq.n	8008fcc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 fa59 	bl	800947c <HAL_TIM_IC_CaptureCallback>
 8008fca:	e005      	b.n	8008fd8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 fa4b 	bl	8009468 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 fa5c 	bl	8009490 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	f003 0301 	and.w	r3, r3, #1
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d10e      	bne.n	800900a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	68db      	ldr	r3, [r3, #12]
 8008ff2:	f003 0301 	and.w	r3, r3, #1
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d107      	bne.n	800900a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f06f 0201 	mvn.w	r2, #1
 8009002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7f7 fe63 	bl	8000cd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	691b      	ldr	r3, [r3, #16]
 8009010:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009014:	2b80      	cmp	r3, #128	; 0x80
 8009016:	d10e      	bne.n	8009036 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009022:	2b80      	cmp	r3, #128	; 0x80
 8009024:	d107      	bne.n	8009036 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800902e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 fe97 	bl	8009d64 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	691b      	ldr	r3, [r3, #16]
 800903c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009044:	d10e      	bne.n	8009064 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	68db      	ldr	r3, [r3, #12]
 800904c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009050:	2b80      	cmp	r3, #128	; 0x80
 8009052:	d107      	bne.n	8009064 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800905c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 fe8a 	bl	8009d78 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800906e:	2b40      	cmp	r3, #64	; 0x40
 8009070:	d10e      	bne.n	8009090 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800907c:	2b40      	cmp	r3, #64	; 0x40
 800907e:	d107      	bne.n	8009090 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 fa0a 	bl	80094a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	691b      	ldr	r3, [r3, #16]
 8009096:	f003 0320 	and.w	r3, r3, #32
 800909a:	2b20      	cmp	r3, #32
 800909c:	d10e      	bne.n	80090bc <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	68db      	ldr	r3, [r3, #12]
 80090a4:	f003 0320 	and.w	r3, r3, #32
 80090a8:	2b20      	cmp	r3, #32
 80090aa:	d107      	bne.n	80090bc <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f06f 0220 	mvn.w	r2, #32
 80090b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80090b6:	6878      	ldr	r0, [r7, #4]
 80090b8:	f000 fe4a 	bl	8009d50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80090bc:	bf00      	nop
 80090be:	3708      	adds	r7, #8
 80090c0:	46bd      	mov	sp, r7
 80090c2:	bd80      	pop	{r7, pc}

080090c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b084      	sub	sp, #16
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	60f8      	str	r0, [r7, #12]
 80090cc:	60b9      	str	r1, [r7, #8]
 80090ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d101      	bne.n	80090de <HAL_TIM_PWM_ConfigChannel+0x1a>
 80090da:	2302      	movs	r3, #2
 80090dc:	e105      	b.n	80092ea <HAL_TIM_PWM_ConfigChannel+0x226>
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2202      	movs	r2, #2
 80090ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2b14      	cmp	r3, #20
 80090f2:	f200 80f0 	bhi.w	80092d6 <HAL_TIM_PWM_ConfigChannel+0x212>
 80090f6:	a201      	add	r2, pc, #4	; (adr r2, 80090fc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80090f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090fc:	08009151 	.word	0x08009151
 8009100:	080092d7 	.word	0x080092d7
 8009104:	080092d7 	.word	0x080092d7
 8009108:	080092d7 	.word	0x080092d7
 800910c:	08009191 	.word	0x08009191
 8009110:	080092d7 	.word	0x080092d7
 8009114:	080092d7 	.word	0x080092d7
 8009118:	080092d7 	.word	0x080092d7
 800911c:	080091d3 	.word	0x080091d3
 8009120:	080092d7 	.word	0x080092d7
 8009124:	080092d7 	.word	0x080092d7
 8009128:	080092d7 	.word	0x080092d7
 800912c:	08009213 	.word	0x08009213
 8009130:	080092d7 	.word	0x080092d7
 8009134:	080092d7 	.word	0x080092d7
 8009138:	080092d7 	.word	0x080092d7
 800913c:	08009255 	.word	0x08009255
 8009140:	080092d7 	.word	0x080092d7
 8009144:	080092d7 	.word	0x080092d7
 8009148:	080092d7 	.word	0x080092d7
 800914c:	08009295 	.word	0x08009295
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	68b9      	ldr	r1, [r7, #8]
 8009156:	4618      	mov	r0, r3
 8009158:	f000 fa4e 	bl	80095f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	699a      	ldr	r2, [r3, #24]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f042 0208 	orr.w	r2, r2, #8
 800916a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	699a      	ldr	r2, [r3, #24]
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	f022 0204 	bic.w	r2, r2, #4
 800917a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	6999      	ldr	r1, [r3, #24]
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	691a      	ldr	r2, [r3, #16]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	430a      	orrs	r2, r1
 800918c:	619a      	str	r2, [r3, #24]
      break;
 800918e:	e0a3      	b.n	80092d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68b9      	ldr	r1, [r7, #8]
 8009196:	4618      	mov	r0, r3
 8009198:	f000 faa0 	bl	80096dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699a      	ldr	r2, [r3, #24]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	699a      	ldr	r2, [r3, #24]
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	6999      	ldr	r1, [r3, #24]
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	021a      	lsls	r2, r3, #8
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	430a      	orrs	r2, r1
 80091ce:	619a      	str	r2, [r3, #24]
      break;
 80091d0:	e082      	b.n	80092d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68b9      	ldr	r1, [r7, #8]
 80091d8:	4618      	mov	r0, r3
 80091da:	f000 faf7 	bl	80097cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	69da      	ldr	r2, [r3, #28]
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f042 0208 	orr.w	r2, r2, #8
 80091ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	69da      	ldr	r2, [r3, #28]
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f022 0204 	bic.w	r2, r2, #4
 80091fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	69d9      	ldr	r1, [r3, #28]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	691a      	ldr	r2, [r3, #16]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	430a      	orrs	r2, r1
 800920e:	61da      	str	r2, [r3, #28]
      break;
 8009210:	e062      	b.n	80092d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	68b9      	ldr	r1, [r7, #8]
 8009218:	4618      	mov	r0, r3
 800921a:	f000 fb4d 	bl	80098b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	69da      	ldr	r2, [r3, #28]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800922c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	69da      	ldr	r2, [r3, #28]
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800923c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	69d9      	ldr	r1, [r3, #28]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	021a      	lsls	r2, r3, #8
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	430a      	orrs	r2, r1
 8009250:	61da      	str	r2, [r3, #28]
      break;
 8009252:	e041      	b.n	80092d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68b9      	ldr	r1, [r7, #8]
 800925a:	4618      	mov	r0, r3
 800925c:	f000 fb84 	bl	8009968 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f042 0208 	orr.w	r2, r2, #8
 800926e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 0204 	bic.w	r2, r2, #4
 800927e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	691a      	ldr	r2, [r3, #16]
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	430a      	orrs	r2, r1
 8009290:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009292:	e021      	b.n	80092d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	68b9      	ldr	r1, [r7, #8]
 800929a:	4618      	mov	r0, r3
 800929c:	f000 fbb6 	bl	8009a0c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	691b      	ldr	r3, [r3, #16]
 80092ca:	021a      	lsls	r2, r3, #8
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	430a      	orrs	r2, r1
 80092d2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092d4:	e000      	b.n	80092d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80092d6:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092e8:	2300      	movs	r3, #0
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}
 80092f2:	bf00      	nop

080092f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b084      	sub	sp, #16
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
 80092fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009304:	2b01      	cmp	r3, #1
 8009306:	d101      	bne.n	800930c <HAL_TIM_ConfigClockSource+0x18>
 8009308:	2302      	movs	r3, #2
 800930a:	e0a6      	b.n	800945a <HAL_TIM_ConfigClockSource+0x166>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2202      	movs	r2, #2
 8009318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	4b4f      	ldr	r3, [pc, #316]	; (8009464 <HAL_TIM_ConfigClockSource+0x170>)
 8009328:	4013      	ands	r3, r2
 800932a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009332:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	68fa      	ldr	r2, [r7, #12]
 800933a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	2b40      	cmp	r3, #64	; 0x40
 8009342:	d067      	beq.n	8009414 <HAL_TIM_ConfigClockSource+0x120>
 8009344:	2b40      	cmp	r3, #64	; 0x40
 8009346:	d80b      	bhi.n	8009360 <HAL_TIM_ConfigClockSource+0x6c>
 8009348:	2b10      	cmp	r3, #16
 800934a:	d073      	beq.n	8009434 <HAL_TIM_ConfigClockSource+0x140>
 800934c:	2b10      	cmp	r3, #16
 800934e:	d802      	bhi.n	8009356 <HAL_TIM_ConfigClockSource+0x62>
 8009350:	2b00      	cmp	r3, #0
 8009352:	d06f      	beq.n	8009434 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8009354:	e078      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009356:	2b20      	cmp	r3, #32
 8009358:	d06c      	beq.n	8009434 <HAL_TIM_ConfigClockSource+0x140>
 800935a:	2b30      	cmp	r3, #48	; 0x30
 800935c:	d06a      	beq.n	8009434 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800935e:	e073      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009360:	2b70      	cmp	r3, #112	; 0x70
 8009362:	d00d      	beq.n	8009380 <HAL_TIM_ConfigClockSource+0x8c>
 8009364:	2b70      	cmp	r3, #112	; 0x70
 8009366:	d804      	bhi.n	8009372 <HAL_TIM_ConfigClockSource+0x7e>
 8009368:	2b50      	cmp	r3, #80	; 0x50
 800936a:	d033      	beq.n	80093d4 <HAL_TIM_ConfigClockSource+0xe0>
 800936c:	2b60      	cmp	r3, #96	; 0x60
 800936e:	d041      	beq.n	80093f4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8009370:	e06a      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8009372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009376:	d066      	beq.n	8009446 <HAL_TIM_ConfigClockSource+0x152>
 8009378:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800937c:	d017      	beq.n	80093ae <HAL_TIM_ConfigClockSource+0xba>
      break;
 800937e:	e063      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6818      	ldr	r0, [r3, #0]
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	6899      	ldr	r1, [r3, #8]
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	f000 fc0a 	bl	8009ba8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80093a2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	68fa      	ldr	r2, [r7, #12]
 80093aa:	609a      	str	r2, [r3, #8]
      break;
 80093ac:	e04c      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6818      	ldr	r0, [r3, #0]
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	6899      	ldr	r1, [r3, #8]
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	685a      	ldr	r2, [r3, #4]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	68db      	ldr	r3, [r3, #12]
 80093be:	f000 fbf3 	bl	8009ba8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	689a      	ldr	r2, [r3, #8]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80093d0:	609a      	str	r2, [r3, #8]
      break;
 80093d2:	e039      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6818      	ldr	r0, [r3, #0]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	6859      	ldr	r1, [r3, #4]
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	68db      	ldr	r3, [r3, #12]
 80093e0:	461a      	mov	r2, r3
 80093e2:	f000 fb67 	bl	8009ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2150      	movs	r1, #80	; 0x50
 80093ec:	4618      	mov	r0, r3
 80093ee:	f000 fbc0 	bl	8009b72 <TIM_ITRx_SetConfig>
      break;
 80093f2:	e029      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6818      	ldr	r0, [r3, #0]
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	6859      	ldr	r1, [r3, #4]
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	461a      	mov	r2, r3
 8009402:	f000 fb86 	bl	8009b12 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	2160      	movs	r1, #96	; 0x60
 800940c:	4618      	mov	r0, r3
 800940e:	f000 fbb0 	bl	8009b72 <TIM_ITRx_SetConfig>
      break;
 8009412:	e019      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6818      	ldr	r0, [r3, #0]
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	6859      	ldr	r1, [r3, #4]
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	461a      	mov	r2, r3
 8009422:	f000 fb47 	bl	8009ab4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	2140      	movs	r1, #64	; 0x40
 800942c:	4618      	mov	r0, r3
 800942e:	f000 fba0 	bl	8009b72 <TIM_ITRx_SetConfig>
      break;
 8009432:	e009      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681a      	ldr	r2, [r3, #0]
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	4619      	mov	r1, r3
 800943e:	4610      	mov	r0, r2
 8009440:	f000 fb97 	bl	8009b72 <TIM_ITRx_SetConfig>
      break;
 8009444:	e000      	b.n	8009448 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8009446:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2200      	movs	r2, #0
 8009454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	3710      	adds	r7, #16
 800945e:	46bd      	mov	sp, r7
 8009460:	bd80      	pop	{r7, pc}
 8009462:	bf00      	nop
 8009464:	fffeff88 	.word	0xfffeff88

08009468 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009484:	bf00      	nop
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009498:	bf00      	nop
 800949a:	370c      	adds	r7, #12
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b6:	4770      	bx	lr

080094b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	4a40      	ldr	r2, [pc, #256]	; (80095cc <TIM_Base_SetConfig+0x114>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d013      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094d6:	d00f      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	4a3d      	ldr	r2, [pc, #244]	; (80095d0 <TIM_Base_SetConfig+0x118>)
 80094dc:	4293      	cmp	r3, r2
 80094de:	d00b      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	4a3c      	ldr	r2, [pc, #240]	; (80095d4 <TIM_Base_SetConfig+0x11c>)
 80094e4:	4293      	cmp	r3, r2
 80094e6:	d007      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	4a3b      	ldr	r2, [pc, #236]	; (80095d8 <TIM_Base_SetConfig+0x120>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d003      	beq.n	80094f8 <TIM_Base_SetConfig+0x40>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	4a3a      	ldr	r2, [pc, #232]	; (80095dc <TIM_Base_SetConfig+0x124>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d108      	bne.n	800950a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	68fa      	ldr	r2, [r7, #12]
 8009506:	4313      	orrs	r3, r2
 8009508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a2f      	ldr	r2, [pc, #188]	; (80095cc <TIM_Base_SetConfig+0x114>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d02b      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009518:	d027      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	4a2c      	ldr	r2, [pc, #176]	; (80095d0 <TIM_Base_SetConfig+0x118>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d023      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	4a2b      	ldr	r2, [pc, #172]	; (80095d4 <TIM_Base_SetConfig+0x11c>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d01f      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	4a2a      	ldr	r2, [pc, #168]	; (80095d8 <TIM_Base_SetConfig+0x120>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d01b      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	4a29      	ldr	r2, [pc, #164]	; (80095dc <TIM_Base_SetConfig+0x124>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d017      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4a28      	ldr	r2, [pc, #160]	; (80095e0 <TIM_Base_SetConfig+0x128>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d013      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	4a27      	ldr	r2, [pc, #156]	; (80095e4 <TIM_Base_SetConfig+0x12c>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d00f      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a26      	ldr	r2, [pc, #152]	; (80095e8 <TIM_Base_SetConfig+0x130>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d00b      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	4a25      	ldr	r2, [pc, #148]	; (80095ec <TIM_Base_SetConfig+0x134>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d007      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	4a24      	ldr	r2, [pc, #144]	; (80095f0 <TIM_Base_SetConfig+0x138>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d003      	beq.n	800956a <TIM_Base_SetConfig+0xb2>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	4a23      	ldr	r2, [pc, #140]	; (80095f4 <TIM_Base_SetConfig+0x13c>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d108      	bne.n	800957c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009570:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	68db      	ldr	r3, [r3, #12]
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	4313      	orrs	r3, r2
 800957a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	695b      	ldr	r3, [r3, #20]
 8009586:	4313      	orrs	r3, r2
 8009588:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	68fa      	ldr	r2, [r7, #12]
 800958e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	689a      	ldr	r2, [r3, #8]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	681a      	ldr	r2, [r3, #0]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	4a0a      	ldr	r2, [pc, #40]	; (80095cc <TIM_Base_SetConfig+0x114>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d003      	beq.n	80095b0 <TIM_Base_SetConfig+0xf8>
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a0c      	ldr	r2, [pc, #48]	; (80095dc <TIM_Base_SetConfig+0x124>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d103      	bne.n	80095b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	691a      	ldr	r2, [r3, #16]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	615a      	str	r2, [r3, #20]
}
 80095be:	bf00      	nop
 80095c0:	3714      	adds	r7, #20
 80095c2:	46bd      	mov	sp, r7
 80095c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c8:	4770      	bx	lr
 80095ca:	bf00      	nop
 80095cc:	40010000 	.word	0x40010000
 80095d0:	40000400 	.word	0x40000400
 80095d4:	40000800 	.word	0x40000800
 80095d8:	40000c00 	.word	0x40000c00
 80095dc:	40010400 	.word	0x40010400
 80095e0:	40014000 	.word	0x40014000
 80095e4:	40014400 	.word	0x40014400
 80095e8:	40014800 	.word	0x40014800
 80095ec:	40001800 	.word	0x40001800
 80095f0:	40001c00 	.word	0x40001c00
 80095f4:	40002000 	.word	0x40002000

080095f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b087      	sub	sp, #28
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6a1b      	ldr	r3, [r3, #32]
 8009606:	f023 0201 	bic.w	r2, r3, #1
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	6a1b      	ldr	r3, [r3, #32]
 8009612:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	685b      	ldr	r3, [r3, #4]
 8009618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	699b      	ldr	r3, [r3, #24]
 800961e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009620:	68fa      	ldr	r2, [r7, #12]
 8009622:	4b2b      	ldr	r3, [pc, #172]	; (80096d0 <TIM_OC1_SetConfig+0xd8>)
 8009624:	4013      	ands	r3, r2
 8009626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	f023 0303 	bic.w	r3, r3, #3
 800962e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009630:	683b      	ldr	r3, [r7, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	68fa      	ldr	r2, [r7, #12]
 8009636:	4313      	orrs	r3, r2
 8009638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	f023 0302 	bic.w	r3, r3, #2
 8009640:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	697a      	ldr	r2, [r7, #20]
 8009648:	4313      	orrs	r3, r2
 800964a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a21      	ldr	r2, [pc, #132]	; (80096d4 <TIM_OC1_SetConfig+0xdc>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d003      	beq.n	800965c <TIM_OC1_SetConfig+0x64>
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	4a20      	ldr	r2, [pc, #128]	; (80096d8 <TIM_OC1_SetConfig+0xe0>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d10c      	bne.n	8009676 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	f023 0308 	bic.w	r3, r3, #8
 8009662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	68db      	ldr	r3, [r3, #12]
 8009668:	697a      	ldr	r2, [r7, #20]
 800966a:	4313      	orrs	r3, r2
 800966c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	f023 0304 	bic.w	r3, r3, #4
 8009674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	4a16      	ldr	r2, [pc, #88]	; (80096d4 <TIM_OC1_SetConfig+0xdc>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d003      	beq.n	8009686 <TIM_OC1_SetConfig+0x8e>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	4a15      	ldr	r2, [pc, #84]	; (80096d8 <TIM_OC1_SetConfig+0xe0>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d111      	bne.n	80096aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800968c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009694:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	695b      	ldr	r3, [r3, #20]
 800969a:	693a      	ldr	r2, [r7, #16]
 800969c:	4313      	orrs	r3, r2
 800969e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	699b      	ldr	r3, [r3, #24]
 80096a4:	693a      	ldr	r2, [r7, #16]
 80096a6:	4313      	orrs	r3, r2
 80096a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	693a      	ldr	r2, [r7, #16]
 80096ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	68fa      	ldr	r2, [r7, #12]
 80096b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685a      	ldr	r2, [r3, #4]
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	697a      	ldr	r2, [r7, #20]
 80096c2:	621a      	str	r2, [r3, #32]
}
 80096c4:	bf00      	nop
 80096c6:	371c      	adds	r7, #28
 80096c8:	46bd      	mov	sp, r7
 80096ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ce:	4770      	bx	lr
 80096d0:	fffeff8f 	.word	0xfffeff8f
 80096d4:	40010000 	.word	0x40010000
 80096d8:	40010400 	.word	0x40010400

080096dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80096dc:	b480      	push	{r7}
 80096de:	b087      	sub	sp, #28
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a1b      	ldr	r3, [r3, #32]
 80096ea:	f023 0210 	bic.w	r2, r3, #16
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6a1b      	ldr	r3, [r3, #32]
 80096f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	685b      	ldr	r3, [r3, #4]
 80096fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	699b      	ldr	r3, [r3, #24]
 8009702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009704:	68fa      	ldr	r2, [r7, #12]
 8009706:	4b2e      	ldr	r3, [pc, #184]	; (80097c0 <TIM_OC2_SetConfig+0xe4>)
 8009708:	4013      	ands	r3, r2
 800970a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009712:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009714:	683b      	ldr	r3, [r7, #0]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	021b      	lsls	r3, r3, #8
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	4313      	orrs	r3, r2
 800971e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	f023 0320 	bic.w	r3, r3, #32
 8009726:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	011b      	lsls	r3, r3, #4
 800972e:	697a      	ldr	r2, [r7, #20]
 8009730:	4313      	orrs	r3, r2
 8009732:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	4a23      	ldr	r2, [pc, #140]	; (80097c4 <TIM_OC2_SetConfig+0xe8>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d003      	beq.n	8009744 <TIM_OC2_SetConfig+0x68>
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	4a22      	ldr	r2, [pc, #136]	; (80097c8 <TIM_OC2_SetConfig+0xec>)
 8009740:	4293      	cmp	r3, r2
 8009742:	d10d      	bne.n	8009760 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800974a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	68db      	ldr	r3, [r3, #12]
 8009750:	011b      	lsls	r3, r3, #4
 8009752:	697a      	ldr	r2, [r7, #20]
 8009754:	4313      	orrs	r3, r2
 8009756:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800975e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	4a18      	ldr	r2, [pc, #96]	; (80097c4 <TIM_OC2_SetConfig+0xe8>)
 8009764:	4293      	cmp	r3, r2
 8009766:	d003      	beq.n	8009770 <TIM_OC2_SetConfig+0x94>
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	4a17      	ldr	r2, [pc, #92]	; (80097c8 <TIM_OC2_SetConfig+0xec>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d113      	bne.n	8009798 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009770:	693b      	ldr	r3, [r7, #16]
 8009772:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009776:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009778:	693b      	ldr	r3, [r7, #16]
 800977a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800977e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	695b      	ldr	r3, [r3, #20]
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	693a      	ldr	r2, [r7, #16]
 8009788:	4313      	orrs	r3, r2
 800978a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	699b      	ldr	r3, [r3, #24]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	693a      	ldr	r2, [r7, #16]
 8009794:	4313      	orrs	r3, r2
 8009796:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	68fa      	ldr	r2, [r7, #12]
 80097a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	685a      	ldr	r2, [r3, #4]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	621a      	str	r2, [r3, #32]
}
 80097b2:	bf00      	nop
 80097b4:	371c      	adds	r7, #28
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	feff8fff 	.word	0xfeff8fff
 80097c4:	40010000 	.word	0x40010000
 80097c8:	40010400 	.word	0x40010400

080097cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b087      	sub	sp, #28
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
 80097d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a1b      	ldr	r3, [r3, #32]
 80097da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6a1b      	ldr	r3, [r3, #32]
 80097e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	685b      	ldr	r3, [r3, #4]
 80097ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	69db      	ldr	r3, [r3, #28]
 80097f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	4b2d      	ldr	r3, [pc, #180]	; (80098ac <TIM_OC3_SetConfig+0xe0>)
 80097f8:	4013      	ands	r3, r2
 80097fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f023 0303 	bic.w	r3, r3, #3
 8009802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	68fa      	ldr	r2, [r7, #12]
 800980a:	4313      	orrs	r3, r2
 800980c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800980e:	697b      	ldr	r3, [r7, #20]
 8009810:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	689b      	ldr	r3, [r3, #8]
 800981a:	021b      	lsls	r3, r3, #8
 800981c:	697a      	ldr	r2, [r7, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	4a22      	ldr	r2, [pc, #136]	; (80098b0 <TIM_OC3_SetConfig+0xe4>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d003      	beq.n	8009832 <TIM_OC3_SetConfig+0x66>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	4a21      	ldr	r2, [pc, #132]	; (80098b4 <TIM_OC3_SetConfig+0xe8>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d10d      	bne.n	800984e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009838:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	68db      	ldr	r3, [r3, #12]
 800983e:	021b      	lsls	r3, r3, #8
 8009840:	697a      	ldr	r2, [r7, #20]
 8009842:	4313      	orrs	r3, r2
 8009844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800984c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	4a17      	ldr	r2, [pc, #92]	; (80098b0 <TIM_OC3_SetConfig+0xe4>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d003      	beq.n	800985e <TIM_OC3_SetConfig+0x92>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a16      	ldr	r2, [pc, #88]	; (80098b4 <TIM_OC3_SetConfig+0xe8>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d113      	bne.n	8009886 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009864:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009866:	693b      	ldr	r3, [r7, #16]
 8009868:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800986c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	011b      	lsls	r3, r3, #4
 8009874:	693a      	ldr	r2, [r7, #16]
 8009876:	4313      	orrs	r3, r2
 8009878:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	699b      	ldr	r3, [r3, #24]
 800987e:	011b      	lsls	r3, r3, #4
 8009880:	693a      	ldr	r2, [r7, #16]
 8009882:	4313      	orrs	r3, r2
 8009884:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	693a      	ldr	r2, [r7, #16]
 800988a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	685a      	ldr	r2, [r3, #4]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	697a      	ldr	r2, [r7, #20]
 800989e:	621a      	str	r2, [r3, #32]
}
 80098a0:	bf00      	nop
 80098a2:	371c      	adds	r7, #28
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr
 80098ac:	fffeff8f 	.word	0xfffeff8f
 80098b0:	40010000 	.word	0x40010000
 80098b4:	40010400 	.word	0x40010400

080098b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b087      	sub	sp, #28
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6a1b      	ldr	r3, [r3, #32]
 80098c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6a1b      	ldr	r3, [r3, #32]
 80098d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	69db      	ldr	r3, [r3, #28]
 80098de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098e0:	68fa      	ldr	r2, [r7, #12]
 80098e2:	4b1e      	ldr	r3, [pc, #120]	; (800995c <TIM_OC4_SetConfig+0xa4>)
 80098e4:	4013      	ands	r3, r2
 80098e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	021b      	lsls	r3, r3, #8
 80098f6:	68fa      	ldr	r2, [r7, #12]
 80098f8:	4313      	orrs	r3, r2
 80098fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009902:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	689b      	ldr	r3, [r3, #8]
 8009908:	031b      	lsls	r3, r3, #12
 800990a:	693a      	ldr	r2, [r7, #16]
 800990c:	4313      	orrs	r3, r2
 800990e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a13      	ldr	r2, [pc, #76]	; (8009960 <TIM_OC4_SetConfig+0xa8>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d003      	beq.n	8009920 <TIM_OC4_SetConfig+0x68>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a12      	ldr	r2, [pc, #72]	; (8009964 <TIM_OC4_SetConfig+0xac>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d109      	bne.n	8009934 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009926:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	695b      	ldr	r3, [r3, #20]
 800992c:	019b      	lsls	r3, r3, #6
 800992e:	697a      	ldr	r2, [r7, #20]
 8009930:	4313      	orrs	r3, r2
 8009932:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	697a      	ldr	r2, [r7, #20]
 8009938:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	68fa      	ldr	r2, [r7, #12]
 800993e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	685a      	ldr	r2, [r3, #4]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	693a      	ldr	r2, [r7, #16]
 800994c:	621a      	str	r2, [r3, #32]
}
 800994e:	bf00      	nop
 8009950:	371c      	adds	r7, #28
 8009952:	46bd      	mov	sp, r7
 8009954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009958:	4770      	bx	lr
 800995a:	bf00      	nop
 800995c:	feff8fff 	.word	0xfeff8fff
 8009960:	40010000 	.word	0x40010000
 8009964:	40010400 	.word	0x40010400

08009968 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009968:	b480      	push	{r7}
 800996a:	b087      	sub	sp, #28
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6a1b      	ldr	r3, [r3, #32]
 8009976:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a1b      	ldr	r3, [r3, #32]
 8009982:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800998e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	4b1b      	ldr	r3, [pc, #108]	; (8009a00 <TIM_OC5_SetConfig+0x98>)
 8009994:	4013      	ands	r3, r2
 8009996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009998:	683b      	ldr	r3, [r7, #0]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	68fa      	ldr	r2, [r7, #12]
 800999e:	4313      	orrs	r3, r2
 80099a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80099a8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	689b      	ldr	r3, [r3, #8]
 80099ae:	041b      	lsls	r3, r3, #16
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	4a12      	ldr	r2, [pc, #72]	; (8009a04 <TIM_OC5_SetConfig+0x9c>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d003      	beq.n	80099c6 <TIM_OC5_SetConfig+0x5e>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	4a11      	ldr	r2, [pc, #68]	; (8009a08 <TIM_OC5_SetConfig+0xa0>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d109      	bne.n	80099da <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	021b      	lsls	r3, r3, #8
 80099d4:	697a      	ldr	r2, [r7, #20]
 80099d6:	4313      	orrs	r3, r2
 80099d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	697a      	ldr	r2, [r7, #20]
 80099de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	68fa      	ldr	r2, [r7, #12]
 80099e4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	685a      	ldr	r2, [r3, #4]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	693a      	ldr	r2, [r7, #16]
 80099f2:	621a      	str	r2, [r3, #32]
}
 80099f4:	bf00      	nop
 80099f6:	371c      	adds	r7, #28
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr
 8009a00:	fffeff8f 	.word	0xfffeff8f
 8009a04:	40010000 	.word	0x40010000
 8009a08:	40010400 	.word	0x40010400

08009a0c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b087      	sub	sp, #28
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6a1b      	ldr	r3, [r3, #32]
 8009a1a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a1b      	ldr	r3, [r3, #32]
 8009a26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a34:	68fa      	ldr	r2, [r7, #12]
 8009a36:	4b1c      	ldr	r3, [pc, #112]	; (8009aa8 <TIM_OC6_SetConfig+0x9c>)
 8009a38:	4013      	ands	r3, r2
 8009a3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	021b      	lsls	r3, r3, #8
 8009a42:	68fa      	ldr	r2, [r7, #12]
 8009a44:	4313      	orrs	r3, r2
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a48:	693b      	ldr	r3, [r7, #16]
 8009a4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	051b      	lsls	r3, r3, #20
 8009a56:	693a      	ldr	r2, [r7, #16]
 8009a58:	4313      	orrs	r3, r2
 8009a5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	4a13      	ldr	r2, [pc, #76]	; (8009aac <TIM_OC6_SetConfig+0xa0>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d003      	beq.n	8009a6c <TIM_OC6_SetConfig+0x60>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	4a12      	ldr	r2, [pc, #72]	; (8009ab0 <TIM_OC6_SetConfig+0xa4>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d109      	bne.n	8009a80 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a6c:	697b      	ldr	r3, [r7, #20]
 8009a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a72:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a74:	683b      	ldr	r3, [r7, #0]
 8009a76:	695b      	ldr	r3, [r3, #20]
 8009a78:	029b      	lsls	r3, r3, #10
 8009a7a:	697a      	ldr	r2, [r7, #20]
 8009a7c:	4313      	orrs	r3, r2
 8009a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	697a      	ldr	r2, [r7, #20]
 8009a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	685a      	ldr	r2, [r3, #4]
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	621a      	str	r2, [r3, #32]
}
 8009a9a:	bf00      	nop
 8009a9c:	371c      	adds	r7, #28
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa4:	4770      	bx	lr
 8009aa6:	bf00      	nop
 8009aa8:	feff8fff 	.word	0xfeff8fff
 8009aac:	40010000 	.word	0x40010000
 8009ab0:	40010400 	.word	0x40010400

08009ab4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b087      	sub	sp, #28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	60b9      	str	r1, [r7, #8]
 8009abe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6a1b      	ldr	r3, [r3, #32]
 8009ac4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	6a1b      	ldr	r3, [r3, #32]
 8009aca:	f023 0201 	bic.w	r2, r3, #1
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	699b      	ldr	r3, [r3, #24]
 8009ad6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ade:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	011b      	lsls	r3, r3, #4
 8009ae4:	693a      	ldr	r2, [r7, #16]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	f023 030a 	bic.w	r3, r3, #10
 8009af0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009af2:	697a      	ldr	r2, [r7, #20]
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	693a      	ldr	r2, [r7, #16]
 8009afe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	697a      	ldr	r2, [r7, #20]
 8009b04:	621a      	str	r2, [r3, #32]
}
 8009b06:	bf00      	nop
 8009b08:	371c      	adds	r7, #28
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr

08009b12 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b12:	b480      	push	{r7}
 8009b14:	b087      	sub	sp, #28
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	60f8      	str	r0, [r7, #12]
 8009b1a:	60b9      	str	r1, [r7, #8]
 8009b1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	f023 0210 	bic.w	r2, r3, #16
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	699b      	ldr	r3, [r3, #24]
 8009b2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	6a1b      	ldr	r3, [r3, #32]
 8009b34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	031b      	lsls	r3, r3, #12
 8009b42:	697a      	ldr	r2, [r7, #20]
 8009b44:	4313      	orrs	r3, r2
 8009b46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	011b      	lsls	r3, r3, #4
 8009b54:	693a      	ldr	r2, [r7, #16]
 8009b56:	4313      	orrs	r3, r2
 8009b58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	697a      	ldr	r2, [r7, #20]
 8009b5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	693a      	ldr	r2, [r7, #16]
 8009b64:	621a      	str	r2, [r3, #32]
}
 8009b66:	bf00      	nop
 8009b68:	371c      	adds	r7, #28
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b70:	4770      	bx	lr

08009b72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b72:	b480      	push	{r7}
 8009b74:	b085      	sub	sp, #20
 8009b76:	af00      	add	r7, sp, #0
 8009b78:	6078      	str	r0, [r7, #4]
 8009b7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b8a:	683a      	ldr	r2, [r7, #0]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	f043 0307 	orr.w	r3, r3, #7
 8009b94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	609a      	str	r2, [r3, #8]
}
 8009b9c:	bf00      	nop
 8009b9e:	3714      	adds	r7, #20
 8009ba0:	46bd      	mov	sp, r7
 8009ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba6:	4770      	bx	lr

08009ba8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b087      	sub	sp, #28
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	607a      	str	r2, [r7, #4]
 8009bb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009bc2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	021a      	lsls	r2, r3, #8
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	431a      	orrs	r2, r3
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	697a      	ldr	r2, [r7, #20]
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	697a      	ldr	r2, [r7, #20]
 8009bda:	609a      	str	r2, [r3, #8]
}
 8009bdc:	bf00      	nop
 8009bde:	371c      	adds	r7, #28
 8009be0:	46bd      	mov	sp, r7
 8009be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be6:	4770      	bx	lr

08009be8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009be8:	b480      	push	{r7}
 8009bea:	b087      	sub	sp, #28
 8009bec:	af00      	add	r7, sp, #0
 8009bee:	60f8      	str	r0, [r7, #12]
 8009bf0:	60b9      	str	r1, [r7, #8]
 8009bf2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009bf4:	68bb      	ldr	r3, [r7, #8]
 8009bf6:	f003 031f 	and.w	r3, r3, #31
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8009c00:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	6a1a      	ldr	r2, [r3, #32]
 8009c06:	697b      	ldr	r3, [r7, #20]
 8009c08:	43db      	mvns	r3, r3
 8009c0a:	401a      	ands	r2, r3
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	6a1a      	ldr	r2, [r3, #32]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	f003 031f 	and.w	r3, r3, #31
 8009c1a:	6879      	ldr	r1, [r7, #4]
 8009c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8009c20:	431a      	orrs	r2, r3
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	621a      	str	r2, [r3, #32]
}
 8009c26:	bf00      	nop
 8009c28:	371c      	adds	r7, #28
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c30:	4770      	bx	lr
	...

08009c34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b085      	sub	sp, #20
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d101      	bne.n	8009c4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009c48:	2302      	movs	r3, #2
 8009c4a:	e06d      	b.n	8009d28 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	2201      	movs	r2, #1
 8009c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2202      	movs	r2, #2
 8009c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	685b      	ldr	r3, [r3, #4]
 8009c62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	689b      	ldr	r3, [r3, #8]
 8009c6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a30      	ldr	r2, [pc, #192]	; (8009d34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d004      	beq.n	8009c80 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a2f      	ldr	r2, [pc, #188]	; (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d108      	bne.n	8009c92 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009c86:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c88:	683b      	ldr	r3, [r7, #0]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c98:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	68fa      	ldr	r2, [r7, #12]
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	68fa      	ldr	r2, [r7, #12]
 8009caa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	4a20      	ldr	r2, [pc, #128]	; (8009d34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009cb2:	4293      	cmp	r3, r2
 8009cb4:	d022      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cbe:	d01d      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	4a1d      	ldr	r2, [pc, #116]	; (8009d3c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d018      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a1c      	ldr	r2, [pc, #112]	; (8009d40 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d013      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a1a      	ldr	r2, [pc, #104]	; (8009d44 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	d00e      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a15      	ldr	r2, [pc, #84]	; (8009d38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009ce4:	4293      	cmp	r3, r2
 8009ce6:	d009      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	4a16      	ldr	r2, [pc, #88]	; (8009d48 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d004      	beq.n	8009cfc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	4a15      	ldr	r2, [pc, #84]	; (8009d4c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d10c      	bne.n	8009d16 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009cfc:	68bb      	ldr	r3, [r7, #8]
 8009cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d02:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	689b      	ldr	r3, [r3, #8]
 8009d08:	68ba      	ldr	r2, [r7, #8]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	68ba      	ldr	r2, [r7, #8]
 8009d14:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2201      	movs	r2, #1
 8009d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009d26:	2300      	movs	r3, #0
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3714      	adds	r7, #20
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr
 8009d34:	40010000 	.word	0x40010000
 8009d38:	40010400 	.word	0x40010400
 8009d3c:	40000400 	.word	0x40000400
 8009d40:	40000800 	.word	0x40000800
 8009d44:	40000c00 	.word	0x40000c00
 8009d48:	40014000 	.word	0x40014000
 8009d4c:	40001800 	.word	0x40001800

08009d50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009d50:	b480      	push	{r7}
 8009d52:	b083      	sub	sp, #12
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009d58:	bf00      	nop
 8009d5a:	370c      	adds	r7, #12
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	4770      	bx	lr

08009d64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009d64:	b480      	push	{r7}
 8009d66:	b083      	sub	sp, #12
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009d6c:	bf00      	nop
 8009d6e:	370c      	adds	r7, #12
 8009d70:	46bd      	mov	sp, r7
 8009d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d76:	4770      	bx	lr

08009d78 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b083      	sub	sp, #12
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009d80:	bf00      	nop
 8009d82:	370c      	adds	r7, #12
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr

08009d8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b082      	sub	sp, #8
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d101      	bne.n	8009d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	e040      	b.n	8009e20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d106      	bne.n	8009db4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2200      	movs	r2, #0
 8009daa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009dae:	6878      	ldr	r0, [r7, #4]
 8009db0:	f7fc fa20 	bl	80061f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2224      	movs	r2, #36	; 0x24
 8009db8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	681a      	ldr	r2, [r3, #0]
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f022 0201 	bic.w	r2, r2, #1
 8009dc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009dca:	6878      	ldr	r0, [r7, #4]
 8009dcc:	f000 f8be 	bl	8009f4c <UART_SetConfig>
 8009dd0:	4603      	mov	r3, r0
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d101      	bne.n	8009dda <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e022      	b.n	8009e20 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d002      	beq.n	8009de8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009de2:	6878      	ldr	r0, [r7, #4]
 8009de4:	f000 fb5c 	bl	800a4a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	685a      	ldr	r2, [r3, #4]
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009df6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	689a      	ldr	r2, [r3, #8]
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	681a      	ldr	r2, [r3, #0]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f042 0201 	orr.w	r2, r2, #1
 8009e16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f000 fbe3 	bl	800a5e4 <UART_CheckIdleState>
 8009e1e:	4603      	mov	r3, r0
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3708      	adds	r7, #8
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b08a      	sub	sp, #40	; 0x28
 8009e2c:	af02      	add	r7, sp, #8
 8009e2e:	60f8      	str	r0, [r7, #12]
 8009e30:	60b9      	str	r1, [r7, #8]
 8009e32:	603b      	str	r3, [r7, #0]
 8009e34:	4613      	mov	r3, r2
 8009e36:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e3c:	2b20      	cmp	r3, #32
 8009e3e:	d17f      	bne.n	8009f40 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d002      	beq.n	8009e4c <HAL_UART_Transmit+0x24>
 8009e46:	88fb      	ldrh	r3, [r7, #6]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d101      	bne.n	8009e50 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	e078      	b.n	8009f42 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d101      	bne.n	8009e5e <HAL_UART_Transmit+0x36>
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	e071      	b.n	8009f42 <HAL_UART_Transmit+0x11a>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2201      	movs	r2, #1
 8009e62:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2200      	movs	r2, #0
 8009e6a:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	2221      	movs	r2, #33	; 0x21
 8009e70:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009e72:	f7fc fbd3 	bl	800661c <HAL_GetTick>
 8009e76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	88fa      	ldrh	r2, [r7, #6]
 8009e7c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	88fa      	ldrh	r2, [r7, #6]
 8009e84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	689b      	ldr	r3, [r3, #8]
 8009e8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e90:	d108      	bne.n	8009ea4 <HAL_UART_Transmit+0x7c>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	691b      	ldr	r3, [r3, #16]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d104      	bne.n	8009ea4 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	61bb      	str	r3, [r7, #24]
 8009ea2:	e003      	b.n	8009eac <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8009eb4:	e02c      	b.n	8009f10 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009eb6:	683b      	ldr	r3, [r7, #0]
 8009eb8:	9300      	str	r3, [sp, #0]
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	2180      	movs	r1, #128	; 0x80
 8009ec0:	68f8      	ldr	r0, [r7, #12]
 8009ec2:	f000 fbd4 	bl	800a66e <UART_WaitOnFlagUntilTimeout>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8009ecc:	2303      	movs	r3, #3
 8009ece:	e038      	b.n	8009f42 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d10b      	bne.n	8009eee <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	881b      	ldrh	r3, [r3, #0]
 8009eda:	461a      	mov	r2, r3
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ee4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009ee6:	69bb      	ldr	r3, [r7, #24]
 8009ee8:	3302      	adds	r3, #2
 8009eea:	61bb      	str	r3, [r7, #24]
 8009eec:	e007      	b.n	8009efe <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009eee:	69fb      	ldr	r3, [r7, #28]
 8009ef0:	781a      	ldrb	r2, [r3, #0]
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009ef8:	69fb      	ldr	r3, [r7, #28]
 8009efa:	3301      	adds	r3, #1
 8009efc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	3b01      	subs	r3, #1
 8009f08:	b29a      	uxth	r2, r3
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009f16:	b29b      	uxth	r3, r3
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d1cc      	bne.n	8009eb6 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	9300      	str	r3, [sp, #0]
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	2200      	movs	r2, #0
 8009f24:	2140      	movs	r1, #64	; 0x40
 8009f26:	68f8      	ldr	r0, [r7, #12]
 8009f28:	f000 fba1 	bl	800a66e <UART_WaitOnFlagUntilTimeout>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d001      	beq.n	8009f36 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009f32:	2303      	movs	r3, #3
 8009f34:	e005      	b.n	8009f42 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	2220      	movs	r2, #32
 8009f3a:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	e000      	b.n	8009f42 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8009f40:	2302      	movs	r3, #2
  }
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3720      	adds	r7, #32
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
	...

08009f4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009f4c:	b580      	push	{r7, lr}
 8009f4e:	b088      	sub	sp, #32
 8009f50:	af00      	add	r7, sp, #0
 8009f52:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009f54:	2300      	movs	r3, #0
 8009f56:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	689a      	ldr	r2, [r3, #8]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	431a      	orrs	r2, r3
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	431a      	orrs	r2, r3
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	69db      	ldr	r3, [r3, #28]
 8009f70:	4313      	orrs	r3, r2
 8009f72:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	4bb1      	ldr	r3, [pc, #708]	; (800a240 <UART_SetConfig+0x2f4>)
 8009f7c:	4013      	ands	r3, r2
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	6812      	ldr	r2, [r2, #0]
 8009f82:	6939      	ldr	r1, [r7, #16]
 8009f84:	430b      	orrs	r3, r1
 8009f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	68da      	ldr	r2, [r3, #12]
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	430a      	orrs	r2, r1
 8009f9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	699b      	ldr	r3, [r3, #24]
 8009fa2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6a1b      	ldr	r3, [r3, #32]
 8009fa8:	693a      	ldr	r2, [r7, #16]
 8009faa:	4313      	orrs	r3, r2
 8009fac:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	689b      	ldr	r3, [r3, #8]
 8009fb4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	693a      	ldr	r2, [r7, #16]
 8009fbe:	430a      	orrs	r2, r1
 8009fc0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	4a9f      	ldr	r2, [pc, #636]	; (800a244 <UART_SetConfig+0x2f8>)
 8009fc8:	4293      	cmp	r3, r2
 8009fca:	d121      	bne.n	800a010 <UART_SetConfig+0xc4>
 8009fcc:	4b9e      	ldr	r3, [pc, #632]	; (800a248 <UART_SetConfig+0x2fc>)
 8009fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fd2:	f003 0303 	and.w	r3, r3, #3
 8009fd6:	2b03      	cmp	r3, #3
 8009fd8:	d816      	bhi.n	800a008 <UART_SetConfig+0xbc>
 8009fda:	a201      	add	r2, pc, #4	; (adr r2, 8009fe0 <UART_SetConfig+0x94>)
 8009fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe0:	08009ff1 	.word	0x08009ff1
 8009fe4:	08009ffd 	.word	0x08009ffd
 8009fe8:	08009ff7 	.word	0x08009ff7
 8009fec:	0800a003 	.word	0x0800a003
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	77fb      	strb	r3, [r7, #31]
 8009ff4:	e151      	b.n	800a29a <UART_SetConfig+0x34e>
 8009ff6:	2302      	movs	r3, #2
 8009ff8:	77fb      	strb	r3, [r7, #31]
 8009ffa:	e14e      	b.n	800a29a <UART_SetConfig+0x34e>
 8009ffc:	2304      	movs	r3, #4
 8009ffe:	77fb      	strb	r3, [r7, #31]
 800a000:	e14b      	b.n	800a29a <UART_SetConfig+0x34e>
 800a002:	2308      	movs	r3, #8
 800a004:	77fb      	strb	r3, [r7, #31]
 800a006:	e148      	b.n	800a29a <UART_SetConfig+0x34e>
 800a008:	2310      	movs	r3, #16
 800a00a:	77fb      	strb	r3, [r7, #31]
 800a00c:	bf00      	nop
 800a00e:	e144      	b.n	800a29a <UART_SetConfig+0x34e>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a8d      	ldr	r2, [pc, #564]	; (800a24c <UART_SetConfig+0x300>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d134      	bne.n	800a084 <UART_SetConfig+0x138>
 800a01a:	4b8b      	ldr	r3, [pc, #556]	; (800a248 <UART_SetConfig+0x2fc>)
 800a01c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a020:	f003 030c 	and.w	r3, r3, #12
 800a024:	2b0c      	cmp	r3, #12
 800a026:	d829      	bhi.n	800a07c <UART_SetConfig+0x130>
 800a028:	a201      	add	r2, pc, #4	; (adr r2, 800a030 <UART_SetConfig+0xe4>)
 800a02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a02e:	bf00      	nop
 800a030:	0800a065 	.word	0x0800a065
 800a034:	0800a07d 	.word	0x0800a07d
 800a038:	0800a07d 	.word	0x0800a07d
 800a03c:	0800a07d 	.word	0x0800a07d
 800a040:	0800a071 	.word	0x0800a071
 800a044:	0800a07d 	.word	0x0800a07d
 800a048:	0800a07d 	.word	0x0800a07d
 800a04c:	0800a07d 	.word	0x0800a07d
 800a050:	0800a06b 	.word	0x0800a06b
 800a054:	0800a07d 	.word	0x0800a07d
 800a058:	0800a07d 	.word	0x0800a07d
 800a05c:	0800a07d 	.word	0x0800a07d
 800a060:	0800a077 	.word	0x0800a077
 800a064:	2300      	movs	r3, #0
 800a066:	77fb      	strb	r3, [r7, #31]
 800a068:	e117      	b.n	800a29a <UART_SetConfig+0x34e>
 800a06a:	2302      	movs	r3, #2
 800a06c:	77fb      	strb	r3, [r7, #31]
 800a06e:	e114      	b.n	800a29a <UART_SetConfig+0x34e>
 800a070:	2304      	movs	r3, #4
 800a072:	77fb      	strb	r3, [r7, #31]
 800a074:	e111      	b.n	800a29a <UART_SetConfig+0x34e>
 800a076:	2308      	movs	r3, #8
 800a078:	77fb      	strb	r3, [r7, #31]
 800a07a:	e10e      	b.n	800a29a <UART_SetConfig+0x34e>
 800a07c:	2310      	movs	r3, #16
 800a07e:	77fb      	strb	r3, [r7, #31]
 800a080:	bf00      	nop
 800a082:	e10a      	b.n	800a29a <UART_SetConfig+0x34e>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a71      	ldr	r2, [pc, #452]	; (800a250 <UART_SetConfig+0x304>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d120      	bne.n	800a0d0 <UART_SetConfig+0x184>
 800a08e:	4b6e      	ldr	r3, [pc, #440]	; (800a248 <UART_SetConfig+0x2fc>)
 800a090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a094:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a098:	2b10      	cmp	r3, #16
 800a09a:	d00f      	beq.n	800a0bc <UART_SetConfig+0x170>
 800a09c:	2b10      	cmp	r3, #16
 800a09e:	d802      	bhi.n	800a0a6 <UART_SetConfig+0x15a>
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d005      	beq.n	800a0b0 <UART_SetConfig+0x164>
 800a0a4:	e010      	b.n	800a0c8 <UART_SetConfig+0x17c>
 800a0a6:	2b20      	cmp	r3, #32
 800a0a8:	d005      	beq.n	800a0b6 <UART_SetConfig+0x16a>
 800a0aa:	2b30      	cmp	r3, #48	; 0x30
 800a0ac:	d009      	beq.n	800a0c2 <UART_SetConfig+0x176>
 800a0ae:	e00b      	b.n	800a0c8 <UART_SetConfig+0x17c>
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	77fb      	strb	r3, [r7, #31]
 800a0b4:	e0f1      	b.n	800a29a <UART_SetConfig+0x34e>
 800a0b6:	2302      	movs	r3, #2
 800a0b8:	77fb      	strb	r3, [r7, #31]
 800a0ba:	e0ee      	b.n	800a29a <UART_SetConfig+0x34e>
 800a0bc:	2304      	movs	r3, #4
 800a0be:	77fb      	strb	r3, [r7, #31]
 800a0c0:	e0eb      	b.n	800a29a <UART_SetConfig+0x34e>
 800a0c2:	2308      	movs	r3, #8
 800a0c4:	77fb      	strb	r3, [r7, #31]
 800a0c6:	e0e8      	b.n	800a29a <UART_SetConfig+0x34e>
 800a0c8:	2310      	movs	r3, #16
 800a0ca:	77fb      	strb	r3, [r7, #31]
 800a0cc:	bf00      	nop
 800a0ce:	e0e4      	b.n	800a29a <UART_SetConfig+0x34e>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a5f      	ldr	r2, [pc, #380]	; (800a254 <UART_SetConfig+0x308>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d120      	bne.n	800a11c <UART_SetConfig+0x1d0>
 800a0da:	4b5b      	ldr	r3, [pc, #364]	; (800a248 <UART_SetConfig+0x2fc>)
 800a0dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0e0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a0e4:	2b40      	cmp	r3, #64	; 0x40
 800a0e6:	d00f      	beq.n	800a108 <UART_SetConfig+0x1bc>
 800a0e8:	2b40      	cmp	r3, #64	; 0x40
 800a0ea:	d802      	bhi.n	800a0f2 <UART_SetConfig+0x1a6>
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d005      	beq.n	800a0fc <UART_SetConfig+0x1b0>
 800a0f0:	e010      	b.n	800a114 <UART_SetConfig+0x1c8>
 800a0f2:	2b80      	cmp	r3, #128	; 0x80
 800a0f4:	d005      	beq.n	800a102 <UART_SetConfig+0x1b6>
 800a0f6:	2bc0      	cmp	r3, #192	; 0xc0
 800a0f8:	d009      	beq.n	800a10e <UART_SetConfig+0x1c2>
 800a0fa:	e00b      	b.n	800a114 <UART_SetConfig+0x1c8>
 800a0fc:	2300      	movs	r3, #0
 800a0fe:	77fb      	strb	r3, [r7, #31]
 800a100:	e0cb      	b.n	800a29a <UART_SetConfig+0x34e>
 800a102:	2302      	movs	r3, #2
 800a104:	77fb      	strb	r3, [r7, #31]
 800a106:	e0c8      	b.n	800a29a <UART_SetConfig+0x34e>
 800a108:	2304      	movs	r3, #4
 800a10a:	77fb      	strb	r3, [r7, #31]
 800a10c:	e0c5      	b.n	800a29a <UART_SetConfig+0x34e>
 800a10e:	2308      	movs	r3, #8
 800a110:	77fb      	strb	r3, [r7, #31]
 800a112:	e0c2      	b.n	800a29a <UART_SetConfig+0x34e>
 800a114:	2310      	movs	r3, #16
 800a116:	77fb      	strb	r3, [r7, #31]
 800a118:	bf00      	nop
 800a11a:	e0be      	b.n	800a29a <UART_SetConfig+0x34e>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a4d      	ldr	r2, [pc, #308]	; (800a258 <UART_SetConfig+0x30c>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d124      	bne.n	800a170 <UART_SetConfig+0x224>
 800a126:	4b48      	ldr	r3, [pc, #288]	; (800a248 <UART_SetConfig+0x2fc>)
 800a128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a12c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a130:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a134:	d012      	beq.n	800a15c <UART_SetConfig+0x210>
 800a136:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a13a:	d802      	bhi.n	800a142 <UART_SetConfig+0x1f6>
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d007      	beq.n	800a150 <UART_SetConfig+0x204>
 800a140:	e012      	b.n	800a168 <UART_SetConfig+0x21c>
 800a142:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a146:	d006      	beq.n	800a156 <UART_SetConfig+0x20a>
 800a148:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a14c:	d009      	beq.n	800a162 <UART_SetConfig+0x216>
 800a14e:	e00b      	b.n	800a168 <UART_SetConfig+0x21c>
 800a150:	2300      	movs	r3, #0
 800a152:	77fb      	strb	r3, [r7, #31]
 800a154:	e0a1      	b.n	800a29a <UART_SetConfig+0x34e>
 800a156:	2302      	movs	r3, #2
 800a158:	77fb      	strb	r3, [r7, #31]
 800a15a:	e09e      	b.n	800a29a <UART_SetConfig+0x34e>
 800a15c:	2304      	movs	r3, #4
 800a15e:	77fb      	strb	r3, [r7, #31]
 800a160:	e09b      	b.n	800a29a <UART_SetConfig+0x34e>
 800a162:	2308      	movs	r3, #8
 800a164:	77fb      	strb	r3, [r7, #31]
 800a166:	e098      	b.n	800a29a <UART_SetConfig+0x34e>
 800a168:	2310      	movs	r3, #16
 800a16a:	77fb      	strb	r3, [r7, #31]
 800a16c:	bf00      	nop
 800a16e:	e094      	b.n	800a29a <UART_SetConfig+0x34e>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a39      	ldr	r2, [pc, #228]	; (800a25c <UART_SetConfig+0x310>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d124      	bne.n	800a1c4 <UART_SetConfig+0x278>
 800a17a:	4b33      	ldr	r3, [pc, #204]	; (800a248 <UART_SetConfig+0x2fc>)
 800a17c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a180:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a184:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a188:	d012      	beq.n	800a1b0 <UART_SetConfig+0x264>
 800a18a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a18e:	d802      	bhi.n	800a196 <UART_SetConfig+0x24a>
 800a190:	2b00      	cmp	r3, #0
 800a192:	d007      	beq.n	800a1a4 <UART_SetConfig+0x258>
 800a194:	e012      	b.n	800a1bc <UART_SetConfig+0x270>
 800a196:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a19a:	d006      	beq.n	800a1aa <UART_SetConfig+0x25e>
 800a19c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a1a0:	d009      	beq.n	800a1b6 <UART_SetConfig+0x26a>
 800a1a2:	e00b      	b.n	800a1bc <UART_SetConfig+0x270>
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	77fb      	strb	r3, [r7, #31]
 800a1a8:	e077      	b.n	800a29a <UART_SetConfig+0x34e>
 800a1aa:	2302      	movs	r3, #2
 800a1ac:	77fb      	strb	r3, [r7, #31]
 800a1ae:	e074      	b.n	800a29a <UART_SetConfig+0x34e>
 800a1b0:	2304      	movs	r3, #4
 800a1b2:	77fb      	strb	r3, [r7, #31]
 800a1b4:	e071      	b.n	800a29a <UART_SetConfig+0x34e>
 800a1b6:	2308      	movs	r3, #8
 800a1b8:	77fb      	strb	r3, [r7, #31]
 800a1ba:	e06e      	b.n	800a29a <UART_SetConfig+0x34e>
 800a1bc:	2310      	movs	r3, #16
 800a1be:	77fb      	strb	r3, [r7, #31]
 800a1c0:	bf00      	nop
 800a1c2:	e06a      	b.n	800a29a <UART_SetConfig+0x34e>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a25      	ldr	r2, [pc, #148]	; (800a260 <UART_SetConfig+0x314>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d124      	bne.n	800a218 <UART_SetConfig+0x2cc>
 800a1ce:	4b1e      	ldr	r3, [pc, #120]	; (800a248 <UART_SetConfig+0x2fc>)
 800a1d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1d4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a1d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1dc:	d012      	beq.n	800a204 <UART_SetConfig+0x2b8>
 800a1de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1e2:	d802      	bhi.n	800a1ea <UART_SetConfig+0x29e>
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d007      	beq.n	800a1f8 <UART_SetConfig+0x2ac>
 800a1e8:	e012      	b.n	800a210 <UART_SetConfig+0x2c4>
 800a1ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a1ee:	d006      	beq.n	800a1fe <UART_SetConfig+0x2b2>
 800a1f0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a1f4:	d009      	beq.n	800a20a <UART_SetConfig+0x2be>
 800a1f6:	e00b      	b.n	800a210 <UART_SetConfig+0x2c4>
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	77fb      	strb	r3, [r7, #31]
 800a1fc:	e04d      	b.n	800a29a <UART_SetConfig+0x34e>
 800a1fe:	2302      	movs	r3, #2
 800a200:	77fb      	strb	r3, [r7, #31]
 800a202:	e04a      	b.n	800a29a <UART_SetConfig+0x34e>
 800a204:	2304      	movs	r3, #4
 800a206:	77fb      	strb	r3, [r7, #31]
 800a208:	e047      	b.n	800a29a <UART_SetConfig+0x34e>
 800a20a:	2308      	movs	r3, #8
 800a20c:	77fb      	strb	r3, [r7, #31]
 800a20e:	e044      	b.n	800a29a <UART_SetConfig+0x34e>
 800a210:	2310      	movs	r3, #16
 800a212:	77fb      	strb	r3, [r7, #31]
 800a214:	bf00      	nop
 800a216:	e040      	b.n	800a29a <UART_SetConfig+0x34e>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a11      	ldr	r2, [pc, #68]	; (800a264 <UART_SetConfig+0x318>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d139      	bne.n	800a296 <UART_SetConfig+0x34a>
 800a222:	4b09      	ldr	r3, [pc, #36]	; (800a248 <UART_SetConfig+0x2fc>)
 800a224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a228:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a22c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a230:	d027      	beq.n	800a282 <UART_SetConfig+0x336>
 800a232:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a236:	d817      	bhi.n	800a268 <UART_SetConfig+0x31c>
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d01c      	beq.n	800a276 <UART_SetConfig+0x32a>
 800a23c:	e027      	b.n	800a28e <UART_SetConfig+0x342>
 800a23e:	bf00      	nop
 800a240:	efff69f3 	.word	0xefff69f3
 800a244:	40011000 	.word	0x40011000
 800a248:	40023800 	.word	0x40023800
 800a24c:	40004400 	.word	0x40004400
 800a250:	40004800 	.word	0x40004800
 800a254:	40004c00 	.word	0x40004c00
 800a258:	40005000 	.word	0x40005000
 800a25c:	40011400 	.word	0x40011400
 800a260:	40007800 	.word	0x40007800
 800a264:	40007c00 	.word	0x40007c00
 800a268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a26c:	d006      	beq.n	800a27c <UART_SetConfig+0x330>
 800a26e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a272:	d009      	beq.n	800a288 <UART_SetConfig+0x33c>
 800a274:	e00b      	b.n	800a28e <UART_SetConfig+0x342>
 800a276:	2300      	movs	r3, #0
 800a278:	77fb      	strb	r3, [r7, #31]
 800a27a:	e00e      	b.n	800a29a <UART_SetConfig+0x34e>
 800a27c:	2302      	movs	r3, #2
 800a27e:	77fb      	strb	r3, [r7, #31]
 800a280:	e00b      	b.n	800a29a <UART_SetConfig+0x34e>
 800a282:	2304      	movs	r3, #4
 800a284:	77fb      	strb	r3, [r7, #31]
 800a286:	e008      	b.n	800a29a <UART_SetConfig+0x34e>
 800a288:	2308      	movs	r3, #8
 800a28a:	77fb      	strb	r3, [r7, #31]
 800a28c:	e005      	b.n	800a29a <UART_SetConfig+0x34e>
 800a28e:	2310      	movs	r3, #16
 800a290:	77fb      	strb	r3, [r7, #31]
 800a292:	bf00      	nop
 800a294:	e001      	b.n	800a29a <UART_SetConfig+0x34e>
 800a296:	2310      	movs	r3, #16
 800a298:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	69db      	ldr	r3, [r3, #28]
 800a29e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2a2:	d17f      	bne.n	800a3a4 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800a2a4:	7ffb      	ldrb	r3, [r7, #31]
 800a2a6:	2b08      	cmp	r3, #8
 800a2a8:	d85c      	bhi.n	800a364 <UART_SetConfig+0x418>
 800a2aa:	a201      	add	r2, pc, #4	; (adr r2, 800a2b0 <UART_SetConfig+0x364>)
 800a2ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2b0:	0800a2d5 	.word	0x0800a2d5
 800a2b4:	0800a2f5 	.word	0x0800a2f5
 800a2b8:	0800a315 	.word	0x0800a315
 800a2bc:	0800a365 	.word	0x0800a365
 800a2c0:	0800a32d 	.word	0x0800a32d
 800a2c4:	0800a365 	.word	0x0800a365
 800a2c8:	0800a365 	.word	0x0800a365
 800a2cc:	0800a365 	.word	0x0800a365
 800a2d0:	0800a34d 	.word	0x0800a34d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a2d4:	f7fd fff0 	bl	80082b8 <HAL_RCC_GetPCLK1Freq>
 800a2d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	005a      	lsls	r2, r3, #1
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	685b      	ldr	r3, [r3, #4]
 800a2e2:	085b      	lsrs	r3, r3, #1
 800a2e4:	441a      	add	r2, r3
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ee:	b29b      	uxth	r3, r3
 800a2f0:	61bb      	str	r3, [r7, #24]
        break;
 800a2f2:	e03a      	b.n	800a36a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a2f4:	f7fd fff4 	bl	80082e0 <HAL_RCC_GetPCLK2Freq>
 800a2f8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a2fa:	68fb      	ldr	r3, [r7, #12]
 800a2fc:	005a      	lsls	r2, r3, #1
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	085b      	lsrs	r3, r3, #1
 800a304:	441a      	add	r2, r3
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a30e:	b29b      	uxth	r3, r3
 800a310:	61bb      	str	r3, [r7, #24]
        break;
 800a312:	e02a      	b.n	800a36a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	685b      	ldr	r3, [r3, #4]
 800a318:	085a      	lsrs	r2, r3, #1
 800a31a:	4b5f      	ldr	r3, [pc, #380]	; (800a498 <UART_SetConfig+0x54c>)
 800a31c:	4413      	add	r3, r2
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	6852      	ldr	r2, [r2, #4]
 800a322:	fbb3 f3f2 	udiv	r3, r3, r2
 800a326:	b29b      	uxth	r3, r3
 800a328:	61bb      	str	r3, [r7, #24]
        break;
 800a32a:	e01e      	b.n	800a36a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a32c:	f7fd fee0 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 800a330:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	005a      	lsls	r2, r3, #1
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	085b      	lsrs	r3, r3, #1
 800a33c:	441a      	add	r2, r3
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	fbb2 f3f3 	udiv	r3, r2, r3
 800a346:	b29b      	uxth	r3, r3
 800a348:	61bb      	str	r3, [r7, #24]
        break;
 800a34a:	e00e      	b.n	800a36a <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	685b      	ldr	r3, [r3, #4]
 800a350:	085b      	lsrs	r3, r3, #1
 800a352:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	685b      	ldr	r3, [r3, #4]
 800a35a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a35e:	b29b      	uxth	r3, r3
 800a360:	61bb      	str	r3, [r7, #24]
        break;
 800a362:	e002      	b.n	800a36a <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800a364:	2301      	movs	r3, #1
 800a366:	75fb      	strb	r3, [r7, #23]
        break;
 800a368:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a36a:	69bb      	ldr	r3, [r7, #24]
 800a36c:	2b0f      	cmp	r3, #15
 800a36e:	d916      	bls.n	800a39e <UART_SetConfig+0x452>
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a376:	d212      	bcs.n	800a39e <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a378:	69bb      	ldr	r3, [r7, #24]
 800a37a:	b29b      	uxth	r3, r3
 800a37c:	f023 030f 	bic.w	r3, r3, #15
 800a380:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a382:	69bb      	ldr	r3, [r7, #24]
 800a384:	085b      	lsrs	r3, r3, #1
 800a386:	b29b      	uxth	r3, r3
 800a388:	f003 0307 	and.w	r3, r3, #7
 800a38c:	b29a      	uxth	r2, r3
 800a38e:	897b      	ldrh	r3, [r7, #10]
 800a390:	4313      	orrs	r3, r2
 800a392:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	897a      	ldrh	r2, [r7, #10]
 800a39a:	60da      	str	r2, [r3, #12]
 800a39c:	e070      	b.n	800a480 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800a39e:	2301      	movs	r3, #1
 800a3a0:	75fb      	strb	r3, [r7, #23]
 800a3a2:	e06d      	b.n	800a480 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800a3a4:	7ffb      	ldrb	r3, [r7, #31]
 800a3a6:	2b08      	cmp	r3, #8
 800a3a8:	d859      	bhi.n	800a45e <UART_SetConfig+0x512>
 800a3aa:	a201      	add	r2, pc, #4	; (adr r2, 800a3b0 <UART_SetConfig+0x464>)
 800a3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b0:	0800a3d5 	.word	0x0800a3d5
 800a3b4:	0800a3f3 	.word	0x0800a3f3
 800a3b8:	0800a411 	.word	0x0800a411
 800a3bc:	0800a45f 	.word	0x0800a45f
 800a3c0:	0800a429 	.word	0x0800a429
 800a3c4:	0800a45f 	.word	0x0800a45f
 800a3c8:	0800a45f 	.word	0x0800a45f
 800a3cc:	0800a45f 	.word	0x0800a45f
 800a3d0:	0800a447 	.word	0x0800a447
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3d4:	f7fd ff70 	bl	80082b8 <HAL_RCC_GetPCLK1Freq>
 800a3d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	685b      	ldr	r3, [r3, #4]
 800a3de:	085a      	lsrs	r2, r3, #1
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	441a      	add	r2, r3
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3ec:	b29b      	uxth	r3, r3
 800a3ee:	61bb      	str	r3, [r7, #24]
        break;
 800a3f0:	e038      	b.n	800a464 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3f2:	f7fd ff75 	bl	80082e0 <HAL_RCC_GetPCLK2Freq>
 800a3f6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	685b      	ldr	r3, [r3, #4]
 800a3fc:	085a      	lsrs	r2, r3, #1
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	441a      	add	r2, r3
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	685b      	ldr	r3, [r3, #4]
 800a406:	fbb2 f3f3 	udiv	r3, r2, r3
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	61bb      	str	r3, [r7, #24]
        break;
 800a40e:	e029      	b.n	800a464 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	685b      	ldr	r3, [r3, #4]
 800a414:	085a      	lsrs	r2, r3, #1
 800a416:	4b21      	ldr	r3, [pc, #132]	; (800a49c <UART_SetConfig+0x550>)
 800a418:	4413      	add	r3, r2
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	6852      	ldr	r2, [r2, #4]
 800a41e:	fbb3 f3f2 	udiv	r3, r3, r2
 800a422:	b29b      	uxth	r3, r3
 800a424:	61bb      	str	r3, [r7, #24]
        break;
 800a426:	e01d      	b.n	800a464 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a428:	f7fd fe62 	bl	80080f0 <HAL_RCC_GetSysClockFreq>
 800a42c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	685b      	ldr	r3, [r3, #4]
 800a432:	085a      	lsrs	r2, r3, #1
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	441a      	add	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a440:	b29b      	uxth	r3, r3
 800a442:	61bb      	str	r3, [r7, #24]
        break;
 800a444:	e00e      	b.n	800a464 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	085b      	lsrs	r3, r3, #1
 800a44c:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685b      	ldr	r3, [r3, #4]
 800a454:	fbb2 f3f3 	udiv	r3, r2, r3
 800a458:	b29b      	uxth	r3, r3
 800a45a:	61bb      	str	r3, [r7, #24]
        break;
 800a45c:	e002      	b.n	800a464 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800a45e:	2301      	movs	r3, #1
 800a460:	75fb      	strb	r3, [r7, #23]
        break;
 800a462:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a464:	69bb      	ldr	r3, [r7, #24]
 800a466:	2b0f      	cmp	r3, #15
 800a468:	d908      	bls.n	800a47c <UART_SetConfig+0x530>
 800a46a:	69bb      	ldr	r3, [r7, #24]
 800a46c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a470:	d204      	bcs.n	800a47c <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	69ba      	ldr	r2, [r7, #24]
 800a478:	60da      	str	r2, [r3, #12]
 800a47a:	e001      	b.n	800a480 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2200      	movs	r2, #0
 800a484:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a48c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3720      	adds	r7, #32
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	01e84800 	.word	0x01e84800
 800a49c:	00f42400 	.word	0x00f42400

0800a4a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ac:	f003 0301 	and.w	r3, r3, #1
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00a      	beq.n	800a4ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	685b      	ldr	r3, [r3, #4]
 800a4ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	430a      	orrs	r2, r1
 800a4c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ce:	f003 0302 	and.w	r3, r3, #2
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d00a      	beq.n	800a4ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	430a      	orrs	r2, r1
 800a4ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4f0:	f003 0304 	and.w	r3, r3, #4
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d00a      	beq.n	800a50e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	430a      	orrs	r2, r1
 800a50c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a512:	f003 0308 	and.w	r3, r3, #8
 800a516:	2b00      	cmp	r3, #0
 800a518:	d00a      	beq.n	800a530 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	430a      	orrs	r2, r1
 800a52e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a534:	f003 0310 	and.w	r3, r3, #16
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d00a      	beq.n	800a552 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	430a      	orrs	r2, r1
 800a550:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a556:	f003 0320 	and.w	r3, r3, #32
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d00a      	beq.n	800a574 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	689b      	ldr	r3, [r3, #8]
 800a564:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	430a      	orrs	r2, r1
 800a572:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d01a      	beq.n	800a5b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	430a      	orrs	r2, r1
 800a594:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a59a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a59e:	d10a      	bne.n	800a5b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	430a      	orrs	r2, r1
 800a5b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d00a      	beq.n	800a5d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	430a      	orrs	r2, r1
 800a5d6:	605a      	str	r2, [r3, #4]
  }
}
 800a5d8:	bf00      	nop
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b086      	sub	sp, #24
 800a5e8:	af02      	add	r7, sp, #8
 800a5ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a5f2:	f7fc f813 	bl	800661c <HAL_GetTick>
 800a5f6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	f003 0308 	and.w	r3, r3, #8
 800a602:	2b08      	cmp	r3, #8
 800a604:	d10e      	bne.n	800a624 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a606:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a60a:	9300      	str	r3, [sp, #0]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	2200      	movs	r2, #0
 800a610:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f000 f82a 	bl	800a66e <UART_WaitOnFlagUntilTimeout>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d001      	beq.n	800a624 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a620:	2303      	movs	r3, #3
 800a622:	e020      	b.n	800a666 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	f003 0304 	and.w	r3, r3, #4
 800a62e:	2b04      	cmp	r3, #4
 800a630:	d10e      	bne.n	800a650 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a632:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a636:	9300      	str	r3, [sp, #0]
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2200      	movs	r2, #0
 800a63c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 f814 	bl	800a66e <UART_WaitOnFlagUntilTimeout>
 800a646:	4603      	mov	r3, r0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d001      	beq.n	800a650 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e00a      	b.n	800a666 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	2220      	movs	r2, #32
 800a654:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2220      	movs	r2, #32
 800a65a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2200      	movs	r2, #0
 800a660:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800a664:	2300      	movs	r3, #0
}
 800a666:	4618      	mov	r0, r3
 800a668:	3710      	adds	r7, #16
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}

0800a66e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a66e:	b580      	push	{r7, lr}
 800a670:	b084      	sub	sp, #16
 800a672:	af00      	add	r7, sp, #0
 800a674:	60f8      	str	r0, [r7, #12]
 800a676:	60b9      	str	r1, [r7, #8]
 800a678:	603b      	str	r3, [r7, #0]
 800a67a:	4613      	mov	r3, r2
 800a67c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a67e:	e05d      	b.n	800a73c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a680:	69bb      	ldr	r3, [r7, #24]
 800a682:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a686:	d059      	beq.n	800a73c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a688:	f7fb ffc8 	bl	800661c <HAL_GetTick>
 800a68c:	4602      	mov	r2, r0
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	1ad3      	subs	r3, r2, r3
 800a692:	69ba      	ldr	r2, [r7, #24]
 800a694:	429a      	cmp	r2, r3
 800a696:	d302      	bcc.n	800a69e <UART_WaitOnFlagUntilTimeout+0x30>
 800a698:	69bb      	ldr	r3, [r7, #24]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d11b      	bne.n	800a6d6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	681a      	ldr	r2, [r3, #0]
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a6ac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	689a      	ldr	r2, [r3, #8]
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f022 0201 	bic.w	r2, r2, #1
 800a6bc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2220      	movs	r2, #32
 800a6c2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2220      	movs	r2, #32
 800a6c8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800a6d2:	2303      	movs	r3, #3
 800a6d4:	e042      	b.n	800a75c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	f003 0304 	and.w	r3, r3, #4
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d02b      	beq.n	800a73c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	69db      	ldr	r3, [r3, #28]
 800a6ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a6ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a6f2:	d123      	bne.n	800a73c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a6fc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	681a      	ldr	r2, [r3, #0]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a70c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	689a      	ldr	r2, [r3, #8]
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f022 0201 	bic.w	r2, r2, #1
 800a71c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2220      	movs	r2, #32
 800a722:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2220      	movs	r2, #32
 800a728:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	2220      	movs	r2, #32
 800a72e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800a738:	2303      	movs	r3, #3
 800a73a:	e00f      	b.n	800a75c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	69da      	ldr	r2, [r3, #28]
 800a742:	68bb      	ldr	r3, [r7, #8]
 800a744:	4013      	ands	r3, r2
 800a746:	68ba      	ldr	r2, [r7, #8]
 800a748:	429a      	cmp	r2, r3
 800a74a:	bf0c      	ite	eq
 800a74c:	2301      	moveq	r3, #1
 800a74e:	2300      	movne	r3, #0
 800a750:	b2db      	uxtb	r3, r3
 800a752:	461a      	mov	r2, r3
 800a754:	79fb      	ldrb	r3, [r7, #7]
 800a756:	429a      	cmp	r2, r3
 800a758:	d092      	beq.n	800a680 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a764:	b084      	sub	sp, #16
 800a766:	b580      	push	{r7, lr}
 800a768:	b084      	sub	sp, #16
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	f107 001c 	add.w	r0, r7, #28
 800a772:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a778:	2b01      	cmp	r3, #1
 800a77a:	d120      	bne.n	800a7be <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a780:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	68da      	ldr	r2, [r3, #12]
 800a78c:	4b20      	ldr	r3, [pc, #128]	; (800a810 <USB_CoreInit+0xac>)
 800a78e:	4013      	ands	r3, r2
 800a790:	687a      	ldr	r2, [r7, #4]
 800a792:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a7a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d105      	bne.n	800a7b2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	68db      	ldr	r3, [r3, #12]
 800a7aa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 fa52 	bl	800ac5c <USB_CoreReset>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	73fb      	strb	r3, [r7, #15]
 800a7bc:	e010      	b.n	800a7e0 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 fa46 	bl	800ac5c <USB_CoreReset>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7d8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d10b      	bne.n	800a7fe <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	689b      	ldr	r3, [r3, #8]
 800a7ea:	f043 0206 	orr.w	r2, r3, #6
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	f043 0220 	orr.w	r2, r3, #32
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a7fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800a800:	4618      	mov	r0, r3
 800a802:	3710      	adds	r7, #16
 800a804:	46bd      	mov	sp, r7
 800a806:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a80a:	b004      	add	sp, #16
 800a80c:	4770      	bx	lr
 800a80e:	bf00      	nop
 800a810:	ffbdffbf 	.word	0xffbdffbf

0800a814 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a814:	b480      	push	{r7}
 800a816:	b083      	sub	sp, #12
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	f023 0201 	bic.w	r2, r3, #1
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a828:	2300      	movs	r3, #0
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	370c      	adds	r7, #12
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a836:	b580      	push	{r7, lr}
 800a838:	b082      	sub	sp, #8
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
 800a83e:	460b      	mov	r3, r1
 800a840:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a84e:	78fb      	ldrb	r3, [r7, #3]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d106      	bne.n	800a862 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	60da      	str	r2, [r3, #12]
 800a860:	e00b      	b.n	800a87a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a862:	78fb      	ldrb	r3, [r7, #3]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d106      	bne.n	800a876 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	68db      	ldr	r3, [r3, #12]
 800a86c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	60da      	str	r2, [r3, #12]
 800a874:	e001      	b.n	800a87a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a876:	2301      	movs	r3, #1
 800a878:	e003      	b.n	800a882 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a87a:	2032      	movs	r0, #50	; 0x32
 800a87c:	f7fb feda 	bl	8006634 <HAL_Delay>

  return HAL_OK;
 800a880:	2300      	movs	r3, #0
}
 800a882:	4618      	mov	r0, r3
 800a884:	3708      	adds	r7, #8
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}
	...

0800a88c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a88c:	b084      	sub	sp, #16
 800a88e:	b580      	push	{r7, lr}
 800a890:	b086      	sub	sp, #24
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
 800a896:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a89a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	613b      	str	r3, [r7, #16]
 800a8aa:	e009      	b.n	800a8c0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	693b      	ldr	r3, [r7, #16]
 800a8b0:	3340      	adds	r3, #64	; 0x40
 800a8b2:	009b      	lsls	r3, r3, #2
 800a8b4:	4413      	add	r3, r2
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a8ba:	693b      	ldr	r3, [r7, #16]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	613b      	str	r3, [r7, #16]
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	2b0e      	cmp	r3, #14
 800a8c4:	d9f2      	bls.n	800a8ac <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a8c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d11c      	bne.n	800a906 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a8da:	f043 0302 	orr.w	r3, r3, #2
 800a8de:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	601a      	str	r2, [r3, #0]
 800a904:	e005      	b.n	800a912 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a90a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a918:	461a      	mov	r2, r3
 800a91a:	2300      	movs	r3, #0
 800a91c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a924:	4619      	mov	r1, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a92c:	461a      	mov	r2, r3
 800a92e:	680b      	ldr	r3, [r1, #0]
 800a930:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a934:	2b01      	cmp	r3, #1
 800a936:	d10c      	bne.n	800a952 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d104      	bne.n	800a948 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a93e:	2100      	movs	r1, #0
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 f959 	bl	800abf8 <USB_SetDevSpeed>
 800a946:	e018      	b.n	800a97a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a948:	2101      	movs	r1, #1
 800a94a:	6878      	ldr	r0, [r7, #4]
 800a94c:	f000 f954 	bl	800abf8 <USB_SetDevSpeed>
 800a950:	e013      	b.n	800a97a <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800a952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a954:	2b03      	cmp	r3, #3
 800a956:	d10c      	bne.n	800a972 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d104      	bne.n	800a968 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a95e:	2100      	movs	r1, #0
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f000 f949 	bl	800abf8 <USB_SetDevSpeed>
 800a966:	e008      	b.n	800a97a <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a968:	2101      	movs	r1, #1
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 f944 	bl	800abf8 <USB_SetDevSpeed>
 800a970:	e003      	b.n	800a97a <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a972:	2103      	movs	r1, #3
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	f000 f93f 	bl	800abf8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a97a:	2110      	movs	r1, #16
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f000 f8f3 	bl	800ab68 <USB_FlushTxFifo>
 800a982:	4603      	mov	r3, r0
 800a984:	2b00      	cmp	r3, #0
 800a986:	d001      	beq.n	800a98c <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800a988:	2301      	movs	r3, #1
 800a98a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 f911 	bl	800abb4 <USB_FlushRxFifo>
 800a992:	4603      	mov	r3, r0
 800a994:	2b00      	cmp	r3, #0
 800a996:	d001      	beq.n	800a99c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800a998:	2301      	movs	r3, #1
 800a99a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ae:	461a      	mov	r2, r3
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	2300      	movs	r3, #0
 800a9be:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	613b      	str	r3, [r7, #16]
 800a9c4:	e043      	b.n	800aa4e <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a9c6:	693b      	ldr	r3, [r7, #16]
 800a9c8:	015a      	lsls	r2, r3, #5
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	4413      	add	r3, r2
 800a9ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a9dc:	d118      	bne.n	800aa10 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d10a      	bne.n	800a9fa <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	015a      	lsls	r2, r3, #5
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	4413      	add	r3, r2
 800a9ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9f0:	461a      	mov	r2, r3
 800a9f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a9f6:	6013      	str	r3, [r2, #0]
 800a9f8:	e013      	b.n	800aa22 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	015a      	lsls	r2, r3, #5
 800a9fe:	68fb      	ldr	r3, [r7, #12]
 800aa00:	4413      	add	r3, r2
 800aa02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa06:	461a      	mov	r2, r3
 800aa08:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aa0c:	6013      	str	r3, [r2, #0]
 800aa0e:	e008      	b.n	800aa22 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	015a      	lsls	r2, r3, #5
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	2300      	movs	r3, #0
 800aa20:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	015a      	lsls	r2, r3, #5
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	4413      	add	r3, r2
 800aa2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa2e:	461a      	mov	r2, r3
 800aa30:	2300      	movs	r3, #0
 800aa32:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	015a      	lsls	r2, r3, #5
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	4413      	add	r3, r2
 800aa3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa40:	461a      	mov	r2, r3
 800aa42:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800aa46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	613b      	str	r3, [r7, #16]
 800aa4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa50:	693a      	ldr	r2, [r7, #16]
 800aa52:	429a      	cmp	r2, r3
 800aa54:	d3b7      	bcc.n	800a9c6 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aa56:	2300      	movs	r3, #0
 800aa58:	613b      	str	r3, [r7, #16]
 800aa5a:	e043      	b.n	800aae4 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	015a      	lsls	r2, r3, #5
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	4413      	add	r3, r2
 800aa64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa72:	d118      	bne.n	800aaa6 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800aa74:	693b      	ldr	r3, [r7, #16]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d10a      	bne.n	800aa90 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	015a      	lsls	r2, r3, #5
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	4413      	add	r3, r2
 800aa82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa86:	461a      	mov	r2, r3
 800aa88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800aa8c:	6013      	str	r3, [r2, #0]
 800aa8e:	e013      	b.n	800aab8 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	015a      	lsls	r2, r3, #5
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	4413      	add	r3, r2
 800aa98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aaa2:	6013      	str	r3, [r2, #0]
 800aaa4:	e008      	b.n	800aab8 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	015a      	lsls	r2, r3, #5
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	4413      	add	r3, r2
 800aaae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aab2:	461a      	mov	r2, r3
 800aab4:	2300      	movs	r3, #0
 800aab6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800aab8:	693b      	ldr	r3, [r7, #16]
 800aaba:	015a      	lsls	r2, r3, #5
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	4413      	add	r3, r2
 800aac0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aac4:	461a      	mov	r2, r3
 800aac6:	2300      	movs	r3, #0
 800aac8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	015a      	lsls	r2, r3, #5
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	4413      	add	r3, r2
 800aad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aad6:	461a      	mov	r2, r3
 800aad8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800aadc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800aade:	693b      	ldr	r3, [r7, #16]
 800aae0:	3301      	adds	r3, #1
 800aae2:	613b      	str	r3, [r7, #16]
 800aae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae6:	693a      	ldr	r2, [r7, #16]
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d3b7      	bcc.n	800aa5c <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaf2:	691b      	ldr	r3, [r3, #16]
 800aaf4:	68fa      	ldr	r2, [r7, #12]
 800aaf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800aafa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aafe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2200      	movs	r2, #0
 800ab04:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ab0c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ab0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d105      	bne.n	800ab20 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	f043 0210 	orr.w	r2, r3, #16
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	699a      	ldr	r2, [r3, #24]
 800ab24:	4b0e      	ldr	r3, [pc, #56]	; (800ab60 <USB_DevInit+0x2d4>)
 800ab26:	4313      	orrs	r3, r2
 800ab28:	687a      	ldr	r2, [r7, #4]
 800ab2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ab2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d005      	beq.n	800ab3e <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	699b      	ldr	r3, [r3, #24]
 800ab36:	f043 0208 	orr.w	r2, r3, #8
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ab3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d105      	bne.n	800ab50 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	699a      	ldr	r2, [r3, #24]
 800ab48:	4b06      	ldr	r3, [pc, #24]	; (800ab64 <USB_DevInit+0x2d8>)
 800ab4a:	4313      	orrs	r3, r2
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ab50:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3718      	adds	r7, #24
 800ab56:	46bd      	mov	sp, r7
 800ab58:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab5c:	b004      	add	sp, #16
 800ab5e:	4770      	bx	lr
 800ab60:	803c3800 	.word	0x803c3800
 800ab64:	40000004 	.word	0x40000004

0800ab68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b085      	sub	sp, #20
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
 800ab70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ab72:	2300      	movs	r3, #0
 800ab74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	019b      	lsls	r3, r3, #6
 800ab7a:	f043 0220 	orr.w	r2, r3, #32
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	3301      	adds	r3, #1
 800ab86:	60fb      	str	r3, [r7, #12]
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	4a09      	ldr	r2, [pc, #36]	; (800abb0 <USB_FlushTxFifo+0x48>)
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d901      	bls.n	800ab94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800ab90:	2303      	movs	r3, #3
 800ab92:	e006      	b.n	800aba2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	691b      	ldr	r3, [r3, #16]
 800ab98:	f003 0320 	and.w	r3, r3, #32
 800ab9c:	2b20      	cmp	r3, #32
 800ab9e:	d0f0      	beq.n	800ab82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800aba0:	2300      	movs	r3, #0
}
 800aba2:	4618      	mov	r0, r3
 800aba4:	3714      	adds	r7, #20
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	00030d40 	.word	0x00030d40

0800abb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800abb4:	b480      	push	{r7}
 800abb6:	b085      	sub	sp, #20
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800abbc:	2300      	movs	r3, #0
 800abbe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2210      	movs	r2, #16
 800abc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	3301      	adds	r3, #1
 800abca:	60fb      	str	r3, [r7, #12]
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	4a09      	ldr	r2, [pc, #36]	; (800abf4 <USB_FlushRxFifo+0x40>)
 800abd0:	4293      	cmp	r3, r2
 800abd2:	d901      	bls.n	800abd8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800abd4:	2303      	movs	r3, #3
 800abd6:	e006      	b.n	800abe6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	691b      	ldr	r3, [r3, #16]
 800abdc:	f003 0310 	and.w	r3, r3, #16
 800abe0:	2b10      	cmp	r3, #16
 800abe2:	d0f0      	beq.n	800abc6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800abe4:	2300      	movs	r3, #0
}
 800abe6:	4618      	mov	r0, r3
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	00030d40 	.word	0x00030d40

0800abf8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800abf8:	b480      	push	{r7}
 800abfa:	b085      	sub	sp, #20
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	6078      	str	r0, [r7, #4]
 800ac00:	460b      	mov	r3, r1
 800ac02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac0e:	681a      	ldr	r2, [r3, #0]
 800ac10:	78fb      	ldrb	r3, [r7, #3]
 800ac12:	68f9      	ldr	r1, [r7, #12]
 800ac14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ac1c:	2300      	movs	r3, #0
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3714      	adds	r7, #20
 800ac22:	46bd      	mov	sp, r7
 800ac24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac28:	4770      	bx	lr

0800ac2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800ac2a:	b580      	push	{r7, lr}
 800ac2c:	b084      	sub	sp, #16
 800ac2e:	af00      	add	r7, sp, #0
 800ac30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	68fa      	ldr	r2, [r7, #12]
 800ac40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ac44:	f043 0302 	orr.w	r3, r3, #2
 800ac48:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800ac4a:	2003      	movs	r0, #3
 800ac4c:	f7fb fcf2 	bl	8006634 <HAL_Delay>

  return HAL_OK;
 800ac50:	2300      	movs	r3, #0
}
 800ac52:	4618      	mov	r0, r3
 800ac54:	3710      	adds	r7, #16
 800ac56:	46bd      	mov	sp, r7
 800ac58:	bd80      	pop	{r7, pc}
	...

0800ac5c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b085      	sub	sp, #20
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ac64:	2300      	movs	r3, #0
 800ac66:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	3301      	adds	r3, #1
 800ac6c:	60fb      	str	r3, [r7, #12]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	4a13      	ldr	r2, [pc, #76]	; (800acc0 <USB_CoreReset+0x64>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d901      	bls.n	800ac7a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ac76:	2303      	movs	r3, #3
 800ac78:	e01b      	b.n	800acb2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	691b      	ldr	r3, [r3, #16]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	daf2      	bge.n	800ac68 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ac82:	2300      	movs	r3, #0
 800ac84:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	691b      	ldr	r3, [r3, #16]
 800ac8a:	f043 0201 	orr.w	r2, r3, #1
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	3301      	adds	r3, #1
 800ac96:	60fb      	str	r3, [r7, #12]
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	4a09      	ldr	r2, [pc, #36]	; (800acc0 <USB_CoreReset+0x64>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d901      	bls.n	800aca4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800aca0:	2303      	movs	r3, #3
 800aca2:	e006      	b.n	800acb2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	691b      	ldr	r3, [r3, #16]
 800aca8:	f003 0301 	and.w	r3, r3, #1
 800acac:	2b01      	cmp	r3, #1
 800acae:	d0f0      	beq.n	800ac92 <USB_CoreReset+0x36>

  return HAL_OK;
 800acb0:	2300      	movs	r3, #0
}
 800acb2:	4618      	mov	r0, r3
 800acb4:	3714      	adds	r7, #20
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr
 800acbe:	bf00      	nop
 800acc0:	00030d40 	.word	0x00030d40

0800acc4 <__errno>:
 800acc4:	4b01      	ldr	r3, [pc, #4]	; (800accc <__errno+0x8>)
 800acc6:	6818      	ldr	r0, [r3, #0]
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	20000028 	.word	0x20000028

0800acd0 <__libc_init_array>:
 800acd0:	b570      	push	{r4, r5, r6, lr}
 800acd2:	4e0d      	ldr	r6, [pc, #52]	; (800ad08 <__libc_init_array+0x38>)
 800acd4:	4c0d      	ldr	r4, [pc, #52]	; (800ad0c <__libc_init_array+0x3c>)
 800acd6:	1ba4      	subs	r4, r4, r6
 800acd8:	10a4      	asrs	r4, r4, #2
 800acda:	2500      	movs	r5, #0
 800acdc:	42a5      	cmp	r5, r4
 800acde:	d109      	bne.n	800acf4 <__libc_init_array+0x24>
 800ace0:	4e0b      	ldr	r6, [pc, #44]	; (800ad10 <__libc_init_array+0x40>)
 800ace2:	4c0c      	ldr	r4, [pc, #48]	; (800ad14 <__libc_init_array+0x44>)
 800ace4:	f003 f942 	bl	800df6c <_init>
 800ace8:	1ba4      	subs	r4, r4, r6
 800acea:	10a4      	asrs	r4, r4, #2
 800acec:	2500      	movs	r5, #0
 800acee:	42a5      	cmp	r5, r4
 800acf0:	d105      	bne.n	800acfe <__libc_init_array+0x2e>
 800acf2:	bd70      	pop	{r4, r5, r6, pc}
 800acf4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800acf8:	4798      	blx	r3
 800acfa:	3501      	adds	r5, #1
 800acfc:	e7ee      	b.n	800acdc <__libc_init_array+0xc>
 800acfe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad02:	4798      	blx	r3
 800ad04:	3501      	adds	r5, #1
 800ad06:	e7f2      	b.n	800acee <__libc_init_array+0x1e>
 800ad08:	0800e690 	.word	0x0800e690
 800ad0c:	0800e690 	.word	0x0800e690
 800ad10:	0800e690 	.word	0x0800e690
 800ad14:	0800e694 	.word	0x0800e694

0800ad18 <memcpy>:
 800ad18:	b510      	push	{r4, lr}
 800ad1a:	1e43      	subs	r3, r0, #1
 800ad1c:	440a      	add	r2, r1
 800ad1e:	4291      	cmp	r1, r2
 800ad20:	d100      	bne.n	800ad24 <memcpy+0xc>
 800ad22:	bd10      	pop	{r4, pc}
 800ad24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad2c:	e7f7      	b.n	800ad1e <memcpy+0x6>

0800ad2e <memset>:
 800ad2e:	4402      	add	r2, r0
 800ad30:	4603      	mov	r3, r0
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d100      	bne.n	800ad38 <memset+0xa>
 800ad36:	4770      	bx	lr
 800ad38:	f803 1b01 	strb.w	r1, [r3], #1
 800ad3c:	e7f9      	b.n	800ad32 <memset+0x4>

0800ad3e <__cvt>:
 800ad3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad40:	ed2d 8b02 	vpush	{d8}
 800ad44:	eeb0 8b40 	vmov.f64	d8, d0
 800ad48:	b085      	sub	sp, #20
 800ad4a:	4617      	mov	r7, r2
 800ad4c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800ad4e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800ad50:	ee18 2a90 	vmov	r2, s17
 800ad54:	f025 0520 	bic.w	r5, r5, #32
 800ad58:	2a00      	cmp	r2, #0
 800ad5a:	bfb6      	itet	lt
 800ad5c:	222d      	movlt	r2, #45	; 0x2d
 800ad5e:	2200      	movge	r2, #0
 800ad60:	eeb1 8b40 	vneglt.f64	d8, d0
 800ad64:	2d46      	cmp	r5, #70	; 0x46
 800ad66:	460c      	mov	r4, r1
 800ad68:	701a      	strb	r2, [r3, #0]
 800ad6a:	d004      	beq.n	800ad76 <__cvt+0x38>
 800ad6c:	2d45      	cmp	r5, #69	; 0x45
 800ad6e:	d100      	bne.n	800ad72 <__cvt+0x34>
 800ad70:	3401      	adds	r4, #1
 800ad72:	2102      	movs	r1, #2
 800ad74:	e000      	b.n	800ad78 <__cvt+0x3a>
 800ad76:	2103      	movs	r1, #3
 800ad78:	ab03      	add	r3, sp, #12
 800ad7a:	9301      	str	r3, [sp, #4]
 800ad7c:	ab02      	add	r3, sp, #8
 800ad7e:	9300      	str	r3, [sp, #0]
 800ad80:	4622      	mov	r2, r4
 800ad82:	4633      	mov	r3, r6
 800ad84:	eeb0 0b48 	vmov.f64	d0, d8
 800ad88:	f000 fdda 	bl	800b940 <_dtoa_r>
 800ad8c:	2d47      	cmp	r5, #71	; 0x47
 800ad8e:	d101      	bne.n	800ad94 <__cvt+0x56>
 800ad90:	07fb      	lsls	r3, r7, #31
 800ad92:	d51e      	bpl.n	800add2 <__cvt+0x94>
 800ad94:	2d46      	cmp	r5, #70	; 0x46
 800ad96:	eb00 0304 	add.w	r3, r0, r4
 800ad9a:	d10c      	bne.n	800adb6 <__cvt+0x78>
 800ad9c:	7802      	ldrb	r2, [r0, #0]
 800ad9e:	2a30      	cmp	r2, #48	; 0x30
 800ada0:	d107      	bne.n	800adb2 <__cvt+0x74>
 800ada2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ada6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adaa:	bf1c      	itt	ne
 800adac:	f1c4 0401 	rsbne	r4, r4, #1
 800adb0:	6034      	strne	r4, [r6, #0]
 800adb2:	6832      	ldr	r2, [r6, #0]
 800adb4:	4413      	add	r3, r2
 800adb6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800adba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adbe:	d007      	beq.n	800add0 <__cvt+0x92>
 800adc0:	2130      	movs	r1, #48	; 0x30
 800adc2:	9a03      	ldr	r2, [sp, #12]
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d204      	bcs.n	800add2 <__cvt+0x94>
 800adc8:	1c54      	adds	r4, r2, #1
 800adca:	9403      	str	r4, [sp, #12]
 800adcc:	7011      	strb	r1, [r2, #0]
 800adce:	e7f8      	b.n	800adc2 <__cvt+0x84>
 800add0:	9303      	str	r3, [sp, #12]
 800add2:	9b03      	ldr	r3, [sp, #12]
 800add4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800add6:	1a1b      	subs	r3, r3, r0
 800add8:	6013      	str	r3, [r2, #0]
 800adda:	b005      	add	sp, #20
 800addc:	ecbd 8b02 	vpop	{d8}
 800ade0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ade2 <__exponent>:
 800ade2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ade4:	2900      	cmp	r1, #0
 800ade6:	4604      	mov	r4, r0
 800ade8:	bfba      	itte	lt
 800adea:	4249      	neglt	r1, r1
 800adec:	232d      	movlt	r3, #45	; 0x2d
 800adee:	232b      	movge	r3, #43	; 0x2b
 800adf0:	2909      	cmp	r1, #9
 800adf2:	f804 2b02 	strb.w	r2, [r4], #2
 800adf6:	7043      	strb	r3, [r0, #1]
 800adf8:	dd20      	ble.n	800ae3c <__exponent+0x5a>
 800adfa:	f10d 0307 	add.w	r3, sp, #7
 800adfe:	461f      	mov	r7, r3
 800ae00:	260a      	movs	r6, #10
 800ae02:	fb91 f5f6 	sdiv	r5, r1, r6
 800ae06:	fb06 1115 	mls	r1, r6, r5, r1
 800ae0a:	3130      	adds	r1, #48	; 0x30
 800ae0c:	2d09      	cmp	r5, #9
 800ae0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ae12:	f103 32ff 	add.w	r2, r3, #4294967295
 800ae16:	4629      	mov	r1, r5
 800ae18:	dc09      	bgt.n	800ae2e <__exponent+0x4c>
 800ae1a:	3130      	adds	r1, #48	; 0x30
 800ae1c:	3b02      	subs	r3, #2
 800ae1e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800ae22:	42bb      	cmp	r3, r7
 800ae24:	4622      	mov	r2, r4
 800ae26:	d304      	bcc.n	800ae32 <__exponent+0x50>
 800ae28:	1a10      	subs	r0, r2, r0
 800ae2a:	b003      	add	sp, #12
 800ae2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae2e:	4613      	mov	r3, r2
 800ae30:	e7e7      	b.n	800ae02 <__exponent+0x20>
 800ae32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae36:	f804 2b01 	strb.w	r2, [r4], #1
 800ae3a:	e7f2      	b.n	800ae22 <__exponent+0x40>
 800ae3c:	2330      	movs	r3, #48	; 0x30
 800ae3e:	4419      	add	r1, r3
 800ae40:	7083      	strb	r3, [r0, #2]
 800ae42:	1d02      	adds	r2, r0, #4
 800ae44:	70c1      	strb	r1, [r0, #3]
 800ae46:	e7ef      	b.n	800ae28 <__exponent+0x46>

0800ae48 <_printf_float>:
 800ae48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4c:	b08d      	sub	sp, #52	; 0x34
 800ae4e:	460c      	mov	r4, r1
 800ae50:	4616      	mov	r6, r2
 800ae52:	461f      	mov	r7, r3
 800ae54:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800ae58:	4605      	mov	r5, r0
 800ae5a:	f001 fc37 	bl	800c6cc <_localeconv_r>
 800ae5e:	f8d0 b000 	ldr.w	fp, [r0]
 800ae62:	4658      	mov	r0, fp
 800ae64:	f7f5 f9ec 	bl	8000240 <strlen>
 800ae68:	2300      	movs	r3, #0
 800ae6a:	930a      	str	r3, [sp, #40]	; 0x28
 800ae6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ae70:	9005      	str	r0, [sp, #20]
 800ae72:	3307      	adds	r3, #7
 800ae74:	f023 0307 	bic.w	r3, r3, #7
 800ae78:	f103 0108 	add.w	r1, r3, #8
 800ae7c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800ae80:	6822      	ldr	r2, [r4, #0]
 800ae82:	f8c8 1000 	str.w	r1, [r8]
 800ae86:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ae8a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800ae8e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 800b118 <_printf_float+0x2d0>
 800ae92:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800ae96:	eeb0 6bc0 	vabs.f64	d6, d0
 800ae9a:	eeb4 6b47 	vcmp.f64	d6, d7
 800ae9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aea2:	dd24      	ble.n	800aeee <_printf_float+0xa6>
 800aea4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800aea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aeac:	d502      	bpl.n	800aeb4 <_printf_float+0x6c>
 800aeae:	232d      	movs	r3, #45	; 0x2d
 800aeb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aeb4:	499a      	ldr	r1, [pc, #616]	; (800b120 <_printf_float+0x2d8>)
 800aeb6:	4b9b      	ldr	r3, [pc, #620]	; (800b124 <_printf_float+0x2dc>)
 800aeb8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800aebc:	bf8c      	ite	hi
 800aebe:	4688      	movhi	r8, r1
 800aec0:	4698      	movls	r8, r3
 800aec2:	f022 0204 	bic.w	r2, r2, #4
 800aec6:	2303      	movs	r3, #3
 800aec8:	6123      	str	r3, [r4, #16]
 800aeca:	6022      	str	r2, [r4, #0]
 800aecc:	f04f 0a00 	mov.w	sl, #0
 800aed0:	9700      	str	r7, [sp, #0]
 800aed2:	4633      	mov	r3, r6
 800aed4:	aa0b      	add	r2, sp, #44	; 0x2c
 800aed6:	4621      	mov	r1, r4
 800aed8:	4628      	mov	r0, r5
 800aeda:	f000 f9e1 	bl	800b2a0 <_printf_common>
 800aede:	3001      	adds	r0, #1
 800aee0:	f040 8089 	bne.w	800aff6 <_printf_float+0x1ae>
 800aee4:	f04f 30ff 	mov.w	r0, #4294967295
 800aee8:	b00d      	add	sp, #52	; 0x34
 800aeea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeee:	eeb4 0b40 	vcmp.f64	d0, d0
 800aef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aef6:	d702      	bvc.n	800aefe <_printf_float+0xb6>
 800aef8:	498b      	ldr	r1, [pc, #556]	; (800b128 <_printf_float+0x2e0>)
 800aefa:	4b8c      	ldr	r3, [pc, #560]	; (800b12c <_printf_float+0x2e4>)
 800aefc:	e7dc      	b.n	800aeb8 <_printf_float+0x70>
 800aefe:	6861      	ldr	r1, [r4, #4]
 800af00:	1c4b      	adds	r3, r1, #1
 800af02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800af06:	ab0a      	add	r3, sp, #40	; 0x28
 800af08:	a809      	add	r0, sp, #36	; 0x24
 800af0a:	d13b      	bne.n	800af84 <_printf_float+0x13c>
 800af0c:	2106      	movs	r1, #6
 800af0e:	6061      	str	r1, [r4, #4]
 800af10:	f04f 0c00 	mov.w	ip, #0
 800af14:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800af18:	e9cd 0900 	strd	r0, r9, [sp]
 800af1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800af20:	6022      	str	r2, [r4, #0]
 800af22:	6861      	ldr	r1, [r4, #4]
 800af24:	4628      	mov	r0, r5
 800af26:	f7ff ff0a 	bl	800ad3e <__cvt>
 800af2a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 800af2e:	2b47      	cmp	r3, #71	; 0x47
 800af30:	4680      	mov	r8, r0
 800af32:	d109      	bne.n	800af48 <_printf_float+0x100>
 800af34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af36:	1cd8      	adds	r0, r3, #3
 800af38:	db02      	blt.n	800af40 <_printf_float+0xf8>
 800af3a:	6862      	ldr	r2, [r4, #4]
 800af3c:	4293      	cmp	r3, r2
 800af3e:	dd47      	ble.n	800afd0 <_printf_float+0x188>
 800af40:	f1a9 0902 	sub.w	r9, r9, #2
 800af44:	fa5f f989 	uxtb.w	r9, r9
 800af48:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800af4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800af4e:	d824      	bhi.n	800af9a <_printf_float+0x152>
 800af50:	3901      	subs	r1, #1
 800af52:	464a      	mov	r2, r9
 800af54:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800af58:	9109      	str	r1, [sp, #36]	; 0x24
 800af5a:	f7ff ff42 	bl	800ade2 <__exponent>
 800af5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af60:	1813      	adds	r3, r2, r0
 800af62:	2a01      	cmp	r2, #1
 800af64:	4682      	mov	sl, r0
 800af66:	6123      	str	r3, [r4, #16]
 800af68:	dc02      	bgt.n	800af70 <_printf_float+0x128>
 800af6a:	6822      	ldr	r2, [r4, #0]
 800af6c:	07d1      	lsls	r1, r2, #31
 800af6e:	d501      	bpl.n	800af74 <_printf_float+0x12c>
 800af70:	3301      	adds	r3, #1
 800af72:	6123      	str	r3, [r4, #16]
 800af74:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d0a9      	beq.n	800aed0 <_printf_float+0x88>
 800af7c:	232d      	movs	r3, #45	; 0x2d
 800af7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800af82:	e7a5      	b.n	800aed0 <_printf_float+0x88>
 800af84:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 800af88:	f000 8178 	beq.w	800b27c <_printf_float+0x434>
 800af8c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800af90:	d1be      	bne.n	800af10 <_printf_float+0xc8>
 800af92:	2900      	cmp	r1, #0
 800af94:	d1bc      	bne.n	800af10 <_printf_float+0xc8>
 800af96:	2101      	movs	r1, #1
 800af98:	e7b9      	b.n	800af0e <_printf_float+0xc6>
 800af9a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800af9e:	d119      	bne.n	800afd4 <_printf_float+0x18c>
 800afa0:	2900      	cmp	r1, #0
 800afa2:	6863      	ldr	r3, [r4, #4]
 800afa4:	dd0c      	ble.n	800afc0 <_printf_float+0x178>
 800afa6:	6121      	str	r1, [r4, #16]
 800afa8:	b913      	cbnz	r3, 800afb0 <_printf_float+0x168>
 800afaa:	6822      	ldr	r2, [r4, #0]
 800afac:	07d2      	lsls	r2, r2, #31
 800afae:	d502      	bpl.n	800afb6 <_printf_float+0x16e>
 800afb0:	3301      	adds	r3, #1
 800afb2:	440b      	add	r3, r1
 800afb4:	6123      	str	r3, [r4, #16]
 800afb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb8:	65a3      	str	r3, [r4, #88]	; 0x58
 800afba:	f04f 0a00 	mov.w	sl, #0
 800afbe:	e7d9      	b.n	800af74 <_printf_float+0x12c>
 800afc0:	b913      	cbnz	r3, 800afc8 <_printf_float+0x180>
 800afc2:	6822      	ldr	r2, [r4, #0]
 800afc4:	07d0      	lsls	r0, r2, #31
 800afc6:	d501      	bpl.n	800afcc <_printf_float+0x184>
 800afc8:	3302      	adds	r3, #2
 800afca:	e7f3      	b.n	800afb4 <_printf_float+0x16c>
 800afcc:	2301      	movs	r3, #1
 800afce:	e7f1      	b.n	800afb4 <_printf_float+0x16c>
 800afd0:	f04f 0967 	mov.w	r9, #103	; 0x67
 800afd4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800afd8:	4293      	cmp	r3, r2
 800afda:	db05      	blt.n	800afe8 <_printf_float+0x1a0>
 800afdc:	6822      	ldr	r2, [r4, #0]
 800afde:	6123      	str	r3, [r4, #16]
 800afe0:	07d1      	lsls	r1, r2, #31
 800afe2:	d5e8      	bpl.n	800afb6 <_printf_float+0x16e>
 800afe4:	3301      	adds	r3, #1
 800afe6:	e7e5      	b.n	800afb4 <_printf_float+0x16c>
 800afe8:	2b00      	cmp	r3, #0
 800afea:	bfd4      	ite	le
 800afec:	f1c3 0302 	rsble	r3, r3, #2
 800aff0:	2301      	movgt	r3, #1
 800aff2:	4413      	add	r3, r2
 800aff4:	e7de      	b.n	800afb4 <_printf_float+0x16c>
 800aff6:	6823      	ldr	r3, [r4, #0]
 800aff8:	055a      	lsls	r2, r3, #21
 800affa:	d407      	bmi.n	800b00c <_printf_float+0x1c4>
 800affc:	6923      	ldr	r3, [r4, #16]
 800affe:	4642      	mov	r2, r8
 800b000:	4631      	mov	r1, r6
 800b002:	4628      	mov	r0, r5
 800b004:	47b8      	blx	r7
 800b006:	3001      	adds	r0, #1
 800b008:	d12a      	bne.n	800b060 <_printf_float+0x218>
 800b00a:	e76b      	b.n	800aee4 <_printf_float+0x9c>
 800b00c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800b010:	f240 80de 	bls.w	800b1d0 <_printf_float+0x388>
 800b014:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b018:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b01c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b020:	d133      	bne.n	800b08a <_printf_float+0x242>
 800b022:	2301      	movs	r3, #1
 800b024:	4a42      	ldr	r2, [pc, #264]	; (800b130 <_printf_float+0x2e8>)
 800b026:	4631      	mov	r1, r6
 800b028:	4628      	mov	r0, r5
 800b02a:	47b8      	blx	r7
 800b02c:	3001      	adds	r0, #1
 800b02e:	f43f af59 	beq.w	800aee4 <_printf_float+0x9c>
 800b032:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b036:	429a      	cmp	r2, r3
 800b038:	db02      	blt.n	800b040 <_printf_float+0x1f8>
 800b03a:	6823      	ldr	r3, [r4, #0]
 800b03c:	07d8      	lsls	r0, r3, #31
 800b03e:	d50f      	bpl.n	800b060 <_printf_float+0x218>
 800b040:	9b05      	ldr	r3, [sp, #20]
 800b042:	465a      	mov	r2, fp
 800b044:	4631      	mov	r1, r6
 800b046:	4628      	mov	r0, r5
 800b048:	47b8      	blx	r7
 800b04a:	3001      	adds	r0, #1
 800b04c:	f43f af4a 	beq.w	800aee4 <_printf_float+0x9c>
 800b050:	f04f 0800 	mov.w	r8, #0
 800b054:	f104 091a 	add.w	r9, r4, #26
 800b058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b05a:	3b01      	subs	r3, #1
 800b05c:	4543      	cmp	r3, r8
 800b05e:	dc09      	bgt.n	800b074 <_printf_float+0x22c>
 800b060:	6823      	ldr	r3, [r4, #0]
 800b062:	079b      	lsls	r3, r3, #30
 800b064:	f100 8105 	bmi.w	800b272 <_printf_float+0x42a>
 800b068:	68e0      	ldr	r0, [r4, #12]
 800b06a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b06c:	4298      	cmp	r0, r3
 800b06e:	bfb8      	it	lt
 800b070:	4618      	movlt	r0, r3
 800b072:	e739      	b.n	800aee8 <_printf_float+0xa0>
 800b074:	2301      	movs	r3, #1
 800b076:	464a      	mov	r2, r9
 800b078:	4631      	mov	r1, r6
 800b07a:	4628      	mov	r0, r5
 800b07c:	47b8      	blx	r7
 800b07e:	3001      	adds	r0, #1
 800b080:	f43f af30 	beq.w	800aee4 <_printf_float+0x9c>
 800b084:	f108 0801 	add.w	r8, r8, #1
 800b088:	e7e6      	b.n	800b058 <_printf_float+0x210>
 800b08a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	dc2b      	bgt.n	800b0e8 <_printf_float+0x2a0>
 800b090:	2301      	movs	r3, #1
 800b092:	4a27      	ldr	r2, [pc, #156]	; (800b130 <_printf_float+0x2e8>)
 800b094:	4631      	mov	r1, r6
 800b096:	4628      	mov	r0, r5
 800b098:	47b8      	blx	r7
 800b09a:	3001      	adds	r0, #1
 800b09c:	f43f af22 	beq.w	800aee4 <_printf_float+0x9c>
 800b0a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0a2:	b923      	cbnz	r3, 800b0ae <_printf_float+0x266>
 800b0a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0a6:	b913      	cbnz	r3, 800b0ae <_printf_float+0x266>
 800b0a8:	6823      	ldr	r3, [r4, #0]
 800b0aa:	07d9      	lsls	r1, r3, #31
 800b0ac:	d5d8      	bpl.n	800b060 <_printf_float+0x218>
 800b0ae:	9b05      	ldr	r3, [sp, #20]
 800b0b0:	465a      	mov	r2, fp
 800b0b2:	4631      	mov	r1, r6
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b8      	blx	r7
 800b0b8:	3001      	adds	r0, #1
 800b0ba:	f43f af13 	beq.w	800aee4 <_printf_float+0x9c>
 800b0be:	f04f 0900 	mov.w	r9, #0
 800b0c2:	f104 0a1a 	add.w	sl, r4, #26
 800b0c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0c8:	425b      	negs	r3, r3
 800b0ca:	454b      	cmp	r3, r9
 800b0cc:	dc01      	bgt.n	800b0d2 <_printf_float+0x28a>
 800b0ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0d0:	e795      	b.n	800affe <_printf_float+0x1b6>
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	4652      	mov	r2, sl
 800b0d6:	4631      	mov	r1, r6
 800b0d8:	4628      	mov	r0, r5
 800b0da:	47b8      	blx	r7
 800b0dc:	3001      	adds	r0, #1
 800b0de:	f43f af01 	beq.w	800aee4 <_printf_float+0x9c>
 800b0e2:	f109 0901 	add.w	r9, r9, #1
 800b0e6:	e7ee      	b.n	800b0c6 <_printf_float+0x27e>
 800b0e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b0ec:	429a      	cmp	r2, r3
 800b0ee:	bfa8      	it	ge
 800b0f0:	461a      	movge	r2, r3
 800b0f2:	2a00      	cmp	r2, #0
 800b0f4:	4691      	mov	r9, r2
 800b0f6:	dd07      	ble.n	800b108 <_printf_float+0x2c0>
 800b0f8:	4613      	mov	r3, r2
 800b0fa:	4631      	mov	r1, r6
 800b0fc:	4642      	mov	r2, r8
 800b0fe:	4628      	mov	r0, r5
 800b100:	47b8      	blx	r7
 800b102:	3001      	adds	r0, #1
 800b104:	f43f aeee 	beq.w	800aee4 <_printf_float+0x9c>
 800b108:	f104 031a 	add.w	r3, r4, #26
 800b10c:	f04f 0a00 	mov.w	sl, #0
 800b110:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b114:	9307      	str	r3, [sp, #28]
 800b116:	e017      	b.n	800b148 <_printf_float+0x300>
 800b118:	ffffffff 	.word	0xffffffff
 800b11c:	7fefffff 	.word	0x7fefffff
 800b120:	0800e1f8 	.word	0x0800e1f8
 800b124:	0800e1f4 	.word	0x0800e1f4
 800b128:	0800e200 	.word	0x0800e200
 800b12c:	0800e1fc 	.word	0x0800e1fc
 800b130:	0800e204 	.word	0x0800e204
 800b134:	2301      	movs	r3, #1
 800b136:	9a07      	ldr	r2, [sp, #28]
 800b138:	4631      	mov	r1, r6
 800b13a:	4628      	mov	r0, r5
 800b13c:	47b8      	blx	r7
 800b13e:	3001      	adds	r0, #1
 800b140:	f43f aed0 	beq.w	800aee4 <_printf_float+0x9c>
 800b144:	f10a 0a01 	add.w	sl, sl, #1
 800b148:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b14a:	9306      	str	r3, [sp, #24]
 800b14c:	eba3 0309 	sub.w	r3, r3, r9
 800b150:	4553      	cmp	r3, sl
 800b152:	dcef      	bgt.n	800b134 <_printf_float+0x2ec>
 800b154:	9b06      	ldr	r3, [sp, #24]
 800b156:	4498      	add	r8, r3
 800b158:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b15c:	429a      	cmp	r2, r3
 800b15e:	db15      	blt.n	800b18c <_printf_float+0x344>
 800b160:	6823      	ldr	r3, [r4, #0]
 800b162:	07da      	lsls	r2, r3, #31
 800b164:	d412      	bmi.n	800b18c <_printf_float+0x344>
 800b166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b168:	9a06      	ldr	r2, [sp, #24]
 800b16a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b16c:	1a9a      	subs	r2, r3, r2
 800b16e:	eba3 0a01 	sub.w	sl, r3, r1
 800b172:	4592      	cmp	sl, r2
 800b174:	bfa8      	it	ge
 800b176:	4692      	movge	sl, r2
 800b178:	f1ba 0f00 	cmp.w	sl, #0
 800b17c:	dc0e      	bgt.n	800b19c <_printf_float+0x354>
 800b17e:	f04f 0800 	mov.w	r8, #0
 800b182:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b186:	f104 091a 	add.w	r9, r4, #26
 800b18a:	e019      	b.n	800b1c0 <_printf_float+0x378>
 800b18c:	9b05      	ldr	r3, [sp, #20]
 800b18e:	465a      	mov	r2, fp
 800b190:	4631      	mov	r1, r6
 800b192:	4628      	mov	r0, r5
 800b194:	47b8      	blx	r7
 800b196:	3001      	adds	r0, #1
 800b198:	d1e5      	bne.n	800b166 <_printf_float+0x31e>
 800b19a:	e6a3      	b.n	800aee4 <_printf_float+0x9c>
 800b19c:	4653      	mov	r3, sl
 800b19e:	4642      	mov	r2, r8
 800b1a0:	4631      	mov	r1, r6
 800b1a2:	4628      	mov	r0, r5
 800b1a4:	47b8      	blx	r7
 800b1a6:	3001      	adds	r0, #1
 800b1a8:	d1e9      	bne.n	800b17e <_printf_float+0x336>
 800b1aa:	e69b      	b.n	800aee4 <_printf_float+0x9c>
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	464a      	mov	r2, r9
 800b1b0:	4631      	mov	r1, r6
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	47b8      	blx	r7
 800b1b6:	3001      	adds	r0, #1
 800b1b8:	f43f ae94 	beq.w	800aee4 <_printf_float+0x9c>
 800b1bc:	f108 0801 	add.w	r8, r8, #1
 800b1c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1c4:	1a9b      	subs	r3, r3, r2
 800b1c6:	eba3 030a 	sub.w	r3, r3, sl
 800b1ca:	4543      	cmp	r3, r8
 800b1cc:	dcee      	bgt.n	800b1ac <_printf_float+0x364>
 800b1ce:	e747      	b.n	800b060 <_printf_float+0x218>
 800b1d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1d2:	2a01      	cmp	r2, #1
 800b1d4:	dc01      	bgt.n	800b1da <_printf_float+0x392>
 800b1d6:	07db      	lsls	r3, r3, #31
 800b1d8:	d539      	bpl.n	800b24e <_printf_float+0x406>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	4642      	mov	r2, r8
 800b1de:	4631      	mov	r1, r6
 800b1e0:	4628      	mov	r0, r5
 800b1e2:	47b8      	blx	r7
 800b1e4:	3001      	adds	r0, #1
 800b1e6:	f43f ae7d 	beq.w	800aee4 <_printf_float+0x9c>
 800b1ea:	9b05      	ldr	r3, [sp, #20]
 800b1ec:	465a      	mov	r2, fp
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	47b8      	blx	r7
 800b1f4:	3001      	adds	r0, #1
 800b1f6:	f108 0801 	add.w	r8, r8, #1
 800b1fa:	f43f ae73 	beq.w	800aee4 <_printf_float+0x9c>
 800b1fe:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800b202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b204:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b20c:	f103 33ff 	add.w	r3, r3, #4294967295
 800b210:	d018      	beq.n	800b244 <_printf_float+0x3fc>
 800b212:	4642      	mov	r2, r8
 800b214:	4631      	mov	r1, r6
 800b216:	4628      	mov	r0, r5
 800b218:	47b8      	blx	r7
 800b21a:	3001      	adds	r0, #1
 800b21c:	d10e      	bne.n	800b23c <_printf_float+0x3f4>
 800b21e:	e661      	b.n	800aee4 <_printf_float+0x9c>
 800b220:	2301      	movs	r3, #1
 800b222:	464a      	mov	r2, r9
 800b224:	4631      	mov	r1, r6
 800b226:	4628      	mov	r0, r5
 800b228:	47b8      	blx	r7
 800b22a:	3001      	adds	r0, #1
 800b22c:	f43f ae5a 	beq.w	800aee4 <_printf_float+0x9c>
 800b230:	f108 0801 	add.w	r8, r8, #1
 800b234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b236:	3b01      	subs	r3, #1
 800b238:	4543      	cmp	r3, r8
 800b23a:	dcf1      	bgt.n	800b220 <_printf_float+0x3d8>
 800b23c:	4653      	mov	r3, sl
 800b23e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b242:	e6dd      	b.n	800b000 <_printf_float+0x1b8>
 800b244:	f04f 0800 	mov.w	r8, #0
 800b248:	f104 091a 	add.w	r9, r4, #26
 800b24c:	e7f2      	b.n	800b234 <_printf_float+0x3ec>
 800b24e:	2301      	movs	r3, #1
 800b250:	e7df      	b.n	800b212 <_printf_float+0x3ca>
 800b252:	2301      	movs	r3, #1
 800b254:	464a      	mov	r2, r9
 800b256:	4631      	mov	r1, r6
 800b258:	4628      	mov	r0, r5
 800b25a:	47b8      	blx	r7
 800b25c:	3001      	adds	r0, #1
 800b25e:	f43f ae41 	beq.w	800aee4 <_printf_float+0x9c>
 800b262:	f108 0801 	add.w	r8, r8, #1
 800b266:	68e3      	ldr	r3, [r4, #12]
 800b268:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b26a:	1a9b      	subs	r3, r3, r2
 800b26c:	4543      	cmp	r3, r8
 800b26e:	dcf0      	bgt.n	800b252 <_printf_float+0x40a>
 800b270:	e6fa      	b.n	800b068 <_printf_float+0x220>
 800b272:	f04f 0800 	mov.w	r8, #0
 800b276:	f104 0919 	add.w	r9, r4, #25
 800b27a:	e7f4      	b.n	800b266 <_printf_float+0x41e>
 800b27c:	2900      	cmp	r1, #0
 800b27e:	f43f ae8a 	beq.w	800af96 <_printf_float+0x14e>
 800b282:	f04f 0c00 	mov.w	ip, #0
 800b286:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 800b28a:	e9cd 0900 	strd	r0, r9, [sp]
 800b28e:	6022      	str	r2, [r4, #0]
 800b290:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b294:	4628      	mov	r0, r5
 800b296:	f7ff fd52 	bl	800ad3e <__cvt>
 800b29a:	4680      	mov	r8, r0
 800b29c:	e64a      	b.n	800af34 <_printf_float+0xec>
 800b29e:	bf00      	nop

0800b2a0 <_printf_common>:
 800b2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2a4:	4691      	mov	r9, r2
 800b2a6:	461f      	mov	r7, r3
 800b2a8:	688a      	ldr	r2, [r1, #8]
 800b2aa:	690b      	ldr	r3, [r1, #16]
 800b2ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	bfb8      	it	lt
 800b2b4:	4613      	movlt	r3, r2
 800b2b6:	f8c9 3000 	str.w	r3, [r9]
 800b2ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b2be:	4606      	mov	r6, r0
 800b2c0:	460c      	mov	r4, r1
 800b2c2:	b112      	cbz	r2, 800b2ca <_printf_common+0x2a>
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	f8c9 3000 	str.w	r3, [r9]
 800b2ca:	6823      	ldr	r3, [r4, #0]
 800b2cc:	0699      	lsls	r1, r3, #26
 800b2ce:	bf42      	ittt	mi
 800b2d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b2d4:	3302      	addmi	r3, #2
 800b2d6:	f8c9 3000 	strmi.w	r3, [r9]
 800b2da:	6825      	ldr	r5, [r4, #0]
 800b2dc:	f015 0506 	ands.w	r5, r5, #6
 800b2e0:	d107      	bne.n	800b2f2 <_printf_common+0x52>
 800b2e2:	f104 0a19 	add.w	sl, r4, #25
 800b2e6:	68e3      	ldr	r3, [r4, #12]
 800b2e8:	f8d9 2000 	ldr.w	r2, [r9]
 800b2ec:	1a9b      	subs	r3, r3, r2
 800b2ee:	42ab      	cmp	r3, r5
 800b2f0:	dc28      	bgt.n	800b344 <_printf_common+0xa4>
 800b2f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b2f6:	6822      	ldr	r2, [r4, #0]
 800b2f8:	3300      	adds	r3, #0
 800b2fa:	bf18      	it	ne
 800b2fc:	2301      	movne	r3, #1
 800b2fe:	0692      	lsls	r2, r2, #26
 800b300:	d42d      	bmi.n	800b35e <_printf_common+0xbe>
 800b302:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b306:	4639      	mov	r1, r7
 800b308:	4630      	mov	r0, r6
 800b30a:	47c0      	blx	r8
 800b30c:	3001      	adds	r0, #1
 800b30e:	d020      	beq.n	800b352 <_printf_common+0xb2>
 800b310:	6823      	ldr	r3, [r4, #0]
 800b312:	68e5      	ldr	r5, [r4, #12]
 800b314:	f8d9 2000 	ldr.w	r2, [r9]
 800b318:	f003 0306 	and.w	r3, r3, #6
 800b31c:	2b04      	cmp	r3, #4
 800b31e:	bf08      	it	eq
 800b320:	1aad      	subeq	r5, r5, r2
 800b322:	68a3      	ldr	r3, [r4, #8]
 800b324:	6922      	ldr	r2, [r4, #16]
 800b326:	bf0c      	ite	eq
 800b328:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b32c:	2500      	movne	r5, #0
 800b32e:	4293      	cmp	r3, r2
 800b330:	bfc4      	itt	gt
 800b332:	1a9b      	subgt	r3, r3, r2
 800b334:	18ed      	addgt	r5, r5, r3
 800b336:	f04f 0900 	mov.w	r9, #0
 800b33a:	341a      	adds	r4, #26
 800b33c:	454d      	cmp	r5, r9
 800b33e:	d11a      	bne.n	800b376 <_printf_common+0xd6>
 800b340:	2000      	movs	r0, #0
 800b342:	e008      	b.n	800b356 <_printf_common+0xb6>
 800b344:	2301      	movs	r3, #1
 800b346:	4652      	mov	r2, sl
 800b348:	4639      	mov	r1, r7
 800b34a:	4630      	mov	r0, r6
 800b34c:	47c0      	blx	r8
 800b34e:	3001      	adds	r0, #1
 800b350:	d103      	bne.n	800b35a <_printf_common+0xba>
 800b352:	f04f 30ff 	mov.w	r0, #4294967295
 800b356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b35a:	3501      	adds	r5, #1
 800b35c:	e7c3      	b.n	800b2e6 <_printf_common+0x46>
 800b35e:	18e1      	adds	r1, r4, r3
 800b360:	1c5a      	adds	r2, r3, #1
 800b362:	2030      	movs	r0, #48	; 0x30
 800b364:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b368:	4422      	add	r2, r4
 800b36a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b36e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b372:	3302      	adds	r3, #2
 800b374:	e7c5      	b.n	800b302 <_printf_common+0x62>
 800b376:	2301      	movs	r3, #1
 800b378:	4622      	mov	r2, r4
 800b37a:	4639      	mov	r1, r7
 800b37c:	4630      	mov	r0, r6
 800b37e:	47c0      	blx	r8
 800b380:	3001      	adds	r0, #1
 800b382:	d0e6      	beq.n	800b352 <_printf_common+0xb2>
 800b384:	f109 0901 	add.w	r9, r9, #1
 800b388:	e7d8      	b.n	800b33c <_printf_common+0x9c>
	...

0800b38c <_printf_i>:
 800b38c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b390:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b394:	460c      	mov	r4, r1
 800b396:	7e09      	ldrb	r1, [r1, #24]
 800b398:	b085      	sub	sp, #20
 800b39a:	296e      	cmp	r1, #110	; 0x6e
 800b39c:	4617      	mov	r7, r2
 800b39e:	4606      	mov	r6, r0
 800b3a0:	4698      	mov	r8, r3
 800b3a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b3a4:	f000 80b3 	beq.w	800b50e <_printf_i+0x182>
 800b3a8:	d822      	bhi.n	800b3f0 <_printf_i+0x64>
 800b3aa:	2963      	cmp	r1, #99	; 0x63
 800b3ac:	d036      	beq.n	800b41c <_printf_i+0x90>
 800b3ae:	d80a      	bhi.n	800b3c6 <_printf_i+0x3a>
 800b3b0:	2900      	cmp	r1, #0
 800b3b2:	f000 80b9 	beq.w	800b528 <_printf_i+0x19c>
 800b3b6:	2958      	cmp	r1, #88	; 0x58
 800b3b8:	f000 8083 	beq.w	800b4c2 <_printf_i+0x136>
 800b3bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b3c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b3c4:	e032      	b.n	800b42c <_printf_i+0xa0>
 800b3c6:	2964      	cmp	r1, #100	; 0x64
 800b3c8:	d001      	beq.n	800b3ce <_printf_i+0x42>
 800b3ca:	2969      	cmp	r1, #105	; 0x69
 800b3cc:	d1f6      	bne.n	800b3bc <_printf_i+0x30>
 800b3ce:	6820      	ldr	r0, [r4, #0]
 800b3d0:	6813      	ldr	r3, [r2, #0]
 800b3d2:	0605      	lsls	r5, r0, #24
 800b3d4:	f103 0104 	add.w	r1, r3, #4
 800b3d8:	d52a      	bpl.n	800b430 <_printf_i+0xa4>
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	6011      	str	r1, [r2, #0]
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	da03      	bge.n	800b3ea <_printf_i+0x5e>
 800b3e2:	222d      	movs	r2, #45	; 0x2d
 800b3e4:	425b      	negs	r3, r3
 800b3e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b3ea:	486f      	ldr	r0, [pc, #444]	; (800b5a8 <_printf_i+0x21c>)
 800b3ec:	220a      	movs	r2, #10
 800b3ee:	e039      	b.n	800b464 <_printf_i+0xd8>
 800b3f0:	2973      	cmp	r1, #115	; 0x73
 800b3f2:	f000 809d 	beq.w	800b530 <_printf_i+0x1a4>
 800b3f6:	d808      	bhi.n	800b40a <_printf_i+0x7e>
 800b3f8:	296f      	cmp	r1, #111	; 0x6f
 800b3fa:	d020      	beq.n	800b43e <_printf_i+0xb2>
 800b3fc:	2970      	cmp	r1, #112	; 0x70
 800b3fe:	d1dd      	bne.n	800b3bc <_printf_i+0x30>
 800b400:	6823      	ldr	r3, [r4, #0]
 800b402:	f043 0320 	orr.w	r3, r3, #32
 800b406:	6023      	str	r3, [r4, #0]
 800b408:	e003      	b.n	800b412 <_printf_i+0x86>
 800b40a:	2975      	cmp	r1, #117	; 0x75
 800b40c:	d017      	beq.n	800b43e <_printf_i+0xb2>
 800b40e:	2978      	cmp	r1, #120	; 0x78
 800b410:	d1d4      	bne.n	800b3bc <_printf_i+0x30>
 800b412:	2378      	movs	r3, #120	; 0x78
 800b414:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b418:	4864      	ldr	r0, [pc, #400]	; (800b5ac <_printf_i+0x220>)
 800b41a:	e055      	b.n	800b4c8 <_printf_i+0x13c>
 800b41c:	6813      	ldr	r3, [r2, #0]
 800b41e:	1d19      	adds	r1, r3, #4
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	6011      	str	r1, [r2, #0]
 800b424:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b428:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b42c:	2301      	movs	r3, #1
 800b42e:	e08c      	b.n	800b54a <_printf_i+0x1be>
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	6011      	str	r1, [r2, #0]
 800b434:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b438:	bf18      	it	ne
 800b43a:	b21b      	sxthne	r3, r3
 800b43c:	e7cf      	b.n	800b3de <_printf_i+0x52>
 800b43e:	6813      	ldr	r3, [r2, #0]
 800b440:	6825      	ldr	r5, [r4, #0]
 800b442:	1d18      	adds	r0, r3, #4
 800b444:	6010      	str	r0, [r2, #0]
 800b446:	0628      	lsls	r0, r5, #24
 800b448:	d501      	bpl.n	800b44e <_printf_i+0xc2>
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	e002      	b.n	800b454 <_printf_i+0xc8>
 800b44e:	0668      	lsls	r0, r5, #25
 800b450:	d5fb      	bpl.n	800b44a <_printf_i+0xbe>
 800b452:	881b      	ldrh	r3, [r3, #0]
 800b454:	4854      	ldr	r0, [pc, #336]	; (800b5a8 <_printf_i+0x21c>)
 800b456:	296f      	cmp	r1, #111	; 0x6f
 800b458:	bf14      	ite	ne
 800b45a:	220a      	movne	r2, #10
 800b45c:	2208      	moveq	r2, #8
 800b45e:	2100      	movs	r1, #0
 800b460:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b464:	6865      	ldr	r5, [r4, #4]
 800b466:	60a5      	str	r5, [r4, #8]
 800b468:	2d00      	cmp	r5, #0
 800b46a:	f2c0 8095 	blt.w	800b598 <_printf_i+0x20c>
 800b46e:	6821      	ldr	r1, [r4, #0]
 800b470:	f021 0104 	bic.w	r1, r1, #4
 800b474:	6021      	str	r1, [r4, #0]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d13d      	bne.n	800b4f6 <_printf_i+0x16a>
 800b47a:	2d00      	cmp	r5, #0
 800b47c:	f040 808e 	bne.w	800b59c <_printf_i+0x210>
 800b480:	4665      	mov	r5, ip
 800b482:	2a08      	cmp	r2, #8
 800b484:	d10b      	bne.n	800b49e <_printf_i+0x112>
 800b486:	6823      	ldr	r3, [r4, #0]
 800b488:	07db      	lsls	r3, r3, #31
 800b48a:	d508      	bpl.n	800b49e <_printf_i+0x112>
 800b48c:	6923      	ldr	r3, [r4, #16]
 800b48e:	6862      	ldr	r2, [r4, #4]
 800b490:	429a      	cmp	r2, r3
 800b492:	bfde      	ittt	le
 800b494:	2330      	movle	r3, #48	; 0x30
 800b496:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b49a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b49e:	ebac 0305 	sub.w	r3, ip, r5
 800b4a2:	6123      	str	r3, [r4, #16]
 800b4a4:	f8cd 8000 	str.w	r8, [sp]
 800b4a8:	463b      	mov	r3, r7
 800b4aa:	aa03      	add	r2, sp, #12
 800b4ac:	4621      	mov	r1, r4
 800b4ae:	4630      	mov	r0, r6
 800b4b0:	f7ff fef6 	bl	800b2a0 <_printf_common>
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	d14d      	bne.n	800b554 <_printf_i+0x1c8>
 800b4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4bc:	b005      	add	sp, #20
 800b4be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4c2:	4839      	ldr	r0, [pc, #228]	; (800b5a8 <_printf_i+0x21c>)
 800b4c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b4c8:	6813      	ldr	r3, [r2, #0]
 800b4ca:	6821      	ldr	r1, [r4, #0]
 800b4cc:	1d1d      	adds	r5, r3, #4
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	6015      	str	r5, [r2, #0]
 800b4d2:	060a      	lsls	r2, r1, #24
 800b4d4:	d50b      	bpl.n	800b4ee <_printf_i+0x162>
 800b4d6:	07ca      	lsls	r2, r1, #31
 800b4d8:	bf44      	itt	mi
 800b4da:	f041 0120 	orrmi.w	r1, r1, #32
 800b4de:	6021      	strmi	r1, [r4, #0]
 800b4e0:	b91b      	cbnz	r3, 800b4ea <_printf_i+0x15e>
 800b4e2:	6822      	ldr	r2, [r4, #0]
 800b4e4:	f022 0220 	bic.w	r2, r2, #32
 800b4e8:	6022      	str	r2, [r4, #0]
 800b4ea:	2210      	movs	r2, #16
 800b4ec:	e7b7      	b.n	800b45e <_printf_i+0xd2>
 800b4ee:	064d      	lsls	r5, r1, #25
 800b4f0:	bf48      	it	mi
 800b4f2:	b29b      	uxthmi	r3, r3
 800b4f4:	e7ef      	b.n	800b4d6 <_printf_i+0x14a>
 800b4f6:	4665      	mov	r5, ip
 800b4f8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b4fc:	fb02 3311 	mls	r3, r2, r1, r3
 800b500:	5cc3      	ldrb	r3, [r0, r3]
 800b502:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b506:	460b      	mov	r3, r1
 800b508:	2900      	cmp	r1, #0
 800b50a:	d1f5      	bne.n	800b4f8 <_printf_i+0x16c>
 800b50c:	e7b9      	b.n	800b482 <_printf_i+0xf6>
 800b50e:	6813      	ldr	r3, [r2, #0]
 800b510:	6825      	ldr	r5, [r4, #0]
 800b512:	6961      	ldr	r1, [r4, #20]
 800b514:	1d18      	adds	r0, r3, #4
 800b516:	6010      	str	r0, [r2, #0]
 800b518:	0628      	lsls	r0, r5, #24
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	d501      	bpl.n	800b522 <_printf_i+0x196>
 800b51e:	6019      	str	r1, [r3, #0]
 800b520:	e002      	b.n	800b528 <_printf_i+0x19c>
 800b522:	066a      	lsls	r2, r5, #25
 800b524:	d5fb      	bpl.n	800b51e <_printf_i+0x192>
 800b526:	8019      	strh	r1, [r3, #0]
 800b528:	2300      	movs	r3, #0
 800b52a:	6123      	str	r3, [r4, #16]
 800b52c:	4665      	mov	r5, ip
 800b52e:	e7b9      	b.n	800b4a4 <_printf_i+0x118>
 800b530:	6813      	ldr	r3, [r2, #0]
 800b532:	1d19      	adds	r1, r3, #4
 800b534:	6011      	str	r1, [r2, #0]
 800b536:	681d      	ldr	r5, [r3, #0]
 800b538:	6862      	ldr	r2, [r4, #4]
 800b53a:	2100      	movs	r1, #0
 800b53c:	4628      	mov	r0, r5
 800b53e:	f7f4 fe87 	bl	8000250 <memchr>
 800b542:	b108      	cbz	r0, 800b548 <_printf_i+0x1bc>
 800b544:	1b40      	subs	r0, r0, r5
 800b546:	6060      	str	r0, [r4, #4]
 800b548:	6863      	ldr	r3, [r4, #4]
 800b54a:	6123      	str	r3, [r4, #16]
 800b54c:	2300      	movs	r3, #0
 800b54e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b552:	e7a7      	b.n	800b4a4 <_printf_i+0x118>
 800b554:	6923      	ldr	r3, [r4, #16]
 800b556:	462a      	mov	r2, r5
 800b558:	4639      	mov	r1, r7
 800b55a:	4630      	mov	r0, r6
 800b55c:	47c0      	blx	r8
 800b55e:	3001      	adds	r0, #1
 800b560:	d0aa      	beq.n	800b4b8 <_printf_i+0x12c>
 800b562:	6823      	ldr	r3, [r4, #0]
 800b564:	079b      	lsls	r3, r3, #30
 800b566:	d413      	bmi.n	800b590 <_printf_i+0x204>
 800b568:	68e0      	ldr	r0, [r4, #12]
 800b56a:	9b03      	ldr	r3, [sp, #12]
 800b56c:	4298      	cmp	r0, r3
 800b56e:	bfb8      	it	lt
 800b570:	4618      	movlt	r0, r3
 800b572:	e7a3      	b.n	800b4bc <_printf_i+0x130>
 800b574:	2301      	movs	r3, #1
 800b576:	464a      	mov	r2, r9
 800b578:	4639      	mov	r1, r7
 800b57a:	4630      	mov	r0, r6
 800b57c:	47c0      	blx	r8
 800b57e:	3001      	adds	r0, #1
 800b580:	d09a      	beq.n	800b4b8 <_printf_i+0x12c>
 800b582:	3501      	adds	r5, #1
 800b584:	68e3      	ldr	r3, [r4, #12]
 800b586:	9a03      	ldr	r2, [sp, #12]
 800b588:	1a9b      	subs	r3, r3, r2
 800b58a:	42ab      	cmp	r3, r5
 800b58c:	dcf2      	bgt.n	800b574 <_printf_i+0x1e8>
 800b58e:	e7eb      	b.n	800b568 <_printf_i+0x1dc>
 800b590:	2500      	movs	r5, #0
 800b592:	f104 0919 	add.w	r9, r4, #25
 800b596:	e7f5      	b.n	800b584 <_printf_i+0x1f8>
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d1ac      	bne.n	800b4f6 <_printf_i+0x16a>
 800b59c:	7803      	ldrb	r3, [r0, #0]
 800b59e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5a2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5a6:	e76c      	b.n	800b482 <_printf_i+0xf6>
 800b5a8:	0800e206 	.word	0x0800e206
 800b5ac:	0800e217 	.word	0x0800e217

0800b5b0 <iprintf>:
 800b5b0:	b40f      	push	{r0, r1, r2, r3}
 800b5b2:	4b0a      	ldr	r3, [pc, #40]	; (800b5dc <iprintf+0x2c>)
 800b5b4:	b513      	push	{r0, r1, r4, lr}
 800b5b6:	681c      	ldr	r4, [r3, #0]
 800b5b8:	b124      	cbz	r4, 800b5c4 <iprintf+0x14>
 800b5ba:	69a3      	ldr	r3, [r4, #24]
 800b5bc:	b913      	cbnz	r3, 800b5c4 <iprintf+0x14>
 800b5be:	4620      	mov	r0, r4
 800b5c0:	f000 fffa 	bl	800c5b8 <__sinit>
 800b5c4:	ab05      	add	r3, sp, #20
 800b5c6:	9a04      	ldr	r2, [sp, #16]
 800b5c8:	68a1      	ldr	r1, [r4, #8]
 800b5ca:	9301      	str	r3, [sp, #4]
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f001 fcb3 	bl	800cf38 <_vfiprintf_r>
 800b5d2:	b002      	add	sp, #8
 800b5d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5d8:	b004      	add	sp, #16
 800b5da:	4770      	bx	lr
 800b5dc:	20000028 	.word	0x20000028

0800b5e0 <_puts_r>:
 800b5e0:	b570      	push	{r4, r5, r6, lr}
 800b5e2:	460e      	mov	r6, r1
 800b5e4:	4605      	mov	r5, r0
 800b5e6:	b118      	cbz	r0, 800b5f0 <_puts_r+0x10>
 800b5e8:	6983      	ldr	r3, [r0, #24]
 800b5ea:	b90b      	cbnz	r3, 800b5f0 <_puts_r+0x10>
 800b5ec:	f000 ffe4 	bl	800c5b8 <__sinit>
 800b5f0:	69ab      	ldr	r3, [r5, #24]
 800b5f2:	68ac      	ldr	r4, [r5, #8]
 800b5f4:	b913      	cbnz	r3, 800b5fc <_puts_r+0x1c>
 800b5f6:	4628      	mov	r0, r5
 800b5f8:	f000 ffde 	bl	800c5b8 <__sinit>
 800b5fc:	4b23      	ldr	r3, [pc, #140]	; (800b68c <_puts_r+0xac>)
 800b5fe:	429c      	cmp	r4, r3
 800b600:	d117      	bne.n	800b632 <_puts_r+0x52>
 800b602:	686c      	ldr	r4, [r5, #4]
 800b604:	89a3      	ldrh	r3, [r4, #12]
 800b606:	071b      	lsls	r3, r3, #28
 800b608:	d51d      	bpl.n	800b646 <_puts_r+0x66>
 800b60a:	6923      	ldr	r3, [r4, #16]
 800b60c:	b1db      	cbz	r3, 800b646 <_puts_r+0x66>
 800b60e:	3e01      	subs	r6, #1
 800b610:	68a3      	ldr	r3, [r4, #8]
 800b612:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b616:	3b01      	subs	r3, #1
 800b618:	60a3      	str	r3, [r4, #8]
 800b61a:	b9e9      	cbnz	r1, 800b658 <_puts_r+0x78>
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	da2e      	bge.n	800b67e <_puts_r+0x9e>
 800b620:	4622      	mov	r2, r4
 800b622:	210a      	movs	r1, #10
 800b624:	4628      	mov	r0, r5
 800b626:	f000 f83f 	bl	800b6a8 <__swbuf_r>
 800b62a:	3001      	adds	r0, #1
 800b62c:	d011      	beq.n	800b652 <_puts_r+0x72>
 800b62e:	200a      	movs	r0, #10
 800b630:	e011      	b.n	800b656 <_puts_r+0x76>
 800b632:	4b17      	ldr	r3, [pc, #92]	; (800b690 <_puts_r+0xb0>)
 800b634:	429c      	cmp	r4, r3
 800b636:	d101      	bne.n	800b63c <_puts_r+0x5c>
 800b638:	68ac      	ldr	r4, [r5, #8]
 800b63a:	e7e3      	b.n	800b604 <_puts_r+0x24>
 800b63c:	4b15      	ldr	r3, [pc, #84]	; (800b694 <_puts_r+0xb4>)
 800b63e:	429c      	cmp	r4, r3
 800b640:	bf08      	it	eq
 800b642:	68ec      	ldreq	r4, [r5, #12]
 800b644:	e7de      	b.n	800b604 <_puts_r+0x24>
 800b646:	4621      	mov	r1, r4
 800b648:	4628      	mov	r0, r5
 800b64a:	f000 f87f 	bl	800b74c <__swsetup_r>
 800b64e:	2800      	cmp	r0, #0
 800b650:	d0dd      	beq.n	800b60e <_puts_r+0x2e>
 800b652:	f04f 30ff 	mov.w	r0, #4294967295
 800b656:	bd70      	pop	{r4, r5, r6, pc}
 800b658:	2b00      	cmp	r3, #0
 800b65a:	da04      	bge.n	800b666 <_puts_r+0x86>
 800b65c:	69a2      	ldr	r2, [r4, #24]
 800b65e:	429a      	cmp	r2, r3
 800b660:	dc06      	bgt.n	800b670 <_puts_r+0x90>
 800b662:	290a      	cmp	r1, #10
 800b664:	d004      	beq.n	800b670 <_puts_r+0x90>
 800b666:	6823      	ldr	r3, [r4, #0]
 800b668:	1c5a      	adds	r2, r3, #1
 800b66a:	6022      	str	r2, [r4, #0]
 800b66c:	7019      	strb	r1, [r3, #0]
 800b66e:	e7cf      	b.n	800b610 <_puts_r+0x30>
 800b670:	4622      	mov	r2, r4
 800b672:	4628      	mov	r0, r5
 800b674:	f000 f818 	bl	800b6a8 <__swbuf_r>
 800b678:	3001      	adds	r0, #1
 800b67a:	d1c9      	bne.n	800b610 <_puts_r+0x30>
 800b67c:	e7e9      	b.n	800b652 <_puts_r+0x72>
 800b67e:	6823      	ldr	r3, [r4, #0]
 800b680:	200a      	movs	r0, #10
 800b682:	1c5a      	adds	r2, r3, #1
 800b684:	6022      	str	r2, [r4, #0]
 800b686:	7018      	strb	r0, [r3, #0]
 800b688:	e7e5      	b.n	800b656 <_puts_r+0x76>
 800b68a:	bf00      	nop
 800b68c:	0800e258 	.word	0x0800e258
 800b690:	0800e278 	.word	0x0800e278
 800b694:	0800e238 	.word	0x0800e238

0800b698 <puts>:
 800b698:	4b02      	ldr	r3, [pc, #8]	; (800b6a4 <puts+0xc>)
 800b69a:	4601      	mov	r1, r0
 800b69c:	6818      	ldr	r0, [r3, #0]
 800b69e:	f7ff bf9f 	b.w	800b5e0 <_puts_r>
 800b6a2:	bf00      	nop
 800b6a4:	20000028 	.word	0x20000028

0800b6a8 <__swbuf_r>:
 800b6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6aa:	460e      	mov	r6, r1
 800b6ac:	4614      	mov	r4, r2
 800b6ae:	4605      	mov	r5, r0
 800b6b0:	b118      	cbz	r0, 800b6ba <__swbuf_r+0x12>
 800b6b2:	6983      	ldr	r3, [r0, #24]
 800b6b4:	b90b      	cbnz	r3, 800b6ba <__swbuf_r+0x12>
 800b6b6:	f000 ff7f 	bl	800c5b8 <__sinit>
 800b6ba:	4b21      	ldr	r3, [pc, #132]	; (800b740 <__swbuf_r+0x98>)
 800b6bc:	429c      	cmp	r4, r3
 800b6be:	d12a      	bne.n	800b716 <__swbuf_r+0x6e>
 800b6c0:	686c      	ldr	r4, [r5, #4]
 800b6c2:	69a3      	ldr	r3, [r4, #24]
 800b6c4:	60a3      	str	r3, [r4, #8]
 800b6c6:	89a3      	ldrh	r3, [r4, #12]
 800b6c8:	071a      	lsls	r2, r3, #28
 800b6ca:	d52e      	bpl.n	800b72a <__swbuf_r+0x82>
 800b6cc:	6923      	ldr	r3, [r4, #16]
 800b6ce:	b363      	cbz	r3, 800b72a <__swbuf_r+0x82>
 800b6d0:	6923      	ldr	r3, [r4, #16]
 800b6d2:	6820      	ldr	r0, [r4, #0]
 800b6d4:	1ac0      	subs	r0, r0, r3
 800b6d6:	6963      	ldr	r3, [r4, #20]
 800b6d8:	b2f6      	uxtb	r6, r6
 800b6da:	4283      	cmp	r3, r0
 800b6dc:	4637      	mov	r7, r6
 800b6de:	dc04      	bgt.n	800b6ea <__swbuf_r+0x42>
 800b6e0:	4621      	mov	r1, r4
 800b6e2:	4628      	mov	r0, r5
 800b6e4:	f000 fefe 	bl	800c4e4 <_fflush_r>
 800b6e8:	bb28      	cbnz	r0, 800b736 <__swbuf_r+0x8e>
 800b6ea:	68a3      	ldr	r3, [r4, #8]
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	60a3      	str	r3, [r4, #8]
 800b6f0:	6823      	ldr	r3, [r4, #0]
 800b6f2:	1c5a      	adds	r2, r3, #1
 800b6f4:	6022      	str	r2, [r4, #0]
 800b6f6:	701e      	strb	r6, [r3, #0]
 800b6f8:	6963      	ldr	r3, [r4, #20]
 800b6fa:	3001      	adds	r0, #1
 800b6fc:	4283      	cmp	r3, r0
 800b6fe:	d004      	beq.n	800b70a <__swbuf_r+0x62>
 800b700:	89a3      	ldrh	r3, [r4, #12]
 800b702:	07db      	lsls	r3, r3, #31
 800b704:	d519      	bpl.n	800b73a <__swbuf_r+0x92>
 800b706:	2e0a      	cmp	r6, #10
 800b708:	d117      	bne.n	800b73a <__swbuf_r+0x92>
 800b70a:	4621      	mov	r1, r4
 800b70c:	4628      	mov	r0, r5
 800b70e:	f000 fee9 	bl	800c4e4 <_fflush_r>
 800b712:	b190      	cbz	r0, 800b73a <__swbuf_r+0x92>
 800b714:	e00f      	b.n	800b736 <__swbuf_r+0x8e>
 800b716:	4b0b      	ldr	r3, [pc, #44]	; (800b744 <__swbuf_r+0x9c>)
 800b718:	429c      	cmp	r4, r3
 800b71a:	d101      	bne.n	800b720 <__swbuf_r+0x78>
 800b71c:	68ac      	ldr	r4, [r5, #8]
 800b71e:	e7d0      	b.n	800b6c2 <__swbuf_r+0x1a>
 800b720:	4b09      	ldr	r3, [pc, #36]	; (800b748 <__swbuf_r+0xa0>)
 800b722:	429c      	cmp	r4, r3
 800b724:	bf08      	it	eq
 800b726:	68ec      	ldreq	r4, [r5, #12]
 800b728:	e7cb      	b.n	800b6c2 <__swbuf_r+0x1a>
 800b72a:	4621      	mov	r1, r4
 800b72c:	4628      	mov	r0, r5
 800b72e:	f000 f80d 	bl	800b74c <__swsetup_r>
 800b732:	2800      	cmp	r0, #0
 800b734:	d0cc      	beq.n	800b6d0 <__swbuf_r+0x28>
 800b736:	f04f 37ff 	mov.w	r7, #4294967295
 800b73a:	4638      	mov	r0, r7
 800b73c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b73e:	bf00      	nop
 800b740:	0800e258 	.word	0x0800e258
 800b744:	0800e278 	.word	0x0800e278
 800b748:	0800e238 	.word	0x0800e238

0800b74c <__swsetup_r>:
 800b74c:	4b32      	ldr	r3, [pc, #200]	; (800b818 <__swsetup_r+0xcc>)
 800b74e:	b570      	push	{r4, r5, r6, lr}
 800b750:	681d      	ldr	r5, [r3, #0]
 800b752:	4606      	mov	r6, r0
 800b754:	460c      	mov	r4, r1
 800b756:	b125      	cbz	r5, 800b762 <__swsetup_r+0x16>
 800b758:	69ab      	ldr	r3, [r5, #24]
 800b75a:	b913      	cbnz	r3, 800b762 <__swsetup_r+0x16>
 800b75c:	4628      	mov	r0, r5
 800b75e:	f000 ff2b 	bl	800c5b8 <__sinit>
 800b762:	4b2e      	ldr	r3, [pc, #184]	; (800b81c <__swsetup_r+0xd0>)
 800b764:	429c      	cmp	r4, r3
 800b766:	d10f      	bne.n	800b788 <__swsetup_r+0x3c>
 800b768:	686c      	ldr	r4, [r5, #4]
 800b76a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b76e:	b29a      	uxth	r2, r3
 800b770:	0715      	lsls	r5, r2, #28
 800b772:	d42c      	bmi.n	800b7ce <__swsetup_r+0x82>
 800b774:	06d0      	lsls	r0, r2, #27
 800b776:	d411      	bmi.n	800b79c <__swsetup_r+0x50>
 800b778:	2209      	movs	r2, #9
 800b77a:	6032      	str	r2, [r6, #0]
 800b77c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b780:	81a3      	strh	r3, [r4, #12]
 800b782:	f04f 30ff 	mov.w	r0, #4294967295
 800b786:	e03e      	b.n	800b806 <__swsetup_r+0xba>
 800b788:	4b25      	ldr	r3, [pc, #148]	; (800b820 <__swsetup_r+0xd4>)
 800b78a:	429c      	cmp	r4, r3
 800b78c:	d101      	bne.n	800b792 <__swsetup_r+0x46>
 800b78e:	68ac      	ldr	r4, [r5, #8]
 800b790:	e7eb      	b.n	800b76a <__swsetup_r+0x1e>
 800b792:	4b24      	ldr	r3, [pc, #144]	; (800b824 <__swsetup_r+0xd8>)
 800b794:	429c      	cmp	r4, r3
 800b796:	bf08      	it	eq
 800b798:	68ec      	ldreq	r4, [r5, #12]
 800b79a:	e7e6      	b.n	800b76a <__swsetup_r+0x1e>
 800b79c:	0751      	lsls	r1, r2, #29
 800b79e:	d512      	bpl.n	800b7c6 <__swsetup_r+0x7a>
 800b7a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b7a2:	b141      	cbz	r1, 800b7b6 <__swsetup_r+0x6a>
 800b7a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7a8:	4299      	cmp	r1, r3
 800b7aa:	d002      	beq.n	800b7b2 <__swsetup_r+0x66>
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f001 faf1 	bl	800cd94 <_free_r>
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	6363      	str	r3, [r4, #52]	; 0x34
 800b7b6:	89a3      	ldrh	r3, [r4, #12]
 800b7b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b7bc:	81a3      	strh	r3, [r4, #12]
 800b7be:	2300      	movs	r3, #0
 800b7c0:	6063      	str	r3, [r4, #4]
 800b7c2:	6923      	ldr	r3, [r4, #16]
 800b7c4:	6023      	str	r3, [r4, #0]
 800b7c6:	89a3      	ldrh	r3, [r4, #12]
 800b7c8:	f043 0308 	orr.w	r3, r3, #8
 800b7cc:	81a3      	strh	r3, [r4, #12]
 800b7ce:	6923      	ldr	r3, [r4, #16]
 800b7d0:	b94b      	cbnz	r3, 800b7e6 <__swsetup_r+0x9a>
 800b7d2:	89a3      	ldrh	r3, [r4, #12]
 800b7d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b7d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7dc:	d003      	beq.n	800b7e6 <__swsetup_r+0x9a>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	f000 ffa5 	bl	800c730 <__smakebuf_r>
 800b7e6:	89a2      	ldrh	r2, [r4, #12]
 800b7e8:	f012 0301 	ands.w	r3, r2, #1
 800b7ec:	d00c      	beq.n	800b808 <__swsetup_r+0xbc>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	60a3      	str	r3, [r4, #8]
 800b7f2:	6963      	ldr	r3, [r4, #20]
 800b7f4:	425b      	negs	r3, r3
 800b7f6:	61a3      	str	r3, [r4, #24]
 800b7f8:	6923      	ldr	r3, [r4, #16]
 800b7fa:	b953      	cbnz	r3, 800b812 <__swsetup_r+0xc6>
 800b7fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b800:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b804:	d1ba      	bne.n	800b77c <__swsetup_r+0x30>
 800b806:	bd70      	pop	{r4, r5, r6, pc}
 800b808:	0792      	lsls	r2, r2, #30
 800b80a:	bf58      	it	pl
 800b80c:	6963      	ldrpl	r3, [r4, #20]
 800b80e:	60a3      	str	r3, [r4, #8]
 800b810:	e7f2      	b.n	800b7f8 <__swsetup_r+0xac>
 800b812:	2000      	movs	r0, #0
 800b814:	e7f7      	b.n	800b806 <__swsetup_r+0xba>
 800b816:	bf00      	nop
 800b818:	20000028 	.word	0x20000028
 800b81c:	0800e258 	.word	0x0800e258
 800b820:	0800e278 	.word	0x0800e278
 800b824:	0800e238 	.word	0x0800e238

0800b828 <quorem>:
 800b828:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b82c:	6903      	ldr	r3, [r0, #16]
 800b82e:	690c      	ldr	r4, [r1, #16]
 800b830:	42a3      	cmp	r3, r4
 800b832:	4680      	mov	r8, r0
 800b834:	f2c0 8082 	blt.w	800b93c <quorem+0x114>
 800b838:	3c01      	subs	r4, #1
 800b83a:	f101 0714 	add.w	r7, r1, #20
 800b83e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800b842:	f100 0614 	add.w	r6, r0, #20
 800b846:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800b84a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800b84e:	eb06 030c 	add.w	r3, r6, ip
 800b852:	3501      	adds	r5, #1
 800b854:	eb07 090c 	add.w	r9, r7, ip
 800b858:	9301      	str	r3, [sp, #4]
 800b85a:	fbb0 f5f5 	udiv	r5, r0, r5
 800b85e:	b395      	cbz	r5, 800b8c6 <quorem+0x9e>
 800b860:	f04f 0a00 	mov.w	sl, #0
 800b864:	4638      	mov	r0, r7
 800b866:	46b6      	mov	lr, r6
 800b868:	46d3      	mov	fp, sl
 800b86a:	f850 2b04 	ldr.w	r2, [r0], #4
 800b86e:	b293      	uxth	r3, r2
 800b870:	fb05 a303 	mla	r3, r5, r3, sl
 800b874:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b878:	b29b      	uxth	r3, r3
 800b87a:	ebab 0303 	sub.w	r3, fp, r3
 800b87e:	0c12      	lsrs	r2, r2, #16
 800b880:	f8de b000 	ldr.w	fp, [lr]
 800b884:	fb05 a202 	mla	r2, r5, r2, sl
 800b888:	fa13 f38b 	uxtah	r3, r3, fp
 800b88c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800b890:	fa1f fb82 	uxth.w	fp, r2
 800b894:	f8de 2000 	ldr.w	r2, [lr]
 800b898:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800b89c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8a6:	4581      	cmp	r9, r0
 800b8a8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800b8ac:	f84e 3b04 	str.w	r3, [lr], #4
 800b8b0:	d2db      	bcs.n	800b86a <quorem+0x42>
 800b8b2:	f856 300c 	ldr.w	r3, [r6, ip]
 800b8b6:	b933      	cbnz	r3, 800b8c6 <quorem+0x9e>
 800b8b8:	9b01      	ldr	r3, [sp, #4]
 800b8ba:	3b04      	subs	r3, #4
 800b8bc:	429e      	cmp	r6, r3
 800b8be:	461a      	mov	r2, r3
 800b8c0:	d330      	bcc.n	800b924 <quorem+0xfc>
 800b8c2:	f8c8 4010 	str.w	r4, [r8, #16]
 800b8c6:	4640      	mov	r0, r8
 800b8c8:	f001 f990 	bl	800cbec <__mcmp>
 800b8cc:	2800      	cmp	r0, #0
 800b8ce:	db25      	blt.n	800b91c <quorem+0xf4>
 800b8d0:	3501      	adds	r5, #1
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f04f 0c00 	mov.w	ip, #0
 800b8d8:	f857 2b04 	ldr.w	r2, [r7], #4
 800b8dc:	f8d0 e000 	ldr.w	lr, [r0]
 800b8e0:	b293      	uxth	r3, r2
 800b8e2:	ebac 0303 	sub.w	r3, ip, r3
 800b8e6:	0c12      	lsrs	r2, r2, #16
 800b8e8:	fa13 f38e 	uxtah	r3, r3, lr
 800b8ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b8f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8f4:	b29b      	uxth	r3, r3
 800b8f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8fa:	45b9      	cmp	r9, r7
 800b8fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b900:	f840 3b04 	str.w	r3, [r0], #4
 800b904:	d2e8      	bcs.n	800b8d8 <quorem+0xb0>
 800b906:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800b90a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800b90e:	b92a      	cbnz	r2, 800b91c <quorem+0xf4>
 800b910:	3b04      	subs	r3, #4
 800b912:	429e      	cmp	r6, r3
 800b914:	461a      	mov	r2, r3
 800b916:	d30b      	bcc.n	800b930 <quorem+0x108>
 800b918:	f8c8 4010 	str.w	r4, [r8, #16]
 800b91c:	4628      	mov	r0, r5
 800b91e:	b003      	add	sp, #12
 800b920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b924:	6812      	ldr	r2, [r2, #0]
 800b926:	3b04      	subs	r3, #4
 800b928:	2a00      	cmp	r2, #0
 800b92a:	d1ca      	bne.n	800b8c2 <quorem+0x9a>
 800b92c:	3c01      	subs	r4, #1
 800b92e:	e7c5      	b.n	800b8bc <quorem+0x94>
 800b930:	6812      	ldr	r2, [r2, #0]
 800b932:	3b04      	subs	r3, #4
 800b934:	2a00      	cmp	r2, #0
 800b936:	d1ef      	bne.n	800b918 <quorem+0xf0>
 800b938:	3c01      	subs	r4, #1
 800b93a:	e7ea      	b.n	800b912 <quorem+0xea>
 800b93c:	2000      	movs	r0, #0
 800b93e:	e7ee      	b.n	800b91e <quorem+0xf6>

0800b940 <_dtoa_r>:
 800b940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b944:	ec57 6b10 	vmov	r6, r7, d0
 800b948:	b095      	sub	sp, #84	; 0x54
 800b94a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b94c:	9108      	str	r1, [sp, #32]
 800b94e:	4604      	mov	r4, r0
 800b950:	920a      	str	r2, [sp, #40]	; 0x28
 800b952:	9311      	str	r3, [sp, #68]	; 0x44
 800b954:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 800b958:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800b95c:	b93d      	cbnz	r5, 800b96e <_dtoa_r+0x2e>
 800b95e:	2010      	movs	r0, #16
 800b960:	f000 ff26 	bl	800c7b0 <malloc>
 800b964:	6260      	str	r0, [r4, #36]	; 0x24
 800b966:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b96a:	6005      	str	r5, [r0, #0]
 800b96c:	60c5      	str	r5, [r0, #12]
 800b96e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b970:	6819      	ldr	r1, [r3, #0]
 800b972:	b151      	cbz	r1, 800b98a <_dtoa_r+0x4a>
 800b974:	685a      	ldr	r2, [r3, #4]
 800b976:	604a      	str	r2, [r1, #4]
 800b978:	2301      	movs	r3, #1
 800b97a:	4093      	lsls	r3, r2
 800b97c:	608b      	str	r3, [r1, #8]
 800b97e:	4620      	mov	r0, r4
 800b980:	f000 ff52 	bl	800c828 <_Bfree>
 800b984:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b986:	2200      	movs	r2, #0
 800b988:	601a      	str	r2, [r3, #0]
 800b98a:	1e3b      	subs	r3, r7, #0
 800b98c:	bfb9      	ittee	lt
 800b98e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b992:	9303      	strlt	r3, [sp, #12]
 800b994:	2300      	movge	r3, #0
 800b996:	f8c8 3000 	strge.w	r3, [r8]
 800b99a:	9d03      	ldr	r5, [sp, #12]
 800b99c:	4bac      	ldr	r3, [pc, #688]	; (800bc50 <_dtoa_r+0x310>)
 800b99e:	bfbc      	itt	lt
 800b9a0:	2201      	movlt	r2, #1
 800b9a2:	f8c8 2000 	strlt.w	r2, [r8]
 800b9a6:	43ab      	bics	r3, r5
 800b9a8:	d11b      	bne.n	800b9e2 <_dtoa_r+0xa2>
 800b9aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b9ac:	f242 730f 	movw	r3, #9999	; 0x270f
 800b9b0:	6013      	str	r3, [r2, #0]
 800b9b2:	9b02      	ldr	r3, [sp, #8]
 800b9b4:	b923      	cbnz	r3, 800b9c0 <_dtoa_r+0x80>
 800b9b6:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b9ba:	2d00      	cmp	r5, #0
 800b9bc:	f000 84dd 	beq.w	800c37a <_dtoa_r+0xa3a>
 800b9c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b9c2:	b953      	cbnz	r3, 800b9da <_dtoa_r+0x9a>
 800b9c4:	4ba3      	ldr	r3, [pc, #652]	; (800bc54 <_dtoa_r+0x314>)
 800b9c6:	e020      	b.n	800ba0a <_dtoa_r+0xca>
 800b9c8:	4ba3      	ldr	r3, [pc, #652]	; (800bc58 <_dtoa_r+0x318>)
 800b9ca:	9304      	str	r3, [sp, #16]
 800b9cc:	3308      	adds	r3, #8
 800b9ce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800b9d0:	6013      	str	r3, [r2, #0]
 800b9d2:	9804      	ldr	r0, [sp, #16]
 800b9d4:	b015      	add	sp, #84	; 0x54
 800b9d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9da:	4b9e      	ldr	r3, [pc, #632]	; (800bc54 <_dtoa_r+0x314>)
 800b9dc:	9304      	str	r3, [sp, #16]
 800b9de:	3303      	adds	r3, #3
 800b9e0:	e7f5      	b.n	800b9ce <_dtoa_r+0x8e>
 800b9e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b9e6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b9ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b9ee:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b9f2:	d10c      	bne.n	800ba0e <_dtoa_r+0xce>
 800b9f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b9f6:	2301      	movs	r3, #1
 800b9f8:	6013      	str	r3, [r2, #0]
 800b9fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	f000 84b9 	beq.w	800c374 <_dtoa_r+0xa34>
 800ba02:	4b96      	ldr	r3, [pc, #600]	; (800bc5c <_dtoa_r+0x31c>)
 800ba04:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ba06:	6013      	str	r3, [r2, #0]
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	9304      	str	r3, [sp, #16]
 800ba0c:	e7e1      	b.n	800b9d2 <_dtoa_r+0x92>
 800ba0e:	a913      	add	r1, sp, #76	; 0x4c
 800ba10:	aa12      	add	r2, sp, #72	; 0x48
 800ba12:	ed9d 0b04 	vldr	d0, [sp, #16]
 800ba16:	4620      	mov	r0, r4
 800ba18:	f001 f95f 	bl	800ccda <__d2b>
 800ba1c:	f3c5 560a 	ubfx	r6, r5, #20, #11
 800ba20:	9001      	str	r0, [sp, #4]
 800ba22:	9912      	ldr	r1, [sp, #72]	; 0x48
 800ba24:	2e00      	cmp	r6, #0
 800ba26:	d046      	beq.n	800bab6 <_dtoa_r+0x176>
 800ba28:	9805      	ldr	r0, [sp, #20]
 800ba2a:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800ba2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba32:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800ba36:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba3a:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 800ba3e:	2700      	movs	r7, #0
 800ba40:	ee07 aa90 	vmov	s15, sl
 800ba44:	ec43 2b16 	vmov	d6, r2, r3
 800ba48:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800ba4c:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 800bc38 <_dtoa_r+0x2f8>
 800ba50:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800ba54:	ee36 7b47 	vsub.f64	d7, d6, d7
 800ba58:	ed9f 6b79 	vldr	d6, [pc, #484]	; 800bc40 <_dtoa_r+0x300>
 800ba5c:	eea7 6b04 	vfma.f64	d6, d7, d4
 800ba60:	eeb0 7b46 	vmov.f64	d7, d6
 800ba64:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800bc48 <_dtoa_r+0x308>
 800ba68:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ba6c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ba70:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ba74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba78:	ee16 ba90 	vmov	fp, s13
 800ba7c:	d508      	bpl.n	800ba90 <_dtoa_r+0x150>
 800ba7e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ba82:	eeb4 6b47 	vcmp.f64	d6, d7
 800ba86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba8a:	bf18      	it	ne
 800ba8c:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800ba90:	f1bb 0f16 	cmp.w	fp, #22
 800ba94:	d834      	bhi.n	800bb00 <_dtoa_r+0x1c0>
 800ba96:	4b72      	ldr	r3, [pc, #456]	; (800bc60 <_dtoa_r+0x320>)
 800ba98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ba9c:	ed93 7b00 	vldr	d7, [r3]
 800baa0:	ed9d 6b02 	vldr	d6, [sp, #8]
 800baa4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800baa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baac:	dd01      	ble.n	800bab2 <_dtoa_r+0x172>
 800baae:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bab2:	2300      	movs	r3, #0
 800bab4:	e025      	b.n	800bb02 <_dtoa_r+0x1c2>
 800bab6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bab8:	eb01 0a03 	add.w	sl, r1, r3
 800babc:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 800bac0:	2b20      	cmp	r3, #32
 800bac2:	dd17      	ble.n	800baf4 <_dtoa_r+0x1b4>
 800bac4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800bac8:	9a02      	ldr	r2, [sp, #8]
 800baca:	409d      	lsls	r5, r3
 800bacc:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 800bad0:	fa22 f303 	lsr.w	r3, r2, r3
 800bad4:	432b      	orrs	r3, r5
 800bad6:	ee07 3a90 	vmov	s15, r3
 800bada:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800bade:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bae2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bae6:	9805      	ldr	r0, [sp, #20]
 800bae8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baec:	2701      	movs	r7, #1
 800baee:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800baf2:	e7a5      	b.n	800ba40 <_dtoa_r+0x100>
 800baf4:	9a02      	ldr	r2, [sp, #8]
 800baf6:	f1c3 0320 	rsb	r3, r3, #32
 800bafa:	fa02 f303 	lsl.w	r3, r2, r3
 800bafe:	e7ea      	b.n	800bad6 <_dtoa_r+0x196>
 800bb00:	2301      	movs	r3, #1
 800bb02:	eba1 0a0a 	sub.w	sl, r1, sl
 800bb06:	9310      	str	r3, [sp, #64]	; 0x40
 800bb08:	f1ba 0301 	subs.w	r3, sl, #1
 800bb0c:	9307      	str	r3, [sp, #28]
 800bb0e:	bf43      	ittte	mi
 800bb10:	2300      	movmi	r3, #0
 800bb12:	f1ca 0a01 	rsbmi	sl, sl, #1
 800bb16:	9307      	strmi	r3, [sp, #28]
 800bb18:	f04f 0a00 	movpl.w	sl, #0
 800bb1c:	f1bb 0f00 	cmp.w	fp, #0
 800bb20:	db19      	blt.n	800bb56 <_dtoa_r+0x216>
 800bb22:	9b07      	ldr	r3, [sp, #28]
 800bb24:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bb28:	445b      	add	r3, fp
 800bb2a:	9307      	str	r3, [sp, #28]
 800bb2c:	f04f 0800 	mov.w	r8, #0
 800bb30:	9b08      	ldr	r3, [sp, #32]
 800bb32:	2b09      	cmp	r3, #9
 800bb34:	d866      	bhi.n	800bc04 <_dtoa_r+0x2c4>
 800bb36:	2b05      	cmp	r3, #5
 800bb38:	bfc4      	itt	gt
 800bb3a:	3b04      	subgt	r3, #4
 800bb3c:	9308      	strgt	r3, [sp, #32]
 800bb3e:	9b08      	ldr	r3, [sp, #32]
 800bb40:	f1a3 0302 	sub.w	r3, r3, #2
 800bb44:	bfcc      	ite	gt
 800bb46:	2500      	movgt	r5, #0
 800bb48:	2501      	movle	r5, #1
 800bb4a:	2b03      	cmp	r3, #3
 800bb4c:	d866      	bhi.n	800bc1c <_dtoa_r+0x2dc>
 800bb4e:	e8df f003 	tbb	[pc, r3]
 800bb52:	5755      	.short	0x5755
 800bb54:	4909      	.short	0x4909
 800bb56:	2300      	movs	r3, #0
 800bb58:	ebaa 0a0b 	sub.w	sl, sl, fp
 800bb5c:	f1cb 0800 	rsb	r8, fp, #0
 800bb60:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb62:	e7e5      	b.n	800bb30 <_dtoa_r+0x1f0>
 800bb64:	2301      	movs	r3, #1
 800bb66:	9309      	str	r3, [sp, #36]	; 0x24
 800bb68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	dd59      	ble.n	800bc22 <_dtoa_r+0x2e2>
 800bb6e:	9306      	str	r3, [sp, #24]
 800bb70:	4699      	mov	r9, r3
 800bb72:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bb74:	2200      	movs	r2, #0
 800bb76:	6072      	str	r2, [r6, #4]
 800bb78:	2204      	movs	r2, #4
 800bb7a:	f102 0014 	add.w	r0, r2, #20
 800bb7e:	4298      	cmp	r0, r3
 800bb80:	6871      	ldr	r1, [r6, #4]
 800bb82:	d953      	bls.n	800bc2c <_dtoa_r+0x2ec>
 800bb84:	4620      	mov	r0, r4
 800bb86:	f000 fe1b 	bl	800c7c0 <_Balloc>
 800bb8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb8c:	6030      	str	r0, [r6, #0]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	9304      	str	r3, [sp, #16]
 800bb92:	f1b9 0f0e 	cmp.w	r9, #14
 800bb96:	f200 80c2 	bhi.w	800bd1e <_dtoa_r+0x3de>
 800bb9a:	2d00      	cmp	r5, #0
 800bb9c:	f000 80bf 	beq.w	800bd1e <_dtoa_r+0x3de>
 800bba0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bba4:	f1bb 0f00 	cmp.w	fp, #0
 800bba8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 800bbac:	f340 80e6 	ble.w	800bd7c <_dtoa_r+0x43c>
 800bbb0:	4a2b      	ldr	r2, [pc, #172]	; (800bc60 <_dtoa_r+0x320>)
 800bbb2:	f00b 030f 	and.w	r3, fp, #15
 800bbb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bbba:	ed93 7b00 	vldr	d7, [r3]
 800bbbe:	ea4f 132b 	mov.w	r3, fp, asr #4
 800bbc2:	06da      	lsls	r2, r3, #27
 800bbc4:	f140 80d8 	bpl.w	800bd78 <_dtoa_r+0x438>
 800bbc8:	4a26      	ldr	r2, [pc, #152]	; (800bc64 <_dtoa_r+0x324>)
 800bbca:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 800bbce:	ed92 6b08 	vldr	d6, [r2, #32]
 800bbd2:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800bbd6:	ed8d 6b02 	vstr	d6, [sp, #8]
 800bbda:	f003 030f 	and.w	r3, r3, #15
 800bbde:	2203      	movs	r2, #3
 800bbe0:	4920      	ldr	r1, [pc, #128]	; (800bc64 <_dtoa_r+0x324>)
 800bbe2:	e04a      	b.n	800bc7a <_dtoa_r+0x33a>
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	9309      	str	r3, [sp, #36]	; 0x24
 800bbe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbea:	445b      	add	r3, fp
 800bbec:	f103 0901 	add.w	r9, r3, #1
 800bbf0:	9306      	str	r3, [sp, #24]
 800bbf2:	464b      	mov	r3, r9
 800bbf4:	2b01      	cmp	r3, #1
 800bbf6:	bfb8      	it	lt
 800bbf8:	2301      	movlt	r3, #1
 800bbfa:	e7ba      	b.n	800bb72 <_dtoa_r+0x232>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	e7b2      	b.n	800bb66 <_dtoa_r+0x226>
 800bc00:	2300      	movs	r3, #0
 800bc02:	e7f0      	b.n	800bbe6 <_dtoa_r+0x2a6>
 800bc04:	2501      	movs	r5, #1
 800bc06:	2300      	movs	r3, #0
 800bc08:	e9cd 3508 	strd	r3, r5, [sp, #32]
 800bc0c:	f04f 33ff 	mov.w	r3, #4294967295
 800bc10:	9306      	str	r3, [sp, #24]
 800bc12:	4699      	mov	r9, r3
 800bc14:	2200      	movs	r2, #0
 800bc16:	2312      	movs	r3, #18
 800bc18:	920a      	str	r2, [sp, #40]	; 0x28
 800bc1a:	e7aa      	b.n	800bb72 <_dtoa_r+0x232>
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc20:	e7f4      	b.n	800bc0c <_dtoa_r+0x2cc>
 800bc22:	2301      	movs	r3, #1
 800bc24:	9306      	str	r3, [sp, #24]
 800bc26:	4699      	mov	r9, r3
 800bc28:	461a      	mov	r2, r3
 800bc2a:	e7f5      	b.n	800bc18 <_dtoa_r+0x2d8>
 800bc2c:	3101      	adds	r1, #1
 800bc2e:	6071      	str	r1, [r6, #4]
 800bc30:	0052      	lsls	r2, r2, #1
 800bc32:	e7a2      	b.n	800bb7a <_dtoa_r+0x23a>
 800bc34:	f3af 8000 	nop.w
 800bc38:	636f4361 	.word	0x636f4361
 800bc3c:	3fd287a7 	.word	0x3fd287a7
 800bc40:	8b60c8b3 	.word	0x8b60c8b3
 800bc44:	3fc68a28 	.word	0x3fc68a28
 800bc48:	509f79fb 	.word	0x509f79fb
 800bc4c:	3fd34413 	.word	0x3fd34413
 800bc50:	7ff00000 	.word	0x7ff00000
 800bc54:	0800e231 	.word	0x0800e231
 800bc58:	0800e228 	.word	0x0800e228
 800bc5c:	0800e205 	.word	0x0800e205
 800bc60:	0800e2c0 	.word	0x0800e2c0
 800bc64:	0800e298 	.word	0x0800e298
 800bc68:	07de      	lsls	r6, r3, #31
 800bc6a:	d504      	bpl.n	800bc76 <_dtoa_r+0x336>
 800bc6c:	ed91 6b00 	vldr	d6, [r1]
 800bc70:	3201      	adds	r2, #1
 800bc72:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bc76:	105b      	asrs	r3, r3, #1
 800bc78:	3108      	adds	r1, #8
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d1f4      	bne.n	800bc68 <_dtoa_r+0x328>
 800bc7e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800bc82:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800bc86:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bc8a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	f000 80a7 	beq.w	800bde0 <_dtoa_r+0x4a0>
 800bc92:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800bc96:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bc9a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bc9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bca2:	f140 809d 	bpl.w	800bde0 <_dtoa_r+0x4a0>
 800bca6:	f1b9 0f00 	cmp.w	r9, #0
 800bcaa:	f000 8099 	beq.w	800bde0 <_dtoa_r+0x4a0>
 800bcae:	9b06      	ldr	r3, [sp, #24]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	dd30      	ble.n	800bd16 <_dtoa_r+0x3d6>
 800bcb4:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800bcb8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800bcbc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800bcc0:	9d06      	ldr	r5, [sp, #24]
 800bcc2:	f10b 33ff 	add.w	r3, fp, #4294967295
 800bcc6:	3201      	adds	r2, #1
 800bcc8:	ed9d 6b02 	vldr	d6, [sp, #8]
 800bccc:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800bcd0:	ee07 2a90 	vmov	s15, r2
 800bcd4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800bcd8:	eea7 5b06 	vfma.f64	d5, d7, d6
 800bcdc:	ed8d 5b02 	vstr	d5, [sp, #8]
 800bce0:	9a03      	ldr	r2, [sp, #12]
 800bce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bce6:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 800bcea:	2d00      	cmp	r5, #0
 800bcec:	d17b      	bne.n	800bde6 <_dtoa_r+0x4a6>
 800bcee:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800bcf2:	ee36 6b47 	vsub.f64	d6, d6, d7
 800bcf6:	ec41 0b17 	vmov	d7, r0, r1
 800bcfa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bcfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd02:	f300 8253 	bgt.w	800c1ac <_dtoa_r+0x86c>
 800bd06:	eeb1 7b47 	vneg.f64	d7, d7
 800bd0a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bd0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd12:	f100 8249 	bmi.w	800c1a8 <_dtoa_r+0x868>
 800bd16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800bd1a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	f2c0 8119 	blt.w	800bf58 <_dtoa_r+0x618>
 800bd26:	f1bb 0f0e 	cmp.w	fp, #14
 800bd2a:	f300 8115 	bgt.w	800bf58 <_dtoa_r+0x618>
 800bd2e:	4bc3      	ldr	r3, [pc, #780]	; (800c03c <_dtoa_r+0x6fc>)
 800bd30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bd34:	ed93 6b00 	vldr	d6, [r3]
 800bd38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	f280 80ba 	bge.w	800beb4 <_dtoa_r+0x574>
 800bd40:	f1b9 0f00 	cmp.w	r9, #0
 800bd44:	f300 80b6 	bgt.w	800beb4 <_dtoa_r+0x574>
 800bd48:	f040 822d 	bne.w	800c1a6 <_dtoa_r+0x866>
 800bd4c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800bd50:	ee26 6b07 	vmul.f64	d6, d6, d7
 800bd54:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd58:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800bd5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd60:	464d      	mov	r5, r9
 800bd62:	464f      	mov	r7, r9
 800bd64:	f280 8204 	bge.w	800c170 <_dtoa_r+0x830>
 800bd68:	9b04      	ldr	r3, [sp, #16]
 800bd6a:	9a04      	ldr	r2, [sp, #16]
 800bd6c:	1c5e      	adds	r6, r3, #1
 800bd6e:	2331      	movs	r3, #49	; 0x31
 800bd70:	7013      	strb	r3, [r2, #0]
 800bd72:	f10b 0b01 	add.w	fp, fp, #1
 800bd76:	e1ff      	b.n	800c178 <_dtoa_r+0x838>
 800bd78:	2202      	movs	r2, #2
 800bd7a:	e731      	b.n	800bbe0 <_dtoa_r+0x2a0>
 800bd7c:	d02e      	beq.n	800bddc <_dtoa_r+0x49c>
 800bd7e:	f1cb 0300 	rsb	r3, fp, #0
 800bd82:	4aae      	ldr	r2, [pc, #696]	; (800c03c <_dtoa_r+0x6fc>)
 800bd84:	f003 010f 	and.w	r1, r3, #15
 800bd88:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800bd8c:	ed92 7b00 	vldr	d7, [r2]
 800bd90:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800bd94:	ee26 7b07 	vmul.f64	d7, d6, d7
 800bd98:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800bd9c:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 800bda0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800bda4:	49a6      	ldr	r1, [pc, #664]	; (800c040 <_dtoa_r+0x700>)
 800bda6:	111b      	asrs	r3, r3, #4
 800bda8:	2000      	movs	r0, #0
 800bdaa:	2202      	movs	r2, #2
 800bdac:	b93b      	cbnz	r3, 800bdbe <_dtoa_r+0x47e>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	f43f af6b 	beq.w	800bc8a <_dtoa_r+0x34a>
 800bdb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bdb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdbc:	e765      	b.n	800bc8a <_dtoa_r+0x34a>
 800bdbe:	07dd      	lsls	r5, r3, #31
 800bdc0:	d509      	bpl.n	800bdd6 <_dtoa_r+0x496>
 800bdc2:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800bdc6:	ed91 7b00 	vldr	d7, [r1]
 800bdca:	ee26 7b07 	vmul.f64	d7, d6, d7
 800bdce:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800bdd2:	3201      	adds	r2, #1
 800bdd4:	2001      	movs	r0, #1
 800bdd6:	105b      	asrs	r3, r3, #1
 800bdd8:	3108      	adds	r1, #8
 800bdda:	e7e7      	b.n	800bdac <_dtoa_r+0x46c>
 800bddc:	2202      	movs	r2, #2
 800bdde:	e754      	b.n	800bc8a <_dtoa_r+0x34a>
 800bde0:	465b      	mov	r3, fp
 800bde2:	464d      	mov	r5, r9
 800bde4:	e770      	b.n	800bcc8 <_dtoa_r+0x388>
 800bde6:	4a95      	ldr	r2, [pc, #596]	; (800c03c <_dtoa_r+0x6fc>)
 800bde8:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 800bdec:	ed12 4b02 	vldr	d4, [r2, #-8]
 800bdf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bdf2:	ec41 0b17 	vmov	d7, r0, r1
 800bdf6:	b35a      	cbz	r2, 800be50 <_dtoa_r+0x510>
 800bdf8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800bdfc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800be00:	9e04      	ldr	r6, [sp, #16]
 800be02:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800be06:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800be0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800be0e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800be12:	ee14 2a90 	vmov	r2, s9
 800be16:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800be1a:	3230      	adds	r2, #48	; 0x30
 800be1c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800be20:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800be24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be28:	f806 2b01 	strb.w	r2, [r6], #1
 800be2c:	d43b      	bmi.n	800bea6 <_dtoa_r+0x566>
 800be2e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800be32:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800be36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be3a:	d472      	bmi.n	800bf22 <_dtoa_r+0x5e2>
 800be3c:	9a04      	ldr	r2, [sp, #16]
 800be3e:	1ab2      	subs	r2, r6, r2
 800be40:	4295      	cmp	r5, r2
 800be42:	f77f af68 	ble.w	800bd16 <_dtoa_r+0x3d6>
 800be46:	ee27 7b03 	vmul.f64	d7, d7, d3
 800be4a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800be4e:	e7de      	b.n	800be0e <_dtoa_r+0x4ce>
 800be50:	9a04      	ldr	r2, [sp, #16]
 800be52:	ee24 7b07 	vmul.f64	d7, d4, d7
 800be56:	1956      	adds	r6, r2, r5
 800be58:	4611      	mov	r1, r2
 800be5a:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800be5e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800be62:	ee14 2a90 	vmov	r2, s9
 800be66:	3230      	adds	r2, #48	; 0x30
 800be68:	f801 2b01 	strb.w	r2, [r1], #1
 800be6c:	42b1      	cmp	r1, r6
 800be6e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800be72:	ee36 6b45 	vsub.f64	d6, d6, d5
 800be76:	d11a      	bne.n	800beae <_dtoa_r+0x56e>
 800be78:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800be7c:	ee37 4b05 	vadd.f64	d4, d7, d5
 800be80:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800be84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be88:	dc4b      	bgt.n	800bf22 <_dtoa_r+0x5e2>
 800be8a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800be8e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800be92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be96:	f57f af3e 	bpl.w	800bd16 <_dtoa_r+0x3d6>
 800be9a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800be9e:	2a30      	cmp	r2, #48	; 0x30
 800bea0:	f106 31ff 	add.w	r1, r6, #4294967295
 800bea4:	d001      	beq.n	800beaa <_dtoa_r+0x56a>
 800bea6:	469b      	mov	fp, r3
 800bea8:	e02a      	b.n	800bf00 <_dtoa_r+0x5c0>
 800beaa:	460e      	mov	r6, r1
 800beac:	e7f5      	b.n	800be9a <_dtoa_r+0x55a>
 800beae:	ee26 6b03 	vmul.f64	d6, d6, d3
 800beb2:	e7d4      	b.n	800be5e <_dtoa_r+0x51e>
 800beb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800beb8:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800bebc:	9e04      	ldr	r6, [sp, #16]
 800bebe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800bec2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800bec6:	ee15 3a10 	vmov	r3, s10
 800beca:	3330      	adds	r3, #48	; 0x30
 800becc:	f806 3b01 	strb.w	r3, [r6], #1
 800bed0:	9b04      	ldr	r3, [sp, #16]
 800bed2:	1af3      	subs	r3, r6, r3
 800bed4:	4599      	cmp	r9, r3
 800bed6:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800beda:	eea3 7b46 	vfms.f64	d7, d3, d6
 800bede:	d133      	bne.n	800bf48 <_dtoa_r+0x608>
 800bee0:	ee37 7b07 	vadd.f64	d7, d7, d7
 800bee4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800bee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beec:	dc18      	bgt.n	800bf20 <_dtoa_r+0x5e0>
 800beee:	eeb4 7b46 	vcmp.f64	d7, d6
 800bef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bef6:	d103      	bne.n	800bf00 <_dtoa_r+0x5c0>
 800bef8:	ee15 3a10 	vmov	r3, s10
 800befc:	07db      	lsls	r3, r3, #31
 800befe:	d40f      	bmi.n	800bf20 <_dtoa_r+0x5e0>
 800bf00:	9901      	ldr	r1, [sp, #4]
 800bf02:	4620      	mov	r0, r4
 800bf04:	f000 fc90 	bl	800c828 <_Bfree>
 800bf08:	2300      	movs	r3, #0
 800bf0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bf0c:	7033      	strb	r3, [r6, #0]
 800bf0e:	f10b 0301 	add.w	r3, fp, #1
 800bf12:	6013      	str	r3, [r2, #0]
 800bf14:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	f43f ad5b 	beq.w	800b9d2 <_dtoa_r+0x92>
 800bf1c:	601e      	str	r6, [r3, #0]
 800bf1e:	e558      	b.n	800b9d2 <_dtoa_r+0x92>
 800bf20:	465b      	mov	r3, fp
 800bf22:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bf26:	2939      	cmp	r1, #57	; 0x39
 800bf28:	f106 32ff 	add.w	r2, r6, #4294967295
 800bf2c:	d106      	bne.n	800bf3c <_dtoa_r+0x5fc>
 800bf2e:	9904      	ldr	r1, [sp, #16]
 800bf30:	4291      	cmp	r1, r2
 800bf32:	d107      	bne.n	800bf44 <_dtoa_r+0x604>
 800bf34:	2230      	movs	r2, #48	; 0x30
 800bf36:	700a      	strb	r2, [r1, #0]
 800bf38:	3301      	adds	r3, #1
 800bf3a:	460a      	mov	r2, r1
 800bf3c:	7811      	ldrb	r1, [r2, #0]
 800bf3e:	3101      	adds	r1, #1
 800bf40:	7011      	strb	r1, [r2, #0]
 800bf42:	e7b0      	b.n	800bea6 <_dtoa_r+0x566>
 800bf44:	4616      	mov	r6, r2
 800bf46:	e7ec      	b.n	800bf22 <_dtoa_r+0x5e2>
 800bf48:	ee27 7b04 	vmul.f64	d7, d7, d4
 800bf4c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800bf50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf54:	d1b3      	bne.n	800bebe <_dtoa_r+0x57e>
 800bf56:	e7d3      	b.n	800bf00 <_dtoa_r+0x5c0>
 800bf58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf5a:	2a00      	cmp	r2, #0
 800bf5c:	f000 808d 	beq.w	800c07a <_dtoa_r+0x73a>
 800bf60:	9a08      	ldr	r2, [sp, #32]
 800bf62:	2a01      	cmp	r2, #1
 800bf64:	dc72      	bgt.n	800c04c <_dtoa_r+0x70c>
 800bf66:	2f00      	cmp	r7, #0
 800bf68:	d06c      	beq.n	800c044 <_dtoa_r+0x704>
 800bf6a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800bf6e:	4645      	mov	r5, r8
 800bf70:	4656      	mov	r6, sl
 800bf72:	9a07      	ldr	r2, [sp, #28]
 800bf74:	2101      	movs	r1, #1
 800bf76:	441a      	add	r2, r3
 800bf78:	4620      	mov	r0, r4
 800bf7a:	449a      	add	sl, r3
 800bf7c:	9207      	str	r2, [sp, #28]
 800bf7e:	f000 fcf3 	bl	800c968 <__i2b>
 800bf82:	4607      	mov	r7, r0
 800bf84:	2e00      	cmp	r6, #0
 800bf86:	dd0b      	ble.n	800bfa0 <_dtoa_r+0x660>
 800bf88:	9b07      	ldr	r3, [sp, #28]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	dd08      	ble.n	800bfa0 <_dtoa_r+0x660>
 800bf8e:	42b3      	cmp	r3, r6
 800bf90:	9a07      	ldr	r2, [sp, #28]
 800bf92:	bfa8      	it	ge
 800bf94:	4633      	movge	r3, r6
 800bf96:	ebaa 0a03 	sub.w	sl, sl, r3
 800bf9a:	1af6      	subs	r6, r6, r3
 800bf9c:	1ad3      	subs	r3, r2, r3
 800bf9e:	9307      	str	r3, [sp, #28]
 800bfa0:	f1b8 0f00 	cmp.w	r8, #0
 800bfa4:	d01d      	beq.n	800bfe2 <_dtoa_r+0x6a2>
 800bfa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d06a      	beq.n	800c082 <_dtoa_r+0x742>
 800bfac:	b18d      	cbz	r5, 800bfd2 <_dtoa_r+0x692>
 800bfae:	4639      	mov	r1, r7
 800bfb0:	462a      	mov	r2, r5
 800bfb2:	4620      	mov	r0, r4
 800bfb4:	f000 fd78 	bl	800caa8 <__pow5mult>
 800bfb8:	9a01      	ldr	r2, [sp, #4]
 800bfba:	4601      	mov	r1, r0
 800bfbc:	4607      	mov	r7, r0
 800bfbe:	4620      	mov	r0, r4
 800bfc0:	f000 fcdb 	bl	800c97a <__multiply>
 800bfc4:	9901      	ldr	r1, [sp, #4]
 800bfc6:	900c      	str	r0, [sp, #48]	; 0x30
 800bfc8:	4620      	mov	r0, r4
 800bfca:	f000 fc2d 	bl	800c828 <_Bfree>
 800bfce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bfd0:	9301      	str	r3, [sp, #4]
 800bfd2:	ebb8 0205 	subs.w	r2, r8, r5
 800bfd6:	d004      	beq.n	800bfe2 <_dtoa_r+0x6a2>
 800bfd8:	9901      	ldr	r1, [sp, #4]
 800bfda:	4620      	mov	r0, r4
 800bfdc:	f000 fd64 	bl	800caa8 <__pow5mult>
 800bfe0:	9001      	str	r0, [sp, #4]
 800bfe2:	2101      	movs	r1, #1
 800bfe4:	4620      	mov	r0, r4
 800bfe6:	f000 fcbf 	bl	800c968 <__i2b>
 800bfea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bfec:	4605      	mov	r5, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	f000 81ca 	beq.w	800c388 <_dtoa_r+0xa48>
 800bff4:	461a      	mov	r2, r3
 800bff6:	4601      	mov	r1, r0
 800bff8:	4620      	mov	r0, r4
 800bffa:	f000 fd55 	bl	800caa8 <__pow5mult>
 800bffe:	9b08      	ldr	r3, [sp, #32]
 800c000:	2b01      	cmp	r3, #1
 800c002:	4605      	mov	r5, r0
 800c004:	dc44      	bgt.n	800c090 <_dtoa_r+0x750>
 800c006:	9b02      	ldr	r3, [sp, #8]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d13c      	bne.n	800c086 <_dtoa_r+0x746>
 800c00c:	9b03      	ldr	r3, [sp, #12]
 800c00e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c012:	2b00      	cmp	r3, #0
 800c014:	d137      	bne.n	800c086 <_dtoa_r+0x746>
 800c016:	9b03      	ldr	r3, [sp, #12]
 800c018:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c01c:	0d1b      	lsrs	r3, r3, #20
 800c01e:	051b      	lsls	r3, r3, #20
 800c020:	2b00      	cmp	r3, #0
 800c022:	d033      	beq.n	800c08c <_dtoa_r+0x74c>
 800c024:	9b07      	ldr	r3, [sp, #28]
 800c026:	3301      	adds	r3, #1
 800c028:	f10a 0a01 	add.w	sl, sl, #1
 800c02c:	9307      	str	r3, [sp, #28]
 800c02e:	f04f 0801 	mov.w	r8, #1
 800c032:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c034:	bb73      	cbnz	r3, 800c094 <_dtoa_r+0x754>
 800c036:	2001      	movs	r0, #1
 800c038:	e034      	b.n	800c0a4 <_dtoa_r+0x764>
 800c03a:	bf00      	nop
 800c03c:	0800e2c0 	.word	0x0800e2c0
 800c040:	0800e298 	.word	0x0800e298
 800c044:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c046:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c04a:	e790      	b.n	800bf6e <_dtoa_r+0x62e>
 800c04c:	f109 35ff 	add.w	r5, r9, #4294967295
 800c050:	45a8      	cmp	r8, r5
 800c052:	bfbf      	itttt	lt
 800c054:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800c056:	eba5 0808 	sublt.w	r8, r5, r8
 800c05a:	4443      	addlt	r3, r8
 800c05c:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800c05e:	bfb6      	itet	lt
 800c060:	46a8      	movlt	r8, r5
 800c062:	eba8 0505 	subge.w	r5, r8, r5
 800c066:	2500      	movlt	r5, #0
 800c068:	f1b9 0f00 	cmp.w	r9, #0
 800c06c:	bfb9      	ittee	lt
 800c06e:	ebaa 0609 	sublt.w	r6, sl, r9
 800c072:	2300      	movlt	r3, #0
 800c074:	4656      	movge	r6, sl
 800c076:	464b      	movge	r3, r9
 800c078:	e77b      	b.n	800bf72 <_dtoa_r+0x632>
 800c07a:	4645      	mov	r5, r8
 800c07c:	4656      	mov	r6, sl
 800c07e:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c080:	e780      	b.n	800bf84 <_dtoa_r+0x644>
 800c082:	4642      	mov	r2, r8
 800c084:	e7a8      	b.n	800bfd8 <_dtoa_r+0x698>
 800c086:	f04f 0800 	mov.w	r8, #0
 800c08a:	e7d2      	b.n	800c032 <_dtoa_r+0x6f2>
 800c08c:	4698      	mov	r8, r3
 800c08e:	e7d0      	b.n	800c032 <_dtoa_r+0x6f2>
 800c090:	f04f 0800 	mov.w	r8, #0
 800c094:	692b      	ldr	r3, [r5, #16]
 800c096:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800c09a:	6918      	ldr	r0, [r3, #16]
 800c09c:	f000 fc16 	bl	800c8cc <__hi0bits>
 800c0a0:	f1c0 0020 	rsb	r0, r0, #32
 800c0a4:	9b07      	ldr	r3, [sp, #28]
 800c0a6:	4418      	add	r0, r3
 800c0a8:	f010 001f 	ands.w	r0, r0, #31
 800c0ac:	d047      	beq.n	800c13e <_dtoa_r+0x7fe>
 800c0ae:	f1c0 0320 	rsb	r3, r0, #32
 800c0b2:	2b04      	cmp	r3, #4
 800c0b4:	dd3b      	ble.n	800c12e <_dtoa_r+0x7ee>
 800c0b6:	9b07      	ldr	r3, [sp, #28]
 800c0b8:	f1c0 001c 	rsb	r0, r0, #28
 800c0bc:	4482      	add	sl, r0
 800c0be:	4406      	add	r6, r0
 800c0c0:	4403      	add	r3, r0
 800c0c2:	9307      	str	r3, [sp, #28]
 800c0c4:	f1ba 0f00 	cmp.w	sl, #0
 800c0c8:	dd05      	ble.n	800c0d6 <_dtoa_r+0x796>
 800c0ca:	4652      	mov	r2, sl
 800c0cc:	9901      	ldr	r1, [sp, #4]
 800c0ce:	4620      	mov	r0, r4
 800c0d0:	f000 fd38 	bl	800cb44 <__lshift>
 800c0d4:	9001      	str	r0, [sp, #4]
 800c0d6:	9b07      	ldr	r3, [sp, #28]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	dd05      	ble.n	800c0e8 <_dtoa_r+0x7a8>
 800c0dc:	4629      	mov	r1, r5
 800c0de:	461a      	mov	r2, r3
 800c0e0:	4620      	mov	r0, r4
 800c0e2:	f000 fd2f 	bl	800cb44 <__lshift>
 800c0e6:	4605      	mov	r5, r0
 800c0e8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c0ea:	b353      	cbz	r3, 800c142 <_dtoa_r+0x802>
 800c0ec:	4629      	mov	r1, r5
 800c0ee:	9801      	ldr	r0, [sp, #4]
 800c0f0:	f000 fd7c 	bl	800cbec <__mcmp>
 800c0f4:	2800      	cmp	r0, #0
 800c0f6:	da24      	bge.n	800c142 <_dtoa_r+0x802>
 800c0f8:	2300      	movs	r3, #0
 800c0fa:	220a      	movs	r2, #10
 800c0fc:	9901      	ldr	r1, [sp, #4]
 800c0fe:	4620      	mov	r0, r4
 800c100:	f000 fba9 	bl	800c856 <__multadd>
 800c104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c106:	9001      	str	r0, [sp, #4]
 800c108:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	f000 8142 	beq.w	800c396 <_dtoa_r+0xa56>
 800c112:	2300      	movs	r3, #0
 800c114:	4639      	mov	r1, r7
 800c116:	220a      	movs	r2, #10
 800c118:	4620      	mov	r0, r4
 800c11a:	f000 fb9c 	bl	800c856 <__multadd>
 800c11e:	9b06      	ldr	r3, [sp, #24]
 800c120:	2b00      	cmp	r3, #0
 800c122:	4607      	mov	r7, r0
 800c124:	dc4b      	bgt.n	800c1be <_dtoa_r+0x87e>
 800c126:	9b08      	ldr	r3, [sp, #32]
 800c128:	2b02      	cmp	r3, #2
 800c12a:	dd48      	ble.n	800c1be <_dtoa_r+0x87e>
 800c12c:	e011      	b.n	800c152 <_dtoa_r+0x812>
 800c12e:	d0c9      	beq.n	800c0c4 <_dtoa_r+0x784>
 800c130:	9a07      	ldr	r2, [sp, #28]
 800c132:	331c      	adds	r3, #28
 800c134:	441a      	add	r2, r3
 800c136:	449a      	add	sl, r3
 800c138:	441e      	add	r6, r3
 800c13a:	4613      	mov	r3, r2
 800c13c:	e7c1      	b.n	800c0c2 <_dtoa_r+0x782>
 800c13e:	4603      	mov	r3, r0
 800c140:	e7f6      	b.n	800c130 <_dtoa_r+0x7f0>
 800c142:	f1b9 0f00 	cmp.w	r9, #0
 800c146:	dc34      	bgt.n	800c1b2 <_dtoa_r+0x872>
 800c148:	9b08      	ldr	r3, [sp, #32]
 800c14a:	2b02      	cmp	r3, #2
 800c14c:	dd31      	ble.n	800c1b2 <_dtoa_r+0x872>
 800c14e:	f8cd 9018 	str.w	r9, [sp, #24]
 800c152:	9b06      	ldr	r3, [sp, #24]
 800c154:	b963      	cbnz	r3, 800c170 <_dtoa_r+0x830>
 800c156:	4629      	mov	r1, r5
 800c158:	2205      	movs	r2, #5
 800c15a:	4620      	mov	r0, r4
 800c15c:	f000 fb7b 	bl	800c856 <__multadd>
 800c160:	4601      	mov	r1, r0
 800c162:	4605      	mov	r5, r0
 800c164:	9801      	ldr	r0, [sp, #4]
 800c166:	f000 fd41 	bl	800cbec <__mcmp>
 800c16a:	2800      	cmp	r0, #0
 800c16c:	f73f adfc 	bgt.w	800bd68 <_dtoa_r+0x428>
 800c170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c172:	9e04      	ldr	r6, [sp, #16]
 800c174:	ea6f 0b03 	mvn.w	fp, r3
 800c178:	f04f 0900 	mov.w	r9, #0
 800c17c:	4629      	mov	r1, r5
 800c17e:	4620      	mov	r0, r4
 800c180:	f000 fb52 	bl	800c828 <_Bfree>
 800c184:	2f00      	cmp	r7, #0
 800c186:	f43f aebb 	beq.w	800bf00 <_dtoa_r+0x5c0>
 800c18a:	f1b9 0f00 	cmp.w	r9, #0
 800c18e:	d005      	beq.n	800c19c <_dtoa_r+0x85c>
 800c190:	45b9      	cmp	r9, r7
 800c192:	d003      	beq.n	800c19c <_dtoa_r+0x85c>
 800c194:	4649      	mov	r1, r9
 800c196:	4620      	mov	r0, r4
 800c198:	f000 fb46 	bl	800c828 <_Bfree>
 800c19c:	4639      	mov	r1, r7
 800c19e:	4620      	mov	r0, r4
 800c1a0:	f000 fb42 	bl	800c828 <_Bfree>
 800c1a4:	e6ac      	b.n	800bf00 <_dtoa_r+0x5c0>
 800c1a6:	2500      	movs	r5, #0
 800c1a8:	462f      	mov	r7, r5
 800c1aa:	e7e1      	b.n	800c170 <_dtoa_r+0x830>
 800c1ac:	469b      	mov	fp, r3
 800c1ae:	462f      	mov	r7, r5
 800c1b0:	e5da      	b.n	800bd68 <_dtoa_r+0x428>
 800c1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1b4:	f8cd 9018 	str.w	r9, [sp, #24]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	f000 80f3 	beq.w	800c3a4 <_dtoa_r+0xa64>
 800c1be:	2e00      	cmp	r6, #0
 800c1c0:	dd05      	ble.n	800c1ce <_dtoa_r+0x88e>
 800c1c2:	4639      	mov	r1, r7
 800c1c4:	4632      	mov	r2, r6
 800c1c6:	4620      	mov	r0, r4
 800c1c8:	f000 fcbc 	bl	800cb44 <__lshift>
 800c1cc:	4607      	mov	r7, r0
 800c1ce:	f1b8 0f00 	cmp.w	r8, #0
 800c1d2:	d04c      	beq.n	800c26e <_dtoa_r+0x92e>
 800c1d4:	6879      	ldr	r1, [r7, #4]
 800c1d6:	4620      	mov	r0, r4
 800c1d8:	f000 faf2 	bl	800c7c0 <_Balloc>
 800c1dc:	693a      	ldr	r2, [r7, #16]
 800c1de:	3202      	adds	r2, #2
 800c1e0:	4606      	mov	r6, r0
 800c1e2:	0092      	lsls	r2, r2, #2
 800c1e4:	f107 010c 	add.w	r1, r7, #12
 800c1e8:	300c      	adds	r0, #12
 800c1ea:	f7fe fd95 	bl	800ad18 <memcpy>
 800c1ee:	2201      	movs	r2, #1
 800c1f0:	4631      	mov	r1, r6
 800c1f2:	4620      	mov	r0, r4
 800c1f4:	f000 fca6 	bl	800cb44 <__lshift>
 800c1f8:	9b02      	ldr	r3, [sp, #8]
 800c1fa:	f8dd a010 	ldr.w	sl, [sp, #16]
 800c1fe:	f003 0301 	and.w	r3, r3, #1
 800c202:	46b9      	mov	r9, r7
 800c204:	9307      	str	r3, [sp, #28]
 800c206:	4607      	mov	r7, r0
 800c208:	4629      	mov	r1, r5
 800c20a:	9801      	ldr	r0, [sp, #4]
 800c20c:	f7ff fb0c 	bl	800b828 <quorem>
 800c210:	4649      	mov	r1, r9
 800c212:	4606      	mov	r6, r0
 800c214:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c218:	9801      	ldr	r0, [sp, #4]
 800c21a:	f000 fce7 	bl	800cbec <__mcmp>
 800c21e:	463a      	mov	r2, r7
 800c220:	9002      	str	r0, [sp, #8]
 800c222:	4629      	mov	r1, r5
 800c224:	4620      	mov	r0, r4
 800c226:	f000 fcfb 	bl	800cc20 <__mdiff>
 800c22a:	68c3      	ldr	r3, [r0, #12]
 800c22c:	4602      	mov	r2, r0
 800c22e:	bb03      	cbnz	r3, 800c272 <_dtoa_r+0x932>
 800c230:	4601      	mov	r1, r0
 800c232:	9009      	str	r0, [sp, #36]	; 0x24
 800c234:	9801      	ldr	r0, [sp, #4]
 800c236:	f000 fcd9 	bl	800cbec <__mcmp>
 800c23a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c23c:	4603      	mov	r3, r0
 800c23e:	4611      	mov	r1, r2
 800c240:	4620      	mov	r0, r4
 800c242:	9309      	str	r3, [sp, #36]	; 0x24
 800c244:	f000 faf0 	bl	800c828 <_Bfree>
 800c248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c24a:	b9a3      	cbnz	r3, 800c276 <_dtoa_r+0x936>
 800c24c:	9a08      	ldr	r2, [sp, #32]
 800c24e:	b992      	cbnz	r2, 800c276 <_dtoa_r+0x936>
 800c250:	9a07      	ldr	r2, [sp, #28]
 800c252:	b982      	cbnz	r2, 800c276 <_dtoa_r+0x936>
 800c254:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c258:	d029      	beq.n	800c2ae <_dtoa_r+0x96e>
 800c25a:	9b02      	ldr	r3, [sp, #8]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	dd01      	ble.n	800c264 <_dtoa_r+0x924>
 800c260:	f106 0831 	add.w	r8, r6, #49	; 0x31
 800c264:	f10a 0601 	add.w	r6, sl, #1
 800c268:	f88a 8000 	strb.w	r8, [sl]
 800c26c:	e786      	b.n	800c17c <_dtoa_r+0x83c>
 800c26e:	4638      	mov	r0, r7
 800c270:	e7c2      	b.n	800c1f8 <_dtoa_r+0x8b8>
 800c272:	2301      	movs	r3, #1
 800c274:	e7e3      	b.n	800c23e <_dtoa_r+0x8fe>
 800c276:	9a02      	ldr	r2, [sp, #8]
 800c278:	2a00      	cmp	r2, #0
 800c27a:	db04      	blt.n	800c286 <_dtoa_r+0x946>
 800c27c:	d124      	bne.n	800c2c8 <_dtoa_r+0x988>
 800c27e:	9a08      	ldr	r2, [sp, #32]
 800c280:	bb12      	cbnz	r2, 800c2c8 <_dtoa_r+0x988>
 800c282:	9a07      	ldr	r2, [sp, #28]
 800c284:	bb02      	cbnz	r2, 800c2c8 <_dtoa_r+0x988>
 800c286:	2b00      	cmp	r3, #0
 800c288:	ddec      	ble.n	800c264 <_dtoa_r+0x924>
 800c28a:	2201      	movs	r2, #1
 800c28c:	9901      	ldr	r1, [sp, #4]
 800c28e:	4620      	mov	r0, r4
 800c290:	f000 fc58 	bl	800cb44 <__lshift>
 800c294:	4629      	mov	r1, r5
 800c296:	9001      	str	r0, [sp, #4]
 800c298:	f000 fca8 	bl	800cbec <__mcmp>
 800c29c:	2800      	cmp	r0, #0
 800c29e:	dc03      	bgt.n	800c2a8 <_dtoa_r+0x968>
 800c2a0:	d1e0      	bne.n	800c264 <_dtoa_r+0x924>
 800c2a2:	f018 0f01 	tst.w	r8, #1
 800c2a6:	d0dd      	beq.n	800c264 <_dtoa_r+0x924>
 800c2a8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c2ac:	d1d8      	bne.n	800c260 <_dtoa_r+0x920>
 800c2ae:	2339      	movs	r3, #57	; 0x39
 800c2b0:	f10a 0601 	add.w	r6, sl, #1
 800c2b4:	f88a 3000 	strb.w	r3, [sl]
 800c2b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c2bc:	2b39      	cmp	r3, #57	; 0x39
 800c2be:	f106 32ff 	add.w	r2, r6, #4294967295
 800c2c2:	d04c      	beq.n	800c35e <_dtoa_r+0xa1e>
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	e051      	b.n	800c36c <_dtoa_r+0xa2c>
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f10a 0601 	add.w	r6, sl, #1
 800c2ce:	dd05      	ble.n	800c2dc <_dtoa_r+0x99c>
 800c2d0:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800c2d4:	d0eb      	beq.n	800c2ae <_dtoa_r+0x96e>
 800c2d6:	f108 0801 	add.w	r8, r8, #1
 800c2da:	e7c5      	b.n	800c268 <_dtoa_r+0x928>
 800c2dc:	9b04      	ldr	r3, [sp, #16]
 800c2de:	9a06      	ldr	r2, [sp, #24]
 800c2e0:	f806 8c01 	strb.w	r8, [r6, #-1]
 800c2e4:	1af3      	subs	r3, r6, r3
 800c2e6:	4293      	cmp	r3, r2
 800c2e8:	d021      	beq.n	800c32e <_dtoa_r+0x9ee>
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	220a      	movs	r2, #10
 800c2ee:	9901      	ldr	r1, [sp, #4]
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f000 fab0 	bl	800c856 <__multadd>
 800c2f6:	45b9      	cmp	r9, r7
 800c2f8:	9001      	str	r0, [sp, #4]
 800c2fa:	f04f 0300 	mov.w	r3, #0
 800c2fe:	f04f 020a 	mov.w	r2, #10
 800c302:	4649      	mov	r1, r9
 800c304:	4620      	mov	r0, r4
 800c306:	d105      	bne.n	800c314 <_dtoa_r+0x9d4>
 800c308:	f000 faa5 	bl	800c856 <__multadd>
 800c30c:	4681      	mov	r9, r0
 800c30e:	4607      	mov	r7, r0
 800c310:	46b2      	mov	sl, r6
 800c312:	e779      	b.n	800c208 <_dtoa_r+0x8c8>
 800c314:	f000 fa9f 	bl	800c856 <__multadd>
 800c318:	4639      	mov	r1, r7
 800c31a:	4681      	mov	r9, r0
 800c31c:	2300      	movs	r3, #0
 800c31e:	220a      	movs	r2, #10
 800c320:	4620      	mov	r0, r4
 800c322:	f000 fa98 	bl	800c856 <__multadd>
 800c326:	4607      	mov	r7, r0
 800c328:	e7f2      	b.n	800c310 <_dtoa_r+0x9d0>
 800c32a:	f04f 0900 	mov.w	r9, #0
 800c32e:	2201      	movs	r2, #1
 800c330:	9901      	ldr	r1, [sp, #4]
 800c332:	4620      	mov	r0, r4
 800c334:	f000 fc06 	bl	800cb44 <__lshift>
 800c338:	4629      	mov	r1, r5
 800c33a:	9001      	str	r0, [sp, #4]
 800c33c:	f000 fc56 	bl	800cbec <__mcmp>
 800c340:	2800      	cmp	r0, #0
 800c342:	dcb9      	bgt.n	800c2b8 <_dtoa_r+0x978>
 800c344:	d102      	bne.n	800c34c <_dtoa_r+0xa0c>
 800c346:	f018 0f01 	tst.w	r8, #1
 800c34a:	d1b5      	bne.n	800c2b8 <_dtoa_r+0x978>
 800c34c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c350:	2b30      	cmp	r3, #48	; 0x30
 800c352:	f106 32ff 	add.w	r2, r6, #4294967295
 800c356:	f47f af11 	bne.w	800c17c <_dtoa_r+0x83c>
 800c35a:	4616      	mov	r6, r2
 800c35c:	e7f6      	b.n	800c34c <_dtoa_r+0xa0c>
 800c35e:	9b04      	ldr	r3, [sp, #16]
 800c360:	4293      	cmp	r3, r2
 800c362:	d105      	bne.n	800c370 <_dtoa_r+0xa30>
 800c364:	9a04      	ldr	r2, [sp, #16]
 800c366:	f10b 0b01 	add.w	fp, fp, #1
 800c36a:	2331      	movs	r3, #49	; 0x31
 800c36c:	7013      	strb	r3, [r2, #0]
 800c36e:	e705      	b.n	800c17c <_dtoa_r+0x83c>
 800c370:	4616      	mov	r6, r2
 800c372:	e7a1      	b.n	800c2b8 <_dtoa_r+0x978>
 800c374:	4b16      	ldr	r3, [pc, #88]	; (800c3d0 <_dtoa_r+0xa90>)
 800c376:	f7ff bb48 	b.w	800ba0a <_dtoa_r+0xca>
 800c37a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	f47f ab23 	bne.w	800b9c8 <_dtoa_r+0x88>
 800c382:	4b14      	ldr	r3, [pc, #80]	; (800c3d4 <_dtoa_r+0xa94>)
 800c384:	f7ff bb41 	b.w	800ba0a <_dtoa_r+0xca>
 800c388:	9b08      	ldr	r3, [sp, #32]
 800c38a:	2b01      	cmp	r3, #1
 800c38c:	f77f ae3b 	ble.w	800c006 <_dtoa_r+0x6c6>
 800c390:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800c394:	e64f      	b.n	800c036 <_dtoa_r+0x6f6>
 800c396:	9b06      	ldr	r3, [sp, #24]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	dc03      	bgt.n	800c3a4 <_dtoa_r+0xa64>
 800c39c:	9b08      	ldr	r3, [sp, #32]
 800c39e:	2b02      	cmp	r3, #2
 800c3a0:	f73f aed7 	bgt.w	800c152 <_dtoa_r+0x812>
 800c3a4:	9e04      	ldr	r6, [sp, #16]
 800c3a6:	9801      	ldr	r0, [sp, #4]
 800c3a8:	4629      	mov	r1, r5
 800c3aa:	f7ff fa3d 	bl	800b828 <quorem>
 800c3ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800c3b2:	f806 8b01 	strb.w	r8, [r6], #1
 800c3b6:	9b04      	ldr	r3, [sp, #16]
 800c3b8:	9a06      	ldr	r2, [sp, #24]
 800c3ba:	1af3      	subs	r3, r6, r3
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	ddb4      	ble.n	800c32a <_dtoa_r+0x9ea>
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	220a      	movs	r2, #10
 800c3c4:	9901      	ldr	r1, [sp, #4]
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	f000 fa45 	bl	800c856 <__multadd>
 800c3cc:	9001      	str	r0, [sp, #4]
 800c3ce:	e7ea      	b.n	800c3a6 <_dtoa_r+0xa66>
 800c3d0:	0800e204 	.word	0x0800e204
 800c3d4:	0800e228 	.word	0x0800e228

0800c3d8 <__sflush_r>:
 800c3d8:	898a      	ldrh	r2, [r1, #12]
 800c3da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3de:	4605      	mov	r5, r0
 800c3e0:	0710      	lsls	r0, r2, #28
 800c3e2:	460c      	mov	r4, r1
 800c3e4:	d458      	bmi.n	800c498 <__sflush_r+0xc0>
 800c3e6:	684b      	ldr	r3, [r1, #4]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	dc05      	bgt.n	800c3f8 <__sflush_r+0x20>
 800c3ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	dc02      	bgt.n	800c3f8 <__sflush_r+0x20>
 800c3f2:	2000      	movs	r0, #0
 800c3f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3fa:	2e00      	cmp	r6, #0
 800c3fc:	d0f9      	beq.n	800c3f2 <__sflush_r+0x1a>
 800c3fe:	2300      	movs	r3, #0
 800c400:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c404:	682f      	ldr	r7, [r5, #0]
 800c406:	6a21      	ldr	r1, [r4, #32]
 800c408:	602b      	str	r3, [r5, #0]
 800c40a:	d032      	beq.n	800c472 <__sflush_r+0x9a>
 800c40c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c40e:	89a3      	ldrh	r3, [r4, #12]
 800c410:	075a      	lsls	r2, r3, #29
 800c412:	d505      	bpl.n	800c420 <__sflush_r+0x48>
 800c414:	6863      	ldr	r3, [r4, #4]
 800c416:	1ac0      	subs	r0, r0, r3
 800c418:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c41a:	b10b      	cbz	r3, 800c420 <__sflush_r+0x48>
 800c41c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c41e:	1ac0      	subs	r0, r0, r3
 800c420:	2300      	movs	r3, #0
 800c422:	4602      	mov	r2, r0
 800c424:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c426:	6a21      	ldr	r1, [r4, #32]
 800c428:	4628      	mov	r0, r5
 800c42a:	47b0      	blx	r6
 800c42c:	1c43      	adds	r3, r0, #1
 800c42e:	89a3      	ldrh	r3, [r4, #12]
 800c430:	d106      	bne.n	800c440 <__sflush_r+0x68>
 800c432:	6829      	ldr	r1, [r5, #0]
 800c434:	291d      	cmp	r1, #29
 800c436:	d848      	bhi.n	800c4ca <__sflush_r+0xf2>
 800c438:	4a29      	ldr	r2, [pc, #164]	; (800c4e0 <__sflush_r+0x108>)
 800c43a:	40ca      	lsrs	r2, r1
 800c43c:	07d6      	lsls	r6, r2, #31
 800c43e:	d544      	bpl.n	800c4ca <__sflush_r+0xf2>
 800c440:	2200      	movs	r2, #0
 800c442:	6062      	str	r2, [r4, #4]
 800c444:	04d9      	lsls	r1, r3, #19
 800c446:	6922      	ldr	r2, [r4, #16]
 800c448:	6022      	str	r2, [r4, #0]
 800c44a:	d504      	bpl.n	800c456 <__sflush_r+0x7e>
 800c44c:	1c42      	adds	r2, r0, #1
 800c44e:	d101      	bne.n	800c454 <__sflush_r+0x7c>
 800c450:	682b      	ldr	r3, [r5, #0]
 800c452:	b903      	cbnz	r3, 800c456 <__sflush_r+0x7e>
 800c454:	6560      	str	r0, [r4, #84]	; 0x54
 800c456:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c458:	602f      	str	r7, [r5, #0]
 800c45a:	2900      	cmp	r1, #0
 800c45c:	d0c9      	beq.n	800c3f2 <__sflush_r+0x1a>
 800c45e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c462:	4299      	cmp	r1, r3
 800c464:	d002      	beq.n	800c46c <__sflush_r+0x94>
 800c466:	4628      	mov	r0, r5
 800c468:	f000 fc94 	bl	800cd94 <_free_r>
 800c46c:	2000      	movs	r0, #0
 800c46e:	6360      	str	r0, [r4, #52]	; 0x34
 800c470:	e7c0      	b.n	800c3f4 <__sflush_r+0x1c>
 800c472:	2301      	movs	r3, #1
 800c474:	4628      	mov	r0, r5
 800c476:	47b0      	blx	r6
 800c478:	1c41      	adds	r1, r0, #1
 800c47a:	d1c8      	bne.n	800c40e <__sflush_r+0x36>
 800c47c:	682b      	ldr	r3, [r5, #0]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d0c5      	beq.n	800c40e <__sflush_r+0x36>
 800c482:	2b1d      	cmp	r3, #29
 800c484:	d001      	beq.n	800c48a <__sflush_r+0xb2>
 800c486:	2b16      	cmp	r3, #22
 800c488:	d101      	bne.n	800c48e <__sflush_r+0xb6>
 800c48a:	602f      	str	r7, [r5, #0]
 800c48c:	e7b1      	b.n	800c3f2 <__sflush_r+0x1a>
 800c48e:	89a3      	ldrh	r3, [r4, #12]
 800c490:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c494:	81a3      	strh	r3, [r4, #12]
 800c496:	e7ad      	b.n	800c3f4 <__sflush_r+0x1c>
 800c498:	690f      	ldr	r7, [r1, #16]
 800c49a:	2f00      	cmp	r7, #0
 800c49c:	d0a9      	beq.n	800c3f2 <__sflush_r+0x1a>
 800c49e:	0793      	lsls	r3, r2, #30
 800c4a0:	680e      	ldr	r6, [r1, #0]
 800c4a2:	bf08      	it	eq
 800c4a4:	694b      	ldreq	r3, [r1, #20]
 800c4a6:	600f      	str	r7, [r1, #0]
 800c4a8:	bf18      	it	ne
 800c4aa:	2300      	movne	r3, #0
 800c4ac:	eba6 0807 	sub.w	r8, r6, r7
 800c4b0:	608b      	str	r3, [r1, #8]
 800c4b2:	f1b8 0f00 	cmp.w	r8, #0
 800c4b6:	dd9c      	ble.n	800c3f2 <__sflush_r+0x1a>
 800c4b8:	4643      	mov	r3, r8
 800c4ba:	463a      	mov	r2, r7
 800c4bc:	6a21      	ldr	r1, [r4, #32]
 800c4be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c4c0:	4628      	mov	r0, r5
 800c4c2:	47b0      	blx	r6
 800c4c4:	2800      	cmp	r0, #0
 800c4c6:	dc06      	bgt.n	800c4d6 <__sflush_r+0xfe>
 800c4c8:	89a3      	ldrh	r3, [r4, #12]
 800c4ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4ce:	81a3      	strh	r3, [r4, #12]
 800c4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c4d4:	e78e      	b.n	800c3f4 <__sflush_r+0x1c>
 800c4d6:	4407      	add	r7, r0
 800c4d8:	eba8 0800 	sub.w	r8, r8, r0
 800c4dc:	e7e9      	b.n	800c4b2 <__sflush_r+0xda>
 800c4de:	bf00      	nop
 800c4e0:	20400001 	.word	0x20400001

0800c4e4 <_fflush_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	690b      	ldr	r3, [r1, #16]
 800c4e8:	4605      	mov	r5, r0
 800c4ea:	460c      	mov	r4, r1
 800c4ec:	b1db      	cbz	r3, 800c526 <_fflush_r+0x42>
 800c4ee:	b118      	cbz	r0, 800c4f8 <_fflush_r+0x14>
 800c4f0:	6983      	ldr	r3, [r0, #24]
 800c4f2:	b90b      	cbnz	r3, 800c4f8 <_fflush_r+0x14>
 800c4f4:	f000 f860 	bl	800c5b8 <__sinit>
 800c4f8:	4b0c      	ldr	r3, [pc, #48]	; (800c52c <_fflush_r+0x48>)
 800c4fa:	429c      	cmp	r4, r3
 800c4fc:	d109      	bne.n	800c512 <_fflush_r+0x2e>
 800c4fe:	686c      	ldr	r4, [r5, #4]
 800c500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c504:	b17b      	cbz	r3, 800c526 <_fflush_r+0x42>
 800c506:	4621      	mov	r1, r4
 800c508:	4628      	mov	r0, r5
 800c50a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c50e:	f7ff bf63 	b.w	800c3d8 <__sflush_r>
 800c512:	4b07      	ldr	r3, [pc, #28]	; (800c530 <_fflush_r+0x4c>)
 800c514:	429c      	cmp	r4, r3
 800c516:	d101      	bne.n	800c51c <_fflush_r+0x38>
 800c518:	68ac      	ldr	r4, [r5, #8]
 800c51a:	e7f1      	b.n	800c500 <_fflush_r+0x1c>
 800c51c:	4b05      	ldr	r3, [pc, #20]	; (800c534 <_fflush_r+0x50>)
 800c51e:	429c      	cmp	r4, r3
 800c520:	bf08      	it	eq
 800c522:	68ec      	ldreq	r4, [r5, #12]
 800c524:	e7ec      	b.n	800c500 <_fflush_r+0x1c>
 800c526:	2000      	movs	r0, #0
 800c528:	bd38      	pop	{r3, r4, r5, pc}
 800c52a:	bf00      	nop
 800c52c:	0800e258 	.word	0x0800e258
 800c530:	0800e278 	.word	0x0800e278
 800c534:	0800e238 	.word	0x0800e238

0800c538 <std>:
 800c538:	2300      	movs	r3, #0
 800c53a:	b510      	push	{r4, lr}
 800c53c:	4604      	mov	r4, r0
 800c53e:	e9c0 3300 	strd	r3, r3, [r0]
 800c542:	6083      	str	r3, [r0, #8]
 800c544:	8181      	strh	r1, [r0, #12]
 800c546:	6643      	str	r3, [r0, #100]	; 0x64
 800c548:	81c2      	strh	r2, [r0, #14]
 800c54a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c54e:	6183      	str	r3, [r0, #24]
 800c550:	4619      	mov	r1, r3
 800c552:	2208      	movs	r2, #8
 800c554:	305c      	adds	r0, #92	; 0x5c
 800c556:	f7fe fbea 	bl	800ad2e <memset>
 800c55a:	4b05      	ldr	r3, [pc, #20]	; (800c570 <std+0x38>)
 800c55c:	6263      	str	r3, [r4, #36]	; 0x24
 800c55e:	4b05      	ldr	r3, [pc, #20]	; (800c574 <std+0x3c>)
 800c560:	62a3      	str	r3, [r4, #40]	; 0x28
 800c562:	4b05      	ldr	r3, [pc, #20]	; (800c578 <std+0x40>)
 800c564:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c566:	4b05      	ldr	r3, [pc, #20]	; (800c57c <std+0x44>)
 800c568:	6224      	str	r4, [r4, #32]
 800c56a:	6323      	str	r3, [r4, #48]	; 0x30
 800c56c:	bd10      	pop	{r4, pc}
 800c56e:	bf00      	nop
 800c570:	0800d185 	.word	0x0800d185
 800c574:	0800d1a7 	.word	0x0800d1a7
 800c578:	0800d1df 	.word	0x0800d1df
 800c57c:	0800d203 	.word	0x0800d203

0800c580 <_cleanup_r>:
 800c580:	4901      	ldr	r1, [pc, #4]	; (800c588 <_cleanup_r+0x8>)
 800c582:	f000 b885 	b.w	800c690 <_fwalk_reent>
 800c586:	bf00      	nop
 800c588:	0800c4e5 	.word	0x0800c4e5

0800c58c <__sfmoreglue>:
 800c58c:	b570      	push	{r4, r5, r6, lr}
 800c58e:	1e4a      	subs	r2, r1, #1
 800c590:	2568      	movs	r5, #104	; 0x68
 800c592:	4355      	muls	r5, r2
 800c594:	460e      	mov	r6, r1
 800c596:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c59a:	f000 fc49 	bl	800ce30 <_malloc_r>
 800c59e:	4604      	mov	r4, r0
 800c5a0:	b140      	cbz	r0, 800c5b4 <__sfmoreglue+0x28>
 800c5a2:	2100      	movs	r1, #0
 800c5a4:	e9c0 1600 	strd	r1, r6, [r0]
 800c5a8:	300c      	adds	r0, #12
 800c5aa:	60a0      	str	r0, [r4, #8]
 800c5ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c5b0:	f7fe fbbd 	bl	800ad2e <memset>
 800c5b4:	4620      	mov	r0, r4
 800c5b6:	bd70      	pop	{r4, r5, r6, pc}

0800c5b8 <__sinit>:
 800c5b8:	6983      	ldr	r3, [r0, #24]
 800c5ba:	b510      	push	{r4, lr}
 800c5bc:	4604      	mov	r4, r0
 800c5be:	bb33      	cbnz	r3, 800c60e <__sinit+0x56>
 800c5c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800c5c4:	6503      	str	r3, [r0, #80]	; 0x50
 800c5c6:	4b12      	ldr	r3, [pc, #72]	; (800c610 <__sinit+0x58>)
 800c5c8:	4a12      	ldr	r2, [pc, #72]	; (800c614 <__sinit+0x5c>)
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	6282      	str	r2, [r0, #40]	; 0x28
 800c5ce:	4298      	cmp	r0, r3
 800c5d0:	bf04      	itt	eq
 800c5d2:	2301      	moveq	r3, #1
 800c5d4:	6183      	streq	r3, [r0, #24]
 800c5d6:	f000 f81f 	bl	800c618 <__sfp>
 800c5da:	6060      	str	r0, [r4, #4]
 800c5dc:	4620      	mov	r0, r4
 800c5de:	f000 f81b 	bl	800c618 <__sfp>
 800c5e2:	60a0      	str	r0, [r4, #8]
 800c5e4:	4620      	mov	r0, r4
 800c5e6:	f000 f817 	bl	800c618 <__sfp>
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	60e0      	str	r0, [r4, #12]
 800c5ee:	2104      	movs	r1, #4
 800c5f0:	6860      	ldr	r0, [r4, #4]
 800c5f2:	f7ff ffa1 	bl	800c538 <std>
 800c5f6:	2201      	movs	r2, #1
 800c5f8:	2109      	movs	r1, #9
 800c5fa:	68a0      	ldr	r0, [r4, #8]
 800c5fc:	f7ff ff9c 	bl	800c538 <std>
 800c600:	2202      	movs	r2, #2
 800c602:	2112      	movs	r1, #18
 800c604:	68e0      	ldr	r0, [r4, #12]
 800c606:	f7ff ff97 	bl	800c538 <std>
 800c60a:	2301      	movs	r3, #1
 800c60c:	61a3      	str	r3, [r4, #24]
 800c60e:	bd10      	pop	{r4, pc}
 800c610:	0800e1f0 	.word	0x0800e1f0
 800c614:	0800c581 	.word	0x0800c581

0800c618 <__sfp>:
 800c618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c61a:	4b1b      	ldr	r3, [pc, #108]	; (800c688 <__sfp+0x70>)
 800c61c:	681e      	ldr	r6, [r3, #0]
 800c61e:	69b3      	ldr	r3, [r6, #24]
 800c620:	4607      	mov	r7, r0
 800c622:	b913      	cbnz	r3, 800c62a <__sfp+0x12>
 800c624:	4630      	mov	r0, r6
 800c626:	f7ff ffc7 	bl	800c5b8 <__sinit>
 800c62a:	3648      	adds	r6, #72	; 0x48
 800c62c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c630:	3b01      	subs	r3, #1
 800c632:	d503      	bpl.n	800c63c <__sfp+0x24>
 800c634:	6833      	ldr	r3, [r6, #0]
 800c636:	b133      	cbz	r3, 800c646 <__sfp+0x2e>
 800c638:	6836      	ldr	r6, [r6, #0]
 800c63a:	e7f7      	b.n	800c62c <__sfp+0x14>
 800c63c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c640:	b16d      	cbz	r5, 800c65e <__sfp+0x46>
 800c642:	3468      	adds	r4, #104	; 0x68
 800c644:	e7f4      	b.n	800c630 <__sfp+0x18>
 800c646:	2104      	movs	r1, #4
 800c648:	4638      	mov	r0, r7
 800c64a:	f7ff ff9f 	bl	800c58c <__sfmoreglue>
 800c64e:	6030      	str	r0, [r6, #0]
 800c650:	2800      	cmp	r0, #0
 800c652:	d1f1      	bne.n	800c638 <__sfp+0x20>
 800c654:	230c      	movs	r3, #12
 800c656:	603b      	str	r3, [r7, #0]
 800c658:	4604      	mov	r4, r0
 800c65a:	4620      	mov	r0, r4
 800c65c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c65e:	4b0b      	ldr	r3, [pc, #44]	; (800c68c <__sfp+0x74>)
 800c660:	6665      	str	r5, [r4, #100]	; 0x64
 800c662:	e9c4 5500 	strd	r5, r5, [r4]
 800c666:	60a5      	str	r5, [r4, #8]
 800c668:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c66c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c670:	2208      	movs	r2, #8
 800c672:	4629      	mov	r1, r5
 800c674:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c678:	f7fe fb59 	bl	800ad2e <memset>
 800c67c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c680:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c684:	e7e9      	b.n	800c65a <__sfp+0x42>
 800c686:	bf00      	nop
 800c688:	0800e1f0 	.word	0x0800e1f0
 800c68c:	ffff0001 	.word	0xffff0001

0800c690 <_fwalk_reent>:
 800c690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c694:	4680      	mov	r8, r0
 800c696:	4689      	mov	r9, r1
 800c698:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c69c:	2600      	movs	r6, #0
 800c69e:	b914      	cbnz	r4, 800c6a6 <_fwalk_reent+0x16>
 800c6a0:	4630      	mov	r0, r6
 800c6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800c6aa:	3f01      	subs	r7, #1
 800c6ac:	d501      	bpl.n	800c6b2 <_fwalk_reent+0x22>
 800c6ae:	6824      	ldr	r4, [r4, #0]
 800c6b0:	e7f5      	b.n	800c69e <_fwalk_reent+0xe>
 800c6b2:	89ab      	ldrh	r3, [r5, #12]
 800c6b4:	2b01      	cmp	r3, #1
 800c6b6:	d907      	bls.n	800c6c8 <_fwalk_reent+0x38>
 800c6b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c6bc:	3301      	adds	r3, #1
 800c6be:	d003      	beq.n	800c6c8 <_fwalk_reent+0x38>
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	4640      	mov	r0, r8
 800c6c4:	47c8      	blx	r9
 800c6c6:	4306      	orrs	r6, r0
 800c6c8:	3568      	adds	r5, #104	; 0x68
 800c6ca:	e7ee      	b.n	800c6aa <_fwalk_reent+0x1a>

0800c6cc <_localeconv_r>:
 800c6cc:	4b04      	ldr	r3, [pc, #16]	; (800c6e0 <_localeconv_r+0x14>)
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	6a18      	ldr	r0, [r3, #32]
 800c6d2:	4b04      	ldr	r3, [pc, #16]	; (800c6e4 <_localeconv_r+0x18>)
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	bf08      	it	eq
 800c6d8:	4618      	moveq	r0, r3
 800c6da:	30f0      	adds	r0, #240	; 0xf0
 800c6dc:	4770      	bx	lr
 800c6de:	bf00      	nop
 800c6e0:	20000028 	.word	0x20000028
 800c6e4:	2000008c 	.word	0x2000008c

0800c6e8 <__swhatbuf_r>:
 800c6e8:	b570      	push	{r4, r5, r6, lr}
 800c6ea:	460e      	mov	r6, r1
 800c6ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6f0:	2900      	cmp	r1, #0
 800c6f2:	b096      	sub	sp, #88	; 0x58
 800c6f4:	4614      	mov	r4, r2
 800c6f6:	461d      	mov	r5, r3
 800c6f8:	da07      	bge.n	800c70a <__swhatbuf_r+0x22>
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	602b      	str	r3, [r5, #0]
 800c6fe:	89b3      	ldrh	r3, [r6, #12]
 800c700:	061a      	lsls	r2, r3, #24
 800c702:	d410      	bmi.n	800c726 <__swhatbuf_r+0x3e>
 800c704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c708:	e00e      	b.n	800c728 <__swhatbuf_r+0x40>
 800c70a:	466a      	mov	r2, sp
 800c70c:	f000 fda0 	bl	800d250 <_fstat_r>
 800c710:	2800      	cmp	r0, #0
 800c712:	dbf2      	blt.n	800c6fa <__swhatbuf_r+0x12>
 800c714:	9a01      	ldr	r2, [sp, #4]
 800c716:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c71a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c71e:	425a      	negs	r2, r3
 800c720:	415a      	adcs	r2, r3
 800c722:	602a      	str	r2, [r5, #0]
 800c724:	e7ee      	b.n	800c704 <__swhatbuf_r+0x1c>
 800c726:	2340      	movs	r3, #64	; 0x40
 800c728:	2000      	movs	r0, #0
 800c72a:	6023      	str	r3, [r4, #0]
 800c72c:	b016      	add	sp, #88	; 0x58
 800c72e:	bd70      	pop	{r4, r5, r6, pc}

0800c730 <__smakebuf_r>:
 800c730:	898b      	ldrh	r3, [r1, #12]
 800c732:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c734:	079d      	lsls	r5, r3, #30
 800c736:	4606      	mov	r6, r0
 800c738:	460c      	mov	r4, r1
 800c73a:	d507      	bpl.n	800c74c <__smakebuf_r+0x1c>
 800c73c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c740:	6023      	str	r3, [r4, #0]
 800c742:	6123      	str	r3, [r4, #16]
 800c744:	2301      	movs	r3, #1
 800c746:	6163      	str	r3, [r4, #20]
 800c748:	b002      	add	sp, #8
 800c74a:	bd70      	pop	{r4, r5, r6, pc}
 800c74c:	ab01      	add	r3, sp, #4
 800c74e:	466a      	mov	r2, sp
 800c750:	f7ff ffca 	bl	800c6e8 <__swhatbuf_r>
 800c754:	9900      	ldr	r1, [sp, #0]
 800c756:	4605      	mov	r5, r0
 800c758:	4630      	mov	r0, r6
 800c75a:	f000 fb69 	bl	800ce30 <_malloc_r>
 800c75e:	b948      	cbnz	r0, 800c774 <__smakebuf_r+0x44>
 800c760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c764:	059a      	lsls	r2, r3, #22
 800c766:	d4ef      	bmi.n	800c748 <__smakebuf_r+0x18>
 800c768:	f023 0303 	bic.w	r3, r3, #3
 800c76c:	f043 0302 	orr.w	r3, r3, #2
 800c770:	81a3      	strh	r3, [r4, #12]
 800c772:	e7e3      	b.n	800c73c <__smakebuf_r+0xc>
 800c774:	4b0d      	ldr	r3, [pc, #52]	; (800c7ac <__smakebuf_r+0x7c>)
 800c776:	62b3      	str	r3, [r6, #40]	; 0x28
 800c778:	89a3      	ldrh	r3, [r4, #12]
 800c77a:	6020      	str	r0, [r4, #0]
 800c77c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c780:	81a3      	strh	r3, [r4, #12]
 800c782:	9b00      	ldr	r3, [sp, #0]
 800c784:	6163      	str	r3, [r4, #20]
 800c786:	9b01      	ldr	r3, [sp, #4]
 800c788:	6120      	str	r0, [r4, #16]
 800c78a:	b15b      	cbz	r3, 800c7a4 <__smakebuf_r+0x74>
 800c78c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c790:	4630      	mov	r0, r6
 800c792:	f000 fd6f 	bl	800d274 <_isatty_r>
 800c796:	b128      	cbz	r0, 800c7a4 <__smakebuf_r+0x74>
 800c798:	89a3      	ldrh	r3, [r4, #12]
 800c79a:	f023 0303 	bic.w	r3, r3, #3
 800c79e:	f043 0301 	orr.w	r3, r3, #1
 800c7a2:	81a3      	strh	r3, [r4, #12]
 800c7a4:	89a3      	ldrh	r3, [r4, #12]
 800c7a6:	431d      	orrs	r5, r3
 800c7a8:	81a5      	strh	r5, [r4, #12]
 800c7aa:	e7cd      	b.n	800c748 <__smakebuf_r+0x18>
 800c7ac:	0800c581 	.word	0x0800c581

0800c7b0 <malloc>:
 800c7b0:	4b02      	ldr	r3, [pc, #8]	; (800c7bc <malloc+0xc>)
 800c7b2:	4601      	mov	r1, r0
 800c7b4:	6818      	ldr	r0, [r3, #0]
 800c7b6:	f000 bb3b 	b.w	800ce30 <_malloc_r>
 800c7ba:	bf00      	nop
 800c7bc:	20000028 	.word	0x20000028

0800c7c0 <_Balloc>:
 800c7c0:	b570      	push	{r4, r5, r6, lr}
 800c7c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c7c4:	4604      	mov	r4, r0
 800c7c6:	460e      	mov	r6, r1
 800c7c8:	b93d      	cbnz	r5, 800c7da <_Balloc+0x1a>
 800c7ca:	2010      	movs	r0, #16
 800c7cc:	f7ff fff0 	bl	800c7b0 <malloc>
 800c7d0:	6260      	str	r0, [r4, #36]	; 0x24
 800c7d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c7d6:	6005      	str	r5, [r0, #0]
 800c7d8:	60c5      	str	r5, [r0, #12]
 800c7da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c7dc:	68eb      	ldr	r3, [r5, #12]
 800c7de:	b183      	cbz	r3, 800c802 <_Balloc+0x42>
 800c7e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7e2:	68db      	ldr	r3, [r3, #12]
 800c7e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c7e8:	b9b8      	cbnz	r0, 800c81a <_Balloc+0x5a>
 800c7ea:	2101      	movs	r1, #1
 800c7ec:	fa01 f506 	lsl.w	r5, r1, r6
 800c7f0:	1d6a      	adds	r2, r5, #5
 800c7f2:	0092      	lsls	r2, r2, #2
 800c7f4:	4620      	mov	r0, r4
 800c7f6:	f000 fabf 	bl	800cd78 <_calloc_r>
 800c7fa:	b160      	cbz	r0, 800c816 <_Balloc+0x56>
 800c7fc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800c800:	e00e      	b.n	800c820 <_Balloc+0x60>
 800c802:	2221      	movs	r2, #33	; 0x21
 800c804:	2104      	movs	r1, #4
 800c806:	4620      	mov	r0, r4
 800c808:	f000 fab6 	bl	800cd78 <_calloc_r>
 800c80c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c80e:	60e8      	str	r0, [r5, #12]
 800c810:	68db      	ldr	r3, [r3, #12]
 800c812:	2b00      	cmp	r3, #0
 800c814:	d1e4      	bne.n	800c7e0 <_Balloc+0x20>
 800c816:	2000      	movs	r0, #0
 800c818:	bd70      	pop	{r4, r5, r6, pc}
 800c81a:	6802      	ldr	r2, [r0, #0]
 800c81c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c820:	2300      	movs	r3, #0
 800c822:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c826:	e7f7      	b.n	800c818 <_Balloc+0x58>

0800c828 <_Bfree>:
 800c828:	b570      	push	{r4, r5, r6, lr}
 800c82a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c82c:	4606      	mov	r6, r0
 800c82e:	460d      	mov	r5, r1
 800c830:	b93c      	cbnz	r4, 800c842 <_Bfree+0x1a>
 800c832:	2010      	movs	r0, #16
 800c834:	f7ff ffbc 	bl	800c7b0 <malloc>
 800c838:	6270      	str	r0, [r6, #36]	; 0x24
 800c83a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c83e:	6004      	str	r4, [r0, #0]
 800c840:	60c4      	str	r4, [r0, #12]
 800c842:	b13d      	cbz	r5, 800c854 <_Bfree+0x2c>
 800c844:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c846:	686a      	ldr	r2, [r5, #4]
 800c848:	68db      	ldr	r3, [r3, #12]
 800c84a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c84e:	6029      	str	r1, [r5, #0]
 800c850:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c854:	bd70      	pop	{r4, r5, r6, pc}

0800c856 <__multadd>:
 800c856:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c85a:	690d      	ldr	r5, [r1, #16]
 800c85c:	461f      	mov	r7, r3
 800c85e:	4606      	mov	r6, r0
 800c860:	460c      	mov	r4, r1
 800c862:	f101 0c14 	add.w	ip, r1, #20
 800c866:	2300      	movs	r3, #0
 800c868:	f8dc 0000 	ldr.w	r0, [ip]
 800c86c:	b281      	uxth	r1, r0
 800c86e:	fb02 7101 	mla	r1, r2, r1, r7
 800c872:	0c0f      	lsrs	r7, r1, #16
 800c874:	0c00      	lsrs	r0, r0, #16
 800c876:	fb02 7000 	mla	r0, r2, r0, r7
 800c87a:	b289      	uxth	r1, r1
 800c87c:	3301      	adds	r3, #1
 800c87e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c882:	429d      	cmp	r5, r3
 800c884:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c888:	f84c 1b04 	str.w	r1, [ip], #4
 800c88c:	dcec      	bgt.n	800c868 <__multadd+0x12>
 800c88e:	b1d7      	cbz	r7, 800c8c6 <__multadd+0x70>
 800c890:	68a3      	ldr	r3, [r4, #8]
 800c892:	42ab      	cmp	r3, r5
 800c894:	dc12      	bgt.n	800c8bc <__multadd+0x66>
 800c896:	6861      	ldr	r1, [r4, #4]
 800c898:	4630      	mov	r0, r6
 800c89a:	3101      	adds	r1, #1
 800c89c:	f7ff ff90 	bl	800c7c0 <_Balloc>
 800c8a0:	6922      	ldr	r2, [r4, #16]
 800c8a2:	3202      	adds	r2, #2
 800c8a4:	f104 010c 	add.w	r1, r4, #12
 800c8a8:	4680      	mov	r8, r0
 800c8aa:	0092      	lsls	r2, r2, #2
 800c8ac:	300c      	adds	r0, #12
 800c8ae:	f7fe fa33 	bl	800ad18 <memcpy>
 800c8b2:	4621      	mov	r1, r4
 800c8b4:	4630      	mov	r0, r6
 800c8b6:	f7ff ffb7 	bl	800c828 <_Bfree>
 800c8ba:	4644      	mov	r4, r8
 800c8bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c8c0:	3501      	adds	r5, #1
 800c8c2:	615f      	str	r7, [r3, #20]
 800c8c4:	6125      	str	r5, [r4, #16]
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c8cc <__hi0bits>:
 800c8cc:	0c02      	lsrs	r2, r0, #16
 800c8ce:	0412      	lsls	r2, r2, #16
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	b9b2      	cbnz	r2, 800c902 <__hi0bits+0x36>
 800c8d4:	0403      	lsls	r3, r0, #16
 800c8d6:	2010      	movs	r0, #16
 800c8d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c8dc:	bf04      	itt	eq
 800c8de:	021b      	lsleq	r3, r3, #8
 800c8e0:	3008      	addeq	r0, #8
 800c8e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c8e6:	bf04      	itt	eq
 800c8e8:	011b      	lsleq	r3, r3, #4
 800c8ea:	3004      	addeq	r0, #4
 800c8ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c8f0:	bf04      	itt	eq
 800c8f2:	009b      	lsleq	r3, r3, #2
 800c8f4:	3002      	addeq	r0, #2
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	db06      	blt.n	800c908 <__hi0bits+0x3c>
 800c8fa:	005b      	lsls	r3, r3, #1
 800c8fc:	d503      	bpl.n	800c906 <__hi0bits+0x3a>
 800c8fe:	3001      	adds	r0, #1
 800c900:	4770      	bx	lr
 800c902:	2000      	movs	r0, #0
 800c904:	e7e8      	b.n	800c8d8 <__hi0bits+0xc>
 800c906:	2020      	movs	r0, #32
 800c908:	4770      	bx	lr

0800c90a <__lo0bits>:
 800c90a:	6803      	ldr	r3, [r0, #0]
 800c90c:	f013 0207 	ands.w	r2, r3, #7
 800c910:	4601      	mov	r1, r0
 800c912:	d00b      	beq.n	800c92c <__lo0bits+0x22>
 800c914:	07da      	lsls	r2, r3, #31
 800c916:	d423      	bmi.n	800c960 <__lo0bits+0x56>
 800c918:	0798      	lsls	r0, r3, #30
 800c91a:	bf49      	itett	mi
 800c91c:	085b      	lsrmi	r3, r3, #1
 800c91e:	089b      	lsrpl	r3, r3, #2
 800c920:	2001      	movmi	r0, #1
 800c922:	600b      	strmi	r3, [r1, #0]
 800c924:	bf5c      	itt	pl
 800c926:	600b      	strpl	r3, [r1, #0]
 800c928:	2002      	movpl	r0, #2
 800c92a:	4770      	bx	lr
 800c92c:	b298      	uxth	r0, r3
 800c92e:	b9a8      	cbnz	r0, 800c95c <__lo0bits+0x52>
 800c930:	0c1b      	lsrs	r3, r3, #16
 800c932:	2010      	movs	r0, #16
 800c934:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c938:	bf04      	itt	eq
 800c93a:	0a1b      	lsreq	r3, r3, #8
 800c93c:	3008      	addeq	r0, #8
 800c93e:	071a      	lsls	r2, r3, #28
 800c940:	bf04      	itt	eq
 800c942:	091b      	lsreq	r3, r3, #4
 800c944:	3004      	addeq	r0, #4
 800c946:	079a      	lsls	r2, r3, #30
 800c948:	bf04      	itt	eq
 800c94a:	089b      	lsreq	r3, r3, #2
 800c94c:	3002      	addeq	r0, #2
 800c94e:	07da      	lsls	r2, r3, #31
 800c950:	d402      	bmi.n	800c958 <__lo0bits+0x4e>
 800c952:	085b      	lsrs	r3, r3, #1
 800c954:	d006      	beq.n	800c964 <__lo0bits+0x5a>
 800c956:	3001      	adds	r0, #1
 800c958:	600b      	str	r3, [r1, #0]
 800c95a:	4770      	bx	lr
 800c95c:	4610      	mov	r0, r2
 800c95e:	e7e9      	b.n	800c934 <__lo0bits+0x2a>
 800c960:	2000      	movs	r0, #0
 800c962:	4770      	bx	lr
 800c964:	2020      	movs	r0, #32
 800c966:	4770      	bx	lr

0800c968 <__i2b>:
 800c968:	b510      	push	{r4, lr}
 800c96a:	460c      	mov	r4, r1
 800c96c:	2101      	movs	r1, #1
 800c96e:	f7ff ff27 	bl	800c7c0 <_Balloc>
 800c972:	2201      	movs	r2, #1
 800c974:	6144      	str	r4, [r0, #20]
 800c976:	6102      	str	r2, [r0, #16]
 800c978:	bd10      	pop	{r4, pc}

0800c97a <__multiply>:
 800c97a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c97e:	4614      	mov	r4, r2
 800c980:	690a      	ldr	r2, [r1, #16]
 800c982:	6923      	ldr	r3, [r4, #16]
 800c984:	429a      	cmp	r2, r3
 800c986:	bfb8      	it	lt
 800c988:	460b      	movlt	r3, r1
 800c98a:	4688      	mov	r8, r1
 800c98c:	bfbc      	itt	lt
 800c98e:	46a0      	movlt	r8, r4
 800c990:	461c      	movlt	r4, r3
 800c992:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c996:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c99a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c99e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c9a2:	eb07 0609 	add.w	r6, r7, r9
 800c9a6:	42b3      	cmp	r3, r6
 800c9a8:	bfb8      	it	lt
 800c9aa:	3101      	addlt	r1, #1
 800c9ac:	f7ff ff08 	bl	800c7c0 <_Balloc>
 800c9b0:	f100 0514 	add.w	r5, r0, #20
 800c9b4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800c9b8:	462b      	mov	r3, r5
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	4573      	cmp	r3, lr
 800c9be:	d316      	bcc.n	800c9ee <__multiply+0x74>
 800c9c0:	f104 0214 	add.w	r2, r4, #20
 800c9c4:	f108 0114 	add.w	r1, r8, #20
 800c9c8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800c9cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c9d0:	9300      	str	r3, [sp, #0]
 800c9d2:	9b00      	ldr	r3, [sp, #0]
 800c9d4:	9201      	str	r2, [sp, #4]
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d80c      	bhi.n	800c9f4 <__multiply+0x7a>
 800c9da:	2e00      	cmp	r6, #0
 800c9dc:	dd03      	ble.n	800c9e6 <__multiply+0x6c>
 800c9de:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d05d      	beq.n	800caa2 <__multiply+0x128>
 800c9e6:	6106      	str	r6, [r0, #16]
 800c9e8:	b003      	add	sp, #12
 800c9ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ee:	f843 2b04 	str.w	r2, [r3], #4
 800c9f2:	e7e3      	b.n	800c9bc <__multiply+0x42>
 800c9f4:	f8b2 b000 	ldrh.w	fp, [r2]
 800c9f8:	f1bb 0f00 	cmp.w	fp, #0
 800c9fc:	d023      	beq.n	800ca46 <__multiply+0xcc>
 800c9fe:	4689      	mov	r9, r1
 800ca00:	46ac      	mov	ip, r5
 800ca02:	f04f 0800 	mov.w	r8, #0
 800ca06:	f859 4b04 	ldr.w	r4, [r9], #4
 800ca0a:	f8dc a000 	ldr.w	sl, [ip]
 800ca0e:	b2a3      	uxth	r3, r4
 800ca10:	fa1f fa8a 	uxth.w	sl, sl
 800ca14:	fb0b a303 	mla	r3, fp, r3, sl
 800ca18:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ca1c:	f8dc 4000 	ldr.w	r4, [ip]
 800ca20:	4443      	add	r3, r8
 800ca22:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ca26:	fb0b 840a 	mla	r4, fp, sl, r8
 800ca2a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ca2e:	46e2      	mov	sl, ip
 800ca30:	b29b      	uxth	r3, r3
 800ca32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ca36:	454f      	cmp	r7, r9
 800ca38:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ca3c:	f84a 3b04 	str.w	r3, [sl], #4
 800ca40:	d82b      	bhi.n	800ca9a <__multiply+0x120>
 800ca42:	f8cc 8004 	str.w	r8, [ip, #4]
 800ca46:	9b01      	ldr	r3, [sp, #4]
 800ca48:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ca4c:	3204      	adds	r2, #4
 800ca4e:	f1ba 0f00 	cmp.w	sl, #0
 800ca52:	d020      	beq.n	800ca96 <__multiply+0x11c>
 800ca54:	682b      	ldr	r3, [r5, #0]
 800ca56:	4689      	mov	r9, r1
 800ca58:	46a8      	mov	r8, r5
 800ca5a:	f04f 0b00 	mov.w	fp, #0
 800ca5e:	f8b9 c000 	ldrh.w	ip, [r9]
 800ca62:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ca66:	fb0a 440c 	mla	r4, sl, ip, r4
 800ca6a:	445c      	add	r4, fp
 800ca6c:	46c4      	mov	ip, r8
 800ca6e:	b29b      	uxth	r3, r3
 800ca70:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ca74:	f84c 3b04 	str.w	r3, [ip], #4
 800ca78:	f859 3b04 	ldr.w	r3, [r9], #4
 800ca7c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ca80:	0c1b      	lsrs	r3, r3, #16
 800ca82:	fb0a b303 	mla	r3, sl, r3, fp
 800ca86:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ca8a:	454f      	cmp	r7, r9
 800ca8c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ca90:	d805      	bhi.n	800ca9e <__multiply+0x124>
 800ca92:	f8c8 3004 	str.w	r3, [r8, #4]
 800ca96:	3504      	adds	r5, #4
 800ca98:	e79b      	b.n	800c9d2 <__multiply+0x58>
 800ca9a:	46d4      	mov	ip, sl
 800ca9c:	e7b3      	b.n	800ca06 <__multiply+0x8c>
 800ca9e:	46e0      	mov	r8, ip
 800caa0:	e7dd      	b.n	800ca5e <__multiply+0xe4>
 800caa2:	3e01      	subs	r6, #1
 800caa4:	e799      	b.n	800c9da <__multiply+0x60>
	...

0800caa8 <__pow5mult>:
 800caa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800caac:	4615      	mov	r5, r2
 800caae:	f012 0203 	ands.w	r2, r2, #3
 800cab2:	4606      	mov	r6, r0
 800cab4:	460f      	mov	r7, r1
 800cab6:	d007      	beq.n	800cac8 <__pow5mult+0x20>
 800cab8:	3a01      	subs	r2, #1
 800caba:	4c21      	ldr	r4, [pc, #132]	; (800cb40 <__pow5mult+0x98>)
 800cabc:	2300      	movs	r3, #0
 800cabe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cac2:	f7ff fec8 	bl	800c856 <__multadd>
 800cac6:	4607      	mov	r7, r0
 800cac8:	10ad      	asrs	r5, r5, #2
 800caca:	d035      	beq.n	800cb38 <__pow5mult+0x90>
 800cacc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cace:	b93c      	cbnz	r4, 800cae0 <__pow5mult+0x38>
 800cad0:	2010      	movs	r0, #16
 800cad2:	f7ff fe6d 	bl	800c7b0 <malloc>
 800cad6:	6270      	str	r0, [r6, #36]	; 0x24
 800cad8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cadc:	6004      	str	r4, [r0, #0]
 800cade:	60c4      	str	r4, [r0, #12]
 800cae0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cae8:	b94c      	cbnz	r4, 800cafe <__pow5mult+0x56>
 800caea:	f240 2171 	movw	r1, #625	; 0x271
 800caee:	4630      	mov	r0, r6
 800caf0:	f7ff ff3a 	bl	800c968 <__i2b>
 800caf4:	2300      	movs	r3, #0
 800caf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800cafa:	4604      	mov	r4, r0
 800cafc:	6003      	str	r3, [r0, #0]
 800cafe:	f04f 0800 	mov.w	r8, #0
 800cb02:	07eb      	lsls	r3, r5, #31
 800cb04:	d50a      	bpl.n	800cb1c <__pow5mult+0x74>
 800cb06:	4639      	mov	r1, r7
 800cb08:	4622      	mov	r2, r4
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	f7ff ff35 	bl	800c97a <__multiply>
 800cb10:	4639      	mov	r1, r7
 800cb12:	4681      	mov	r9, r0
 800cb14:	4630      	mov	r0, r6
 800cb16:	f7ff fe87 	bl	800c828 <_Bfree>
 800cb1a:	464f      	mov	r7, r9
 800cb1c:	106d      	asrs	r5, r5, #1
 800cb1e:	d00b      	beq.n	800cb38 <__pow5mult+0x90>
 800cb20:	6820      	ldr	r0, [r4, #0]
 800cb22:	b938      	cbnz	r0, 800cb34 <__pow5mult+0x8c>
 800cb24:	4622      	mov	r2, r4
 800cb26:	4621      	mov	r1, r4
 800cb28:	4630      	mov	r0, r6
 800cb2a:	f7ff ff26 	bl	800c97a <__multiply>
 800cb2e:	6020      	str	r0, [r4, #0]
 800cb30:	f8c0 8000 	str.w	r8, [r0]
 800cb34:	4604      	mov	r4, r0
 800cb36:	e7e4      	b.n	800cb02 <__pow5mult+0x5a>
 800cb38:	4638      	mov	r0, r7
 800cb3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb3e:	bf00      	nop
 800cb40:	0800e388 	.word	0x0800e388

0800cb44 <__lshift>:
 800cb44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb48:	460c      	mov	r4, r1
 800cb4a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cb4e:	6923      	ldr	r3, [r4, #16]
 800cb50:	6849      	ldr	r1, [r1, #4]
 800cb52:	eb0a 0903 	add.w	r9, sl, r3
 800cb56:	68a3      	ldr	r3, [r4, #8]
 800cb58:	4607      	mov	r7, r0
 800cb5a:	4616      	mov	r6, r2
 800cb5c:	f109 0501 	add.w	r5, r9, #1
 800cb60:	42ab      	cmp	r3, r5
 800cb62:	db32      	blt.n	800cbca <__lshift+0x86>
 800cb64:	4638      	mov	r0, r7
 800cb66:	f7ff fe2b 	bl	800c7c0 <_Balloc>
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	4680      	mov	r8, r0
 800cb6e:	f100 0114 	add.w	r1, r0, #20
 800cb72:	461a      	mov	r2, r3
 800cb74:	4553      	cmp	r3, sl
 800cb76:	db2b      	blt.n	800cbd0 <__lshift+0x8c>
 800cb78:	6920      	ldr	r0, [r4, #16]
 800cb7a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cb7e:	f104 0314 	add.w	r3, r4, #20
 800cb82:	f016 021f 	ands.w	r2, r6, #31
 800cb86:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb8a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb8e:	d025      	beq.n	800cbdc <__lshift+0x98>
 800cb90:	f1c2 0e20 	rsb	lr, r2, #32
 800cb94:	2000      	movs	r0, #0
 800cb96:	681e      	ldr	r6, [r3, #0]
 800cb98:	468a      	mov	sl, r1
 800cb9a:	4096      	lsls	r6, r2
 800cb9c:	4330      	orrs	r0, r6
 800cb9e:	f84a 0b04 	str.w	r0, [sl], #4
 800cba2:	f853 0b04 	ldr.w	r0, [r3], #4
 800cba6:	459c      	cmp	ip, r3
 800cba8:	fa20 f00e 	lsr.w	r0, r0, lr
 800cbac:	d814      	bhi.n	800cbd8 <__lshift+0x94>
 800cbae:	6048      	str	r0, [r1, #4]
 800cbb0:	b108      	cbz	r0, 800cbb6 <__lshift+0x72>
 800cbb2:	f109 0502 	add.w	r5, r9, #2
 800cbb6:	3d01      	subs	r5, #1
 800cbb8:	4638      	mov	r0, r7
 800cbba:	f8c8 5010 	str.w	r5, [r8, #16]
 800cbbe:	4621      	mov	r1, r4
 800cbc0:	f7ff fe32 	bl	800c828 <_Bfree>
 800cbc4:	4640      	mov	r0, r8
 800cbc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbca:	3101      	adds	r1, #1
 800cbcc:	005b      	lsls	r3, r3, #1
 800cbce:	e7c7      	b.n	800cb60 <__lshift+0x1c>
 800cbd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cbd4:	3301      	adds	r3, #1
 800cbd6:	e7cd      	b.n	800cb74 <__lshift+0x30>
 800cbd8:	4651      	mov	r1, sl
 800cbda:	e7dc      	b.n	800cb96 <__lshift+0x52>
 800cbdc:	3904      	subs	r1, #4
 800cbde:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbe2:	f841 2f04 	str.w	r2, [r1, #4]!
 800cbe6:	459c      	cmp	ip, r3
 800cbe8:	d8f9      	bhi.n	800cbde <__lshift+0x9a>
 800cbea:	e7e4      	b.n	800cbb6 <__lshift+0x72>

0800cbec <__mcmp>:
 800cbec:	6903      	ldr	r3, [r0, #16]
 800cbee:	690a      	ldr	r2, [r1, #16]
 800cbf0:	1a9b      	subs	r3, r3, r2
 800cbf2:	b530      	push	{r4, r5, lr}
 800cbf4:	d10c      	bne.n	800cc10 <__mcmp+0x24>
 800cbf6:	0092      	lsls	r2, r2, #2
 800cbf8:	3014      	adds	r0, #20
 800cbfa:	3114      	adds	r1, #20
 800cbfc:	1884      	adds	r4, r0, r2
 800cbfe:	4411      	add	r1, r2
 800cc00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cc04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cc08:	4295      	cmp	r5, r2
 800cc0a:	d003      	beq.n	800cc14 <__mcmp+0x28>
 800cc0c:	d305      	bcc.n	800cc1a <__mcmp+0x2e>
 800cc0e:	2301      	movs	r3, #1
 800cc10:	4618      	mov	r0, r3
 800cc12:	bd30      	pop	{r4, r5, pc}
 800cc14:	42a0      	cmp	r0, r4
 800cc16:	d3f3      	bcc.n	800cc00 <__mcmp+0x14>
 800cc18:	e7fa      	b.n	800cc10 <__mcmp+0x24>
 800cc1a:	f04f 33ff 	mov.w	r3, #4294967295
 800cc1e:	e7f7      	b.n	800cc10 <__mcmp+0x24>

0800cc20 <__mdiff>:
 800cc20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc24:	460d      	mov	r5, r1
 800cc26:	4607      	mov	r7, r0
 800cc28:	4611      	mov	r1, r2
 800cc2a:	4628      	mov	r0, r5
 800cc2c:	4614      	mov	r4, r2
 800cc2e:	f7ff ffdd 	bl	800cbec <__mcmp>
 800cc32:	1e06      	subs	r6, r0, #0
 800cc34:	d108      	bne.n	800cc48 <__mdiff+0x28>
 800cc36:	4631      	mov	r1, r6
 800cc38:	4638      	mov	r0, r7
 800cc3a:	f7ff fdc1 	bl	800c7c0 <_Balloc>
 800cc3e:	2301      	movs	r3, #1
 800cc40:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800cc44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc48:	bfa4      	itt	ge
 800cc4a:	4623      	movge	r3, r4
 800cc4c:	462c      	movge	r4, r5
 800cc4e:	4638      	mov	r0, r7
 800cc50:	6861      	ldr	r1, [r4, #4]
 800cc52:	bfa6      	itte	ge
 800cc54:	461d      	movge	r5, r3
 800cc56:	2600      	movge	r6, #0
 800cc58:	2601      	movlt	r6, #1
 800cc5a:	f7ff fdb1 	bl	800c7c0 <_Balloc>
 800cc5e:	692b      	ldr	r3, [r5, #16]
 800cc60:	60c6      	str	r6, [r0, #12]
 800cc62:	6926      	ldr	r6, [r4, #16]
 800cc64:	f105 0914 	add.w	r9, r5, #20
 800cc68:	f104 0214 	add.w	r2, r4, #20
 800cc6c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cc70:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cc74:	f100 0514 	add.w	r5, r0, #20
 800cc78:	f04f 0e00 	mov.w	lr, #0
 800cc7c:	f852 ab04 	ldr.w	sl, [r2], #4
 800cc80:	f859 4b04 	ldr.w	r4, [r9], #4
 800cc84:	fa1e f18a 	uxtah	r1, lr, sl
 800cc88:	b2a3      	uxth	r3, r4
 800cc8a:	1ac9      	subs	r1, r1, r3
 800cc8c:	0c23      	lsrs	r3, r4, #16
 800cc8e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cc92:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cc96:	b289      	uxth	r1, r1
 800cc98:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800cc9c:	45c8      	cmp	r8, r9
 800cc9e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cca2:	4694      	mov	ip, r2
 800cca4:	f845 3b04 	str.w	r3, [r5], #4
 800cca8:	d8e8      	bhi.n	800cc7c <__mdiff+0x5c>
 800ccaa:	45bc      	cmp	ip, r7
 800ccac:	d304      	bcc.n	800ccb8 <__mdiff+0x98>
 800ccae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ccb2:	b183      	cbz	r3, 800ccd6 <__mdiff+0xb6>
 800ccb4:	6106      	str	r6, [r0, #16]
 800ccb6:	e7c5      	b.n	800cc44 <__mdiff+0x24>
 800ccb8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ccbc:	fa1e f381 	uxtah	r3, lr, r1
 800ccc0:	141a      	asrs	r2, r3, #16
 800ccc2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ccc6:	b29b      	uxth	r3, r3
 800ccc8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cccc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800ccd0:	f845 3b04 	str.w	r3, [r5], #4
 800ccd4:	e7e9      	b.n	800ccaa <__mdiff+0x8a>
 800ccd6:	3e01      	subs	r6, #1
 800ccd8:	e7e9      	b.n	800ccae <__mdiff+0x8e>

0800ccda <__d2b>:
 800ccda:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ccde:	460e      	mov	r6, r1
 800cce0:	2101      	movs	r1, #1
 800cce2:	ec59 8b10 	vmov	r8, r9, d0
 800cce6:	4615      	mov	r5, r2
 800cce8:	f7ff fd6a 	bl	800c7c0 <_Balloc>
 800ccec:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800ccf0:	4607      	mov	r7, r0
 800ccf2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ccf6:	bb34      	cbnz	r4, 800cd46 <__d2b+0x6c>
 800ccf8:	9301      	str	r3, [sp, #4]
 800ccfa:	f1b8 0300 	subs.w	r3, r8, #0
 800ccfe:	d027      	beq.n	800cd50 <__d2b+0x76>
 800cd00:	a802      	add	r0, sp, #8
 800cd02:	f840 3d08 	str.w	r3, [r0, #-8]!
 800cd06:	f7ff fe00 	bl	800c90a <__lo0bits>
 800cd0a:	9900      	ldr	r1, [sp, #0]
 800cd0c:	b1f0      	cbz	r0, 800cd4c <__d2b+0x72>
 800cd0e:	9a01      	ldr	r2, [sp, #4]
 800cd10:	f1c0 0320 	rsb	r3, r0, #32
 800cd14:	fa02 f303 	lsl.w	r3, r2, r3
 800cd18:	430b      	orrs	r3, r1
 800cd1a:	40c2      	lsrs	r2, r0
 800cd1c:	617b      	str	r3, [r7, #20]
 800cd1e:	9201      	str	r2, [sp, #4]
 800cd20:	9b01      	ldr	r3, [sp, #4]
 800cd22:	61bb      	str	r3, [r7, #24]
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	bf14      	ite	ne
 800cd28:	2102      	movne	r1, #2
 800cd2a:	2101      	moveq	r1, #1
 800cd2c:	6139      	str	r1, [r7, #16]
 800cd2e:	b1c4      	cbz	r4, 800cd62 <__d2b+0x88>
 800cd30:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cd34:	4404      	add	r4, r0
 800cd36:	6034      	str	r4, [r6, #0]
 800cd38:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cd3c:	6028      	str	r0, [r5, #0]
 800cd3e:	4638      	mov	r0, r7
 800cd40:	b003      	add	sp, #12
 800cd42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd4a:	e7d5      	b.n	800ccf8 <__d2b+0x1e>
 800cd4c:	6179      	str	r1, [r7, #20]
 800cd4e:	e7e7      	b.n	800cd20 <__d2b+0x46>
 800cd50:	a801      	add	r0, sp, #4
 800cd52:	f7ff fdda 	bl	800c90a <__lo0bits>
 800cd56:	9b01      	ldr	r3, [sp, #4]
 800cd58:	617b      	str	r3, [r7, #20]
 800cd5a:	2101      	movs	r1, #1
 800cd5c:	6139      	str	r1, [r7, #16]
 800cd5e:	3020      	adds	r0, #32
 800cd60:	e7e5      	b.n	800cd2e <__d2b+0x54>
 800cd62:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800cd66:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cd6a:	6030      	str	r0, [r6, #0]
 800cd6c:	6918      	ldr	r0, [r3, #16]
 800cd6e:	f7ff fdad 	bl	800c8cc <__hi0bits>
 800cd72:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cd76:	e7e1      	b.n	800cd3c <__d2b+0x62>

0800cd78 <_calloc_r>:
 800cd78:	b538      	push	{r3, r4, r5, lr}
 800cd7a:	fb02 f401 	mul.w	r4, r2, r1
 800cd7e:	4621      	mov	r1, r4
 800cd80:	f000 f856 	bl	800ce30 <_malloc_r>
 800cd84:	4605      	mov	r5, r0
 800cd86:	b118      	cbz	r0, 800cd90 <_calloc_r+0x18>
 800cd88:	4622      	mov	r2, r4
 800cd8a:	2100      	movs	r1, #0
 800cd8c:	f7fd ffcf 	bl	800ad2e <memset>
 800cd90:	4628      	mov	r0, r5
 800cd92:	bd38      	pop	{r3, r4, r5, pc}

0800cd94 <_free_r>:
 800cd94:	b538      	push	{r3, r4, r5, lr}
 800cd96:	4605      	mov	r5, r0
 800cd98:	2900      	cmp	r1, #0
 800cd9a:	d045      	beq.n	800ce28 <_free_r+0x94>
 800cd9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cda0:	1f0c      	subs	r4, r1, #4
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	bfb8      	it	lt
 800cda6:	18e4      	addlt	r4, r4, r3
 800cda8:	f000 fa98 	bl	800d2dc <__malloc_lock>
 800cdac:	4a1f      	ldr	r2, [pc, #124]	; (800ce2c <_free_r+0x98>)
 800cdae:	6813      	ldr	r3, [r2, #0]
 800cdb0:	4610      	mov	r0, r2
 800cdb2:	b933      	cbnz	r3, 800cdc2 <_free_r+0x2e>
 800cdb4:	6063      	str	r3, [r4, #4]
 800cdb6:	6014      	str	r4, [r2, #0]
 800cdb8:	4628      	mov	r0, r5
 800cdba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdbe:	f000 ba8e 	b.w	800d2de <__malloc_unlock>
 800cdc2:	42a3      	cmp	r3, r4
 800cdc4:	d90c      	bls.n	800cde0 <_free_r+0x4c>
 800cdc6:	6821      	ldr	r1, [r4, #0]
 800cdc8:	1862      	adds	r2, r4, r1
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	bf04      	itt	eq
 800cdce:	681a      	ldreq	r2, [r3, #0]
 800cdd0:	685b      	ldreq	r3, [r3, #4]
 800cdd2:	6063      	str	r3, [r4, #4]
 800cdd4:	bf04      	itt	eq
 800cdd6:	1852      	addeq	r2, r2, r1
 800cdd8:	6022      	streq	r2, [r4, #0]
 800cdda:	6004      	str	r4, [r0, #0]
 800cddc:	e7ec      	b.n	800cdb8 <_free_r+0x24>
 800cdde:	4613      	mov	r3, r2
 800cde0:	685a      	ldr	r2, [r3, #4]
 800cde2:	b10a      	cbz	r2, 800cde8 <_free_r+0x54>
 800cde4:	42a2      	cmp	r2, r4
 800cde6:	d9fa      	bls.n	800cdde <_free_r+0x4a>
 800cde8:	6819      	ldr	r1, [r3, #0]
 800cdea:	1858      	adds	r0, r3, r1
 800cdec:	42a0      	cmp	r0, r4
 800cdee:	d10b      	bne.n	800ce08 <_free_r+0x74>
 800cdf0:	6820      	ldr	r0, [r4, #0]
 800cdf2:	4401      	add	r1, r0
 800cdf4:	1858      	adds	r0, r3, r1
 800cdf6:	4282      	cmp	r2, r0
 800cdf8:	6019      	str	r1, [r3, #0]
 800cdfa:	d1dd      	bne.n	800cdb8 <_free_r+0x24>
 800cdfc:	6810      	ldr	r0, [r2, #0]
 800cdfe:	6852      	ldr	r2, [r2, #4]
 800ce00:	605a      	str	r2, [r3, #4]
 800ce02:	4401      	add	r1, r0
 800ce04:	6019      	str	r1, [r3, #0]
 800ce06:	e7d7      	b.n	800cdb8 <_free_r+0x24>
 800ce08:	d902      	bls.n	800ce10 <_free_r+0x7c>
 800ce0a:	230c      	movs	r3, #12
 800ce0c:	602b      	str	r3, [r5, #0]
 800ce0e:	e7d3      	b.n	800cdb8 <_free_r+0x24>
 800ce10:	6820      	ldr	r0, [r4, #0]
 800ce12:	1821      	adds	r1, r4, r0
 800ce14:	428a      	cmp	r2, r1
 800ce16:	bf04      	itt	eq
 800ce18:	6811      	ldreq	r1, [r2, #0]
 800ce1a:	6852      	ldreq	r2, [r2, #4]
 800ce1c:	6062      	str	r2, [r4, #4]
 800ce1e:	bf04      	itt	eq
 800ce20:	1809      	addeq	r1, r1, r0
 800ce22:	6021      	streq	r1, [r4, #0]
 800ce24:	605c      	str	r4, [r3, #4]
 800ce26:	e7c7      	b.n	800cdb8 <_free_r+0x24>
 800ce28:	bd38      	pop	{r3, r4, r5, pc}
 800ce2a:	bf00      	nop
 800ce2c:	2003dd28 	.word	0x2003dd28

0800ce30 <_malloc_r>:
 800ce30:	b570      	push	{r4, r5, r6, lr}
 800ce32:	1ccd      	adds	r5, r1, #3
 800ce34:	f025 0503 	bic.w	r5, r5, #3
 800ce38:	3508      	adds	r5, #8
 800ce3a:	2d0c      	cmp	r5, #12
 800ce3c:	bf38      	it	cc
 800ce3e:	250c      	movcc	r5, #12
 800ce40:	2d00      	cmp	r5, #0
 800ce42:	4606      	mov	r6, r0
 800ce44:	db01      	blt.n	800ce4a <_malloc_r+0x1a>
 800ce46:	42a9      	cmp	r1, r5
 800ce48:	d903      	bls.n	800ce52 <_malloc_r+0x22>
 800ce4a:	230c      	movs	r3, #12
 800ce4c:	6033      	str	r3, [r6, #0]
 800ce4e:	2000      	movs	r0, #0
 800ce50:	bd70      	pop	{r4, r5, r6, pc}
 800ce52:	f000 fa43 	bl	800d2dc <__malloc_lock>
 800ce56:	4a21      	ldr	r2, [pc, #132]	; (800cedc <_malloc_r+0xac>)
 800ce58:	6814      	ldr	r4, [r2, #0]
 800ce5a:	4621      	mov	r1, r4
 800ce5c:	b991      	cbnz	r1, 800ce84 <_malloc_r+0x54>
 800ce5e:	4c20      	ldr	r4, [pc, #128]	; (800cee0 <_malloc_r+0xb0>)
 800ce60:	6823      	ldr	r3, [r4, #0]
 800ce62:	b91b      	cbnz	r3, 800ce6c <_malloc_r+0x3c>
 800ce64:	4630      	mov	r0, r6
 800ce66:	f000 f97d 	bl	800d164 <_sbrk_r>
 800ce6a:	6020      	str	r0, [r4, #0]
 800ce6c:	4629      	mov	r1, r5
 800ce6e:	4630      	mov	r0, r6
 800ce70:	f000 f978 	bl	800d164 <_sbrk_r>
 800ce74:	1c43      	adds	r3, r0, #1
 800ce76:	d124      	bne.n	800cec2 <_malloc_r+0x92>
 800ce78:	230c      	movs	r3, #12
 800ce7a:	6033      	str	r3, [r6, #0]
 800ce7c:	4630      	mov	r0, r6
 800ce7e:	f000 fa2e 	bl	800d2de <__malloc_unlock>
 800ce82:	e7e4      	b.n	800ce4e <_malloc_r+0x1e>
 800ce84:	680b      	ldr	r3, [r1, #0]
 800ce86:	1b5b      	subs	r3, r3, r5
 800ce88:	d418      	bmi.n	800cebc <_malloc_r+0x8c>
 800ce8a:	2b0b      	cmp	r3, #11
 800ce8c:	d90f      	bls.n	800ceae <_malloc_r+0x7e>
 800ce8e:	600b      	str	r3, [r1, #0]
 800ce90:	50cd      	str	r5, [r1, r3]
 800ce92:	18cc      	adds	r4, r1, r3
 800ce94:	4630      	mov	r0, r6
 800ce96:	f000 fa22 	bl	800d2de <__malloc_unlock>
 800ce9a:	f104 000b 	add.w	r0, r4, #11
 800ce9e:	1d23      	adds	r3, r4, #4
 800cea0:	f020 0007 	bic.w	r0, r0, #7
 800cea4:	1ac3      	subs	r3, r0, r3
 800cea6:	d0d3      	beq.n	800ce50 <_malloc_r+0x20>
 800cea8:	425a      	negs	r2, r3
 800ceaa:	50e2      	str	r2, [r4, r3]
 800ceac:	e7d0      	b.n	800ce50 <_malloc_r+0x20>
 800ceae:	428c      	cmp	r4, r1
 800ceb0:	684b      	ldr	r3, [r1, #4]
 800ceb2:	bf16      	itet	ne
 800ceb4:	6063      	strne	r3, [r4, #4]
 800ceb6:	6013      	streq	r3, [r2, #0]
 800ceb8:	460c      	movne	r4, r1
 800ceba:	e7eb      	b.n	800ce94 <_malloc_r+0x64>
 800cebc:	460c      	mov	r4, r1
 800cebe:	6849      	ldr	r1, [r1, #4]
 800cec0:	e7cc      	b.n	800ce5c <_malloc_r+0x2c>
 800cec2:	1cc4      	adds	r4, r0, #3
 800cec4:	f024 0403 	bic.w	r4, r4, #3
 800cec8:	42a0      	cmp	r0, r4
 800ceca:	d005      	beq.n	800ced8 <_malloc_r+0xa8>
 800cecc:	1a21      	subs	r1, r4, r0
 800cece:	4630      	mov	r0, r6
 800ced0:	f000 f948 	bl	800d164 <_sbrk_r>
 800ced4:	3001      	adds	r0, #1
 800ced6:	d0cf      	beq.n	800ce78 <_malloc_r+0x48>
 800ced8:	6025      	str	r5, [r4, #0]
 800ceda:	e7db      	b.n	800ce94 <_malloc_r+0x64>
 800cedc:	2003dd28 	.word	0x2003dd28
 800cee0:	2003dd2c 	.word	0x2003dd2c

0800cee4 <__sfputc_r>:
 800cee4:	6893      	ldr	r3, [r2, #8]
 800cee6:	3b01      	subs	r3, #1
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	b410      	push	{r4}
 800ceec:	6093      	str	r3, [r2, #8]
 800ceee:	da08      	bge.n	800cf02 <__sfputc_r+0x1e>
 800cef0:	6994      	ldr	r4, [r2, #24]
 800cef2:	42a3      	cmp	r3, r4
 800cef4:	db01      	blt.n	800cefa <__sfputc_r+0x16>
 800cef6:	290a      	cmp	r1, #10
 800cef8:	d103      	bne.n	800cf02 <__sfputc_r+0x1e>
 800cefa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cefe:	f7fe bbd3 	b.w	800b6a8 <__swbuf_r>
 800cf02:	6813      	ldr	r3, [r2, #0]
 800cf04:	1c58      	adds	r0, r3, #1
 800cf06:	6010      	str	r0, [r2, #0]
 800cf08:	7019      	strb	r1, [r3, #0]
 800cf0a:	4608      	mov	r0, r1
 800cf0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf10:	4770      	bx	lr

0800cf12 <__sfputs_r>:
 800cf12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf14:	4606      	mov	r6, r0
 800cf16:	460f      	mov	r7, r1
 800cf18:	4614      	mov	r4, r2
 800cf1a:	18d5      	adds	r5, r2, r3
 800cf1c:	42ac      	cmp	r4, r5
 800cf1e:	d101      	bne.n	800cf24 <__sfputs_r+0x12>
 800cf20:	2000      	movs	r0, #0
 800cf22:	e007      	b.n	800cf34 <__sfputs_r+0x22>
 800cf24:	463a      	mov	r2, r7
 800cf26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf2a:	4630      	mov	r0, r6
 800cf2c:	f7ff ffda 	bl	800cee4 <__sfputc_r>
 800cf30:	1c43      	adds	r3, r0, #1
 800cf32:	d1f3      	bne.n	800cf1c <__sfputs_r+0xa>
 800cf34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cf38 <_vfiprintf_r>:
 800cf38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf3c:	460c      	mov	r4, r1
 800cf3e:	b09d      	sub	sp, #116	; 0x74
 800cf40:	4617      	mov	r7, r2
 800cf42:	461d      	mov	r5, r3
 800cf44:	4606      	mov	r6, r0
 800cf46:	b118      	cbz	r0, 800cf50 <_vfiprintf_r+0x18>
 800cf48:	6983      	ldr	r3, [r0, #24]
 800cf4a:	b90b      	cbnz	r3, 800cf50 <_vfiprintf_r+0x18>
 800cf4c:	f7ff fb34 	bl	800c5b8 <__sinit>
 800cf50:	4b7c      	ldr	r3, [pc, #496]	; (800d144 <_vfiprintf_r+0x20c>)
 800cf52:	429c      	cmp	r4, r3
 800cf54:	d158      	bne.n	800d008 <_vfiprintf_r+0xd0>
 800cf56:	6874      	ldr	r4, [r6, #4]
 800cf58:	89a3      	ldrh	r3, [r4, #12]
 800cf5a:	0718      	lsls	r0, r3, #28
 800cf5c:	d55e      	bpl.n	800d01c <_vfiprintf_r+0xe4>
 800cf5e:	6923      	ldr	r3, [r4, #16]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d05b      	beq.n	800d01c <_vfiprintf_r+0xe4>
 800cf64:	2300      	movs	r3, #0
 800cf66:	9309      	str	r3, [sp, #36]	; 0x24
 800cf68:	2320      	movs	r3, #32
 800cf6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cf6e:	2330      	movs	r3, #48	; 0x30
 800cf70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cf74:	9503      	str	r5, [sp, #12]
 800cf76:	f04f 0b01 	mov.w	fp, #1
 800cf7a:	46b8      	mov	r8, r7
 800cf7c:	4645      	mov	r5, r8
 800cf7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800cf82:	b10b      	cbz	r3, 800cf88 <_vfiprintf_r+0x50>
 800cf84:	2b25      	cmp	r3, #37	; 0x25
 800cf86:	d154      	bne.n	800d032 <_vfiprintf_r+0xfa>
 800cf88:	ebb8 0a07 	subs.w	sl, r8, r7
 800cf8c:	d00b      	beq.n	800cfa6 <_vfiprintf_r+0x6e>
 800cf8e:	4653      	mov	r3, sl
 800cf90:	463a      	mov	r2, r7
 800cf92:	4621      	mov	r1, r4
 800cf94:	4630      	mov	r0, r6
 800cf96:	f7ff ffbc 	bl	800cf12 <__sfputs_r>
 800cf9a:	3001      	adds	r0, #1
 800cf9c:	f000 80c2 	beq.w	800d124 <_vfiprintf_r+0x1ec>
 800cfa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfa2:	4453      	add	r3, sl
 800cfa4:	9309      	str	r3, [sp, #36]	; 0x24
 800cfa6:	f898 3000 	ldrb.w	r3, [r8]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	f000 80ba 	beq.w	800d124 <_vfiprintf_r+0x1ec>
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	f04f 32ff 	mov.w	r2, #4294967295
 800cfb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfba:	9304      	str	r3, [sp, #16]
 800cfbc:	9307      	str	r3, [sp, #28]
 800cfbe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cfc2:	931a      	str	r3, [sp, #104]	; 0x68
 800cfc4:	46a8      	mov	r8, r5
 800cfc6:	2205      	movs	r2, #5
 800cfc8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800cfcc:	485e      	ldr	r0, [pc, #376]	; (800d148 <_vfiprintf_r+0x210>)
 800cfce:	f7f3 f93f 	bl	8000250 <memchr>
 800cfd2:	9b04      	ldr	r3, [sp, #16]
 800cfd4:	bb78      	cbnz	r0, 800d036 <_vfiprintf_r+0xfe>
 800cfd6:	06d9      	lsls	r1, r3, #27
 800cfd8:	bf44      	itt	mi
 800cfda:	2220      	movmi	r2, #32
 800cfdc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cfe0:	071a      	lsls	r2, r3, #28
 800cfe2:	bf44      	itt	mi
 800cfe4:	222b      	movmi	r2, #43	; 0x2b
 800cfe6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800cfea:	782a      	ldrb	r2, [r5, #0]
 800cfec:	2a2a      	cmp	r2, #42	; 0x2a
 800cfee:	d02a      	beq.n	800d046 <_vfiprintf_r+0x10e>
 800cff0:	9a07      	ldr	r2, [sp, #28]
 800cff2:	46a8      	mov	r8, r5
 800cff4:	2000      	movs	r0, #0
 800cff6:	250a      	movs	r5, #10
 800cff8:	4641      	mov	r1, r8
 800cffa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cffe:	3b30      	subs	r3, #48	; 0x30
 800d000:	2b09      	cmp	r3, #9
 800d002:	d969      	bls.n	800d0d8 <_vfiprintf_r+0x1a0>
 800d004:	b360      	cbz	r0, 800d060 <_vfiprintf_r+0x128>
 800d006:	e024      	b.n	800d052 <_vfiprintf_r+0x11a>
 800d008:	4b50      	ldr	r3, [pc, #320]	; (800d14c <_vfiprintf_r+0x214>)
 800d00a:	429c      	cmp	r4, r3
 800d00c:	d101      	bne.n	800d012 <_vfiprintf_r+0xda>
 800d00e:	68b4      	ldr	r4, [r6, #8]
 800d010:	e7a2      	b.n	800cf58 <_vfiprintf_r+0x20>
 800d012:	4b4f      	ldr	r3, [pc, #316]	; (800d150 <_vfiprintf_r+0x218>)
 800d014:	429c      	cmp	r4, r3
 800d016:	bf08      	it	eq
 800d018:	68f4      	ldreq	r4, [r6, #12]
 800d01a:	e79d      	b.n	800cf58 <_vfiprintf_r+0x20>
 800d01c:	4621      	mov	r1, r4
 800d01e:	4630      	mov	r0, r6
 800d020:	f7fe fb94 	bl	800b74c <__swsetup_r>
 800d024:	2800      	cmp	r0, #0
 800d026:	d09d      	beq.n	800cf64 <_vfiprintf_r+0x2c>
 800d028:	f04f 30ff 	mov.w	r0, #4294967295
 800d02c:	b01d      	add	sp, #116	; 0x74
 800d02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d032:	46a8      	mov	r8, r5
 800d034:	e7a2      	b.n	800cf7c <_vfiprintf_r+0x44>
 800d036:	4a44      	ldr	r2, [pc, #272]	; (800d148 <_vfiprintf_r+0x210>)
 800d038:	1a80      	subs	r0, r0, r2
 800d03a:	fa0b f000 	lsl.w	r0, fp, r0
 800d03e:	4318      	orrs	r0, r3
 800d040:	9004      	str	r0, [sp, #16]
 800d042:	4645      	mov	r5, r8
 800d044:	e7be      	b.n	800cfc4 <_vfiprintf_r+0x8c>
 800d046:	9a03      	ldr	r2, [sp, #12]
 800d048:	1d11      	adds	r1, r2, #4
 800d04a:	6812      	ldr	r2, [r2, #0]
 800d04c:	9103      	str	r1, [sp, #12]
 800d04e:	2a00      	cmp	r2, #0
 800d050:	db01      	blt.n	800d056 <_vfiprintf_r+0x11e>
 800d052:	9207      	str	r2, [sp, #28]
 800d054:	e004      	b.n	800d060 <_vfiprintf_r+0x128>
 800d056:	4252      	negs	r2, r2
 800d058:	f043 0302 	orr.w	r3, r3, #2
 800d05c:	9207      	str	r2, [sp, #28]
 800d05e:	9304      	str	r3, [sp, #16]
 800d060:	f898 3000 	ldrb.w	r3, [r8]
 800d064:	2b2e      	cmp	r3, #46	; 0x2e
 800d066:	d10e      	bne.n	800d086 <_vfiprintf_r+0x14e>
 800d068:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d06c:	2b2a      	cmp	r3, #42	; 0x2a
 800d06e:	d138      	bne.n	800d0e2 <_vfiprintf_r+0x1aa>
 800d070:	9b03      	ldr	r3, [sp, #12]
 800d072:	1d1a      	adds	r2, r3, #4
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	9203      	str	r2, [sp, #12]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	bfb8      	it	lt
 800d07c:	f04f 33ff 	movlt.w	r3, #4294967295
 800d080:	f108 0802 	add.w	r8, r8, #2
 800d084:	9305      	str	r3, [sp, #20]
 800d086:	4d33      	ldr	r5, [pc, #204]	; (800d154 <_vfiprintf_r+0x21c>)
 800d088:	f898 1000 	ldrb.w	r1, [r8]
 800d08c:	2203      	movs	r2, #3
 800d08e:	4628      	mov	r0, r5
 800d090:	f7f3 f8de 	bl	8000250 <memchr>
 800d094:	b140      	cbz	r0, 800d0a8 <_vfiprintf_r+0x170>
 800d096:	2340      	movs	r3, #64	; 0x40
 800d098:	1b40      	subs	r0, r0, r5
 800d09a:	fa03 f000 	lsl.w	r0, r3, r0
 800d09e:	9b04      	ldr	r3, [sp, #16]
 800d0a0:	4303      	orrs	r3, r0
 800d0a2:	f108 0801 	add.w	r8, r8, #1
 800d0a6:	9304      	str	r3, [sp, #16]
 800d0a8:	f898 1000 	ldrb.w	r1, [r8]
 800d0ac:	482a      	ldr	r0, [pc, #168]	; (800d158 <_vfiprintf_r+0x220>)
 800d0ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d0b2:	2206      	movs	r2, #6
 800d0b4:	f108 0701 	add.w	r7, r8, #1
 800d0b8:	f7f3 f8ca 	bl	8000250 <memchr>
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	d037      	beq.n	800d130 <_vfiprintf_r+0x1f8>
 800d0c0:	4b26      	ldr	r3, [pc, #152]	; (800d15c <_vfiprintf_r+0x224>)
 800d0c2:	bb1b      	cbnz	r3, 800d10c <_vfiprintf_r+0x1d4>
 800d0c4:	9b03      	ldr	r3, [sp, #12]
 800d0c6:	3307      	adds	r3, #7
 800d0c8:	f023 0307 	bic.w	r3, r3, #7
 800d0cc:	3308      	adds	r3, #8
 800d0ce:	9303      	str	r3, [sp, #12]
 800d0d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0d2:	444b      	add	r3, r9
 800d0d4:	9309      	str	r3, [sp, #36]	; 0x24
 800d0d6:	e750      	b.n	800cf7a <_vfiprintf_r+0x42>
 800d0d8:	fb05 3202 	mla	r2, r5, r2, r3
 800d0dc:	2001      	movs	r0, #1
 800d0de:	4688      	mov	r8, r1
 800d0e0:	e78a      	b.n	800cff8 <_vfiprintf_r+0xc0>
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	f108 0801 	add.w	r8, r8, #1
 800d0e8:	9305      	str	r3, [sp, #20]
 800d0ea:	4619      	mov	r1, r3
 800d0ec:	250a      	movs	r5, #10
 800d0ee:	4640      	mov	r0, r8
 800d0f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0f4:	3a30      	subs	r2, #48	; 0x30
 800d0f6:	2a09      	cmp	r2, #9
 800d0f8:	d903      	bls.n	800d102 <_vfiprintf_r+0x1ca>
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d0c3      	beq.n	800d086 <_vfiprintf_r+0x14e>
 800d0fe:	9105      	str	r1, [sp, #20]
 800d100:	e7c1      	b.n	800d086 <_vfiprintf_r+0x14e>
 800d102:	fb05 2101 	mla	r1, r5, r1, r2
 800d106:	2301      	movs	r3, #1
 800d108:	4680      	mov	r8, r0
 800d10a:	e7f0      	b.n	800d0ee <_vfiprintf_r+0x1b6>
 800d10c:	ab03      	add	r3, sp, #12
 800d10e:	9300      	str	r3, [sp, #0]
 800d110:	4622      	mov	r2, r4
 800d112:	4b13      	ldr	r3, [pc, #76]	; (800d160 <_vfiprintf_r+0x228>)
 800d114:	a904      	add	r1, sp, #16
 800d116:	4630      	mov	r0, r6
 800d118:	f7fd fe96 	bl	800ae48 <_printf_float>
 800d11c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d120:	4681      	mov	r9, r0
 800d122:	d1d5      	bne.n	800d0d0 <_vfiprintf_r+0x198>
 800d124:	89a3      	ldrh	r3, [r4, #12]
 800d126:	065b      	lsls	r3, r3, #25
 800d128:	f53f af7e 	bmi.w	800d028 <_vfiprintf_r+0xf0>
 800d12c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d12e:	e77d      	b.n	800d02c <_vfiprintf_r+0xf4>
 800d130:	ab03      	add	r3, sp, #12
 800d132:	9300      	str	r3, [sp, #0]
 800d134:	4622      	mov	r2, r4
 800d136:	4b0a      	ldr	r3, [pc, #40]	; (800d160 <_vfiprintf_r+0x228>)
 800d138:	a904      	add	r1, sp, #16
 800d13a:	4630      	mov	r0, r6
 800d13c:	f7fe f926 	bl	800b38c <_printf_i>
 800d140:	e7ec      	b.n	800d11c <_vfiprintf_r+0x1e4>
 800d142:	bf00      	nop
 800d144:	0800e258 	.word	0x0800e258
 800d148:	0800e394 	.word	0x0800e394
 800d14c:	0800e278 	.word	0x0800e278
 800d150:	0800e238 	.word	0x0800e238
 800d154:	0800e39a 	.word	0x0800e39a
 800d158:	0800e39e 	.word	0x0800e39e
 800d15c:	0800ae49 	.word	0x0800ae49
 800d160:	0800cf13 	.word	0x0800cf13

0800d164 <_sbrk_r>:
 800d164:	b538      	push	{r3, r4, r5, lr}
 800d166:	4c06      	ldr	r4, [pc, #24]	; (800d180 <_sbrk_r+0x1c>)
 800d168:	2300      	movs	r3, #0
 800d16a:	4605      	mov	r5, r0
 800d16c:	4608      	mov	r0, r1
 800d16e:	6023      	str	r3, [r4, #0]
 800d170:	f7f9 f98e 	bl	8006490 <_sbrk>
 800d174:	1c43      	adds	r3, r0, #1
 800d176:	d102      	bne.n	800d17e <_sbrk_r+0x1a>
 800d178:	6823      	ldr	r3, [r4, #0]
 800d17a:	b103      	cbz	r3, 800d17e <_sbrk_r+0x1a>
 800d17c:	602b      	str	r3, [r5, #0]
 800d17e:	bd38      	pop	{r3, r4, r5, pc}
 800d180:	2003e450 	.word	0x2003e450

0800d184 <__sread>:
 800d184:	b510      	push	{r4, lr}
 800d186:	460c      	mov	r4, r1
 800d188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d18c:	f000 f8a8 	bl	800d2e0 <_read_r>
 800d190:	2800      	cmp	r0, #0
 800d192:	bfab      	itete	ge
 800d194:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d196:	89a3      	ldrhlt	r3, [r4, #12]
 800d198:	181b      	addge	r3, r3, r0
 800d19a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d19e:	bfac      	ite	ge
 800d1a0:	6563      	strge	r3, [r4, #84]	; 0x54
 800d1a2:	81a3      	strhlt	r3, [r4, #12]
 800d1a4:	bd10      	pop	{r4, pc}

0800d1a6 <__swrite>:
 800d1a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1aa:	461f      	mov	r7, r3
 800d1ac:	898b      	ldrh	r3, [r1, #12]
 800d1ae:	05db      	lsls	r3, r3, #23
 800d1b0:	4605      	mov	r5, r0
 800d1b2:	460c      	mov	r4, r1
 800d1b4:	4616      	mov	r6, r2
 800d1b6:	d505      	bpl.n	800d1c4 <__swrite+0x1e>
 800d1b8:	2302      	movs	r3, #2
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1c0:	f000 f868 	bl	800d294 <_lseek_r>
 800d1c4:	89a3      	ldrh	r3, [r4, #12]
 800d1c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d1ce:	81a3      	strh	r3, [r4, #12]
 800d1d0:	4632      	mov	r2, r6
 800d1d2:	463b      	mov	r3, r7
 800d1d4:	4628      	mov	r0, r5
 800d1d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1da:	f000 b817 	b.w	800d20c <_write_r>

0800d1de <__sseek>:
 800d1de:	b510      	push	{r4, lr}
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1e6:	f000 f855 	bl	800d294 <_lseek_r>
 800d1ea:	1c43      	adds	r3, r0, #1
 800d1ec:	89a3      	ldrh	r3, [r4, #12]
 800d1ee:	bf15      	itete	ne
 800d1f0:	6560      	strne	r0, [r4, #84]	; 0x54
 800d1f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d1f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d1fa:	81a3      	strheq	r3, [r4, #12]
 800d1fc:	bf18      	it	ne
 800d1fe:	81a3      	strhne	r3, [r4, #12]
 800d200:	bd10      	pop	{r4, pc}

0800d202 <__sclose>:
 800d202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d206:	f000 b813 	b.w	800d230 <_close_r>
	...

0800d20c <_write_r>:
 800d20c:	b538      	push	{r3, r4, r5, lr}
 800d20e:	4c07      	ldr	r4, [pc, #28]	; (800d22c <_write_r+0x20>)
 800d210:	4605      	mov	r5, r0
 800d212:	4608      	mov	r0, r1
 800d214:	4611      	mov	r1, r2
 800d216:	2200      	movs	r2, #0
 800d218:	6022      	str	r2, [r4, #0]
 800d21a:	461a      	mov	r2, r3
 800d21c:	f7f9 f8e7 	bl	80063ee <_write>
 800d220:	1c43      	adds	r3, r0, #1
 800d222:	d102      	bne.n	800d22a <_write_r+0x1e>
 800d224:	6823      	ldr	r3, [r4, #0]
 800d226:	b103      	cbz	r3, 800d22a <_write_r+0x1e>
 800d228:	602b      	str	r3, [r5, #0]
 800d22a:	bd38      	pop	{r3, r4, r5, pc}
 800d22c:	2003e450 	.word	0x2003e450

0800d230 <_close_r>:
 800d230:	b538      	push	{r3, r4, r5, lr}
 800d232:	4c06      	ldr	r4, [pc, #24]	; (800d24c <_close_r+0x1c>)
 800d234:	2300      	movs	r3, #0
 800d236:	4605      	mov	r5, r0
 800d238:	4608      	mov	r0, r1
 800d23a:	6023      	str	r3, [r4, #0]
 800d23c:	f7f9 f8f3 	bl	8006426 <_close>
 800d240:	1c43      	adds	r3, r0, #1
 800d242:	d102      	bne.n	800d24a <_close_r+0x1a>
 800d244:	6823      	ldr	r3, [r4, #0]
 800d246:	b103      	cbz	r3, 800d24a <_close_r+0x1a>
 800d248:	602b      	str	r3, [r5, #0]
 800d24a:	bd38      	pop	{r3, r4, r5, pc}
 800d24c:	2003e450 	.word	0x2003e450

0800d250 <_fstat_r>:
 800d250:	b538      	push	{r3, r4, r5, lr}
 800d252:	4c07      	ldr	r4, [pc, #28]	; (800d270 <_fstat_r+0x20>)
 800d254:	2300      	movs	r3, #0
 800d256:	4605      	mov	r5, r0
 800d258:	4608      	mov	r0, r1
 800d25a:	4611      	mov	r1, r2
 800d25c:	6023      	str	r3, [r4, #0]
 800d25e:	f7f9 f8ee 	bl	800643e <_fstat>
 800d262:	1c43      	adds	r3, r0, #1
 800d264:	d102      	bne.n	800d26c <_fstat_r+0x1c>
 800d266:	6823      	ldr	r3, [r4, #0]
 800d268:	b103      	cbz	r3, 800d26c <_fstat_r+0x1c>
 800d26a:	602b      	str	r3, [r5, #0]
 800d26c:	bd38      	pop	{r3, r4, r5, pc}
 800d26e:	bf00      	nop
 800d270:	2003e450 	.word	0x2003e450

0800d274 <_isatty_r>:
 800d274:	b538      	push	{r3, r4, r5, lr}
 800d276:	4c06      	ldr	r4, [pc, #24]	; (800d290 <_isatty_r+0x1c>)
 800d278:	2300      	movs	r3, #0
 800d27a:	4605      	mov	r5, r0
 800d27c:	4608      	mov	r0, r1
 800d27e:	6023      	str	r3, [r4, #0]
 800d280:	f7f9 f8ed 	bl	800645e <_isatty>
 800d284:	1c43      	adds	r3, r0, #1
 800d286:	d102      	bne.n	800d28e <_isatty_r+0x1a>
 800d288:	6823      	ldr	r3, [r4, #0]
 800d28a:	b103      	cbz	r3, 800d28e <_isatty_r+0x1a>
 800d28c:	602b      	str	r3, [r5, #0]
 800d28e:	bd38      	pop	{r3, r4, r5, pc}
 800d290:	2003e450 	.word	0x2003e450

0800d294 <_lseek_r>:
 800d294:	b538      	push	{r3, r4, r5, lr}
 800d296:	4c07      	ldr	r4, [pc, #28]	; (800d2b4 <_lseek_r+0x20>)
 800d298:	4605      	mov	r5, r0
 800d29a:	4608      	mov	r0, r1
 800d29c:	4611      	mov	r1, r2
 800d29e:	2200      	movs	r2, #0
 800d2a0:	6022      	str	r2, [r4, #0]
 800d2a2:	461a      	mov	r2, r3
 800d2a4:	f7f9 f8e6 	bl	8006474 <_lseek>
 800d2a8:	1c43      	adds	r3, r0, #1
 800d2aa:	d102      	bne.n	800d2b2 <_lseek_r+0x1e>
 800d2ac:	6823      	ldr	r3, [r4, #0]
 800d2ae:	b103      	cbz	r3, 800d2b2 <_lseek_r+0x1e>
 800d2b0:	602b      	str	r3, [r5, #0]
 800d2b2:	bd38      	pop	{r3, r4, r5, pc}
 800d2b4:	2003e450 	.word	0x2003e450

0800d2b8 <__ascii_mbtowc>:
 800d2b8:	b082      	sub	sp, #8
 800d2ba:	b901      	cbnz	r1, 800d2be <__ascii_mbtowc+0x6>
 800d2bc:	a901      	add	r1, sp, #4
 800d2be:	b142      	cbz	r2, 800d2d2 <__ascii_mbtowc+0x1a>
 800d2c0:	b14b      	cbz	r3, 800d2d6 <__ascii_mbtowc+0x1e>
 800d2c2:	7813      	ldrb	r3, [r2, #0]
 800d2c4:	600b      	str	r3, [r1, #0]
 800d2c6:	7812      	ldrb	r2, [r2, #0]
 800d2c8:	1c10      	adds	r0, r2, #0
 800d2ca:	bf18      	it	ne
 800d2cc:	2001      	movne	r0, #1
 800d2ce:	b002      	add	sp, #8
 800d2d0:	4770      	bx	lr
 800d2d2:	4610      	mov	r0, r2
 800d2d4:	e7fb      	b.n	800d2ce <__ascii_mbtowc+0x16>
 800d2d6:	f06f 0001 	mvn.w	r0, #1
 800d2da:	e7f8      	b.n	800d2ce <__ascii_mbtowc+0x16>

0800d2dc <__malloc_lock>:
 800d2dc:	4770      	bx	lr

0800d2de <__malloc_unlock>:
 800d2de:	4770      	bx	lr

0800d2e0 <_read_r>:
 800d2e0:	b538      	push	{r3, r4, r5, lr}
 800d2e2:	4c07      	ldr	r4, [pc, #28]	; (800d300 <_read_r+0x20>)
 800d2e4:	4605      	mov	r5, r0
 800d2e6:	4608      	mov	r0, r1
 800d2e8:	4611      	mov	r1, r2
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	6022      	str	r2, [r4, #0]
 800d2ee:	461a      	mov	r2, r3
 800d2f0:	f7f9 f860 	bl	80063b4 <_read>
 800d2f4:	1c43      	adds	r3, r0, #1
 800d2f6:	d102      	bne.n	800d2fe <_read_r+0x1e>
 800d2f8:	6823      	ldr	r3, [r4, #0]
 800d2fa:	b103      	cbz	r3, 800d2fe <_read_r+0x1e>
 800d2fc:	602b      	str	r3, [r5, #0]
 800d2fe:	bd38      	pop	{r3, r4, r5, pc}
 800d300:	2003e450 	.word	0x2003e450

0800d304 <__ascii_wctomb>:
 800d304:	b149      	cbz	r1, 800d31a <__ascii_wctomb+0x16>
 800d306:	2aff      	cmp	r2, #255	; 0xff
 800d308:	bf85      	ittet	hi
 800d30a:	238a      	movhi	r3, #138	; 0x8a
 800d30c:	6003      	strhi	r3, [r0, #0]
 800d30e:	700a      	strbls	r2, [r1, #0]
 800d310:	f04f 30ff 	movhi.w	r0, #4294967295
 800d314:	bf98      	it	ls
 800d316:	2001      	movls	r0, #1
 800d318:	4770      	bx	lr
 800d31a:	4608      	mov	r0, r1
 800d31c:	4770      	bx	lr
	...

0800d320 <cos>:
 800d320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d322:	eeb0 7b40 	vmov.f64	d7, d0
 800d326:	ee17 3a90 	vmov	r3, s15
 800d32a:	4a19      	ldr	r2, [pc, #100]	; (800d390 <cos+0x70>)
 800d32c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d330:	4293      	cmp	r3, r2
 800d332:	dc04      	bgt.n	800d33e <cos+0x1e>
 800d334:	ed9f 1b14 	vldr	d1, [pc, #80]	; 800d388 <cos+0x68>
 800d338:	f000 f9a6 	bl	800d688 <__kernel_cos>
 800d33c:	e004      	b.n	800d348 <cos+0x28>
 800d33e:	4a15      	ldr	r2, [pc, #84]	; (800d394 <cos+0x74>)
 800d340:	4293      	cmp	r3, r2
 800d342:	dd04      	ble.n	800d34e <cos+0x2e>
 800d344:	ee30 0b40 	vsub.f64	d0, d0, d0
 800d348:	b005      	add	sp, #20
 800d34a:	f85d fb04 	ldr.w	pc, [sp], #4
 800d34e:	4668      	mov	r0, sp
 800d350:	f000 f85e 	bl	800d410 <__ieee754_rem_pio2>
 800d354:	f000 0003 	and.w	r0, r0, #3
 800d358:	2801      	cmp	r0, #1
 800d35a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d35e:	ed9d 0b00 	vldr	d0, [sp]
 800d362:	d007      	beq.n	800d374 <cos+0x54>
 800d364:	2802      	cmp	r0, #2
 800d366:	d00a      	beq.n	800d37e <cos+0x5e>
 800d368:	2800      	cmp	r0, #0
 800d36a:	d0e5      	beq.n	800d338 <cos+0x18>
 800d36c:	2001      	movs	r0, #1
 800d36e:	f000 fc93 	bl	800dc98 <__kernel_sin>
 800d372:	e7e9      	b.n	800d348 <cos+0x28>
 800d374:	f000 fc90 	bl	800dc98 <__kernel_sin>
 800d378:	eeb1 0b40 	vneg.f64	d0, d0
 800d37c:	e7e4      	b.n	800d348 <cos+0x28>
 800d37e:	f000 f983 	bl	800d688 <__kernel_cos>
 800d382:	e7f9      	b.n	800d378 <cos+0x58>
 800d384:	f3af 8000 	nop.w
	...
 800d390:	3fe921fb 	.word	0x3fe921fb
 800d394:	7fefffff 	.word	0x7fefffff

0800d398 <sin>:
 800d398:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d39a:	eeb0 7b40 	vmov.f64	d7, d0
 800d39e:	ee17 3a90 	vmov	r3, s15
 800d3a2:	4a19      	ldr	r2, [pc, #100]	; (800d408 <sin+0x70>)
 800d3a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d3a8:	4293      	cmp	r3, r2
 800d3aa:	dc05      	bgt.n	800d3b8 <sin+0x20>
 800d3ac:	ed9f 1b14 	vldr	d1, [pc, #80]	; 800d400 <sin+0x68>
 800d3b0:	2000      	movs	r0, #0
 800d3b2:	f000 fc71 	bl	800dc98 <__kernel_sin>
 800d3b6:	e004      	b.n	800d3c2 <sin+0x2a>
 800d3b8:	4a14      	ldr	r2, [pc, #80]	; (800d40c <sin+0x74>)
 800d3ba:	4293      	cmp	r3, r2
 800d3bc:	dd04      	ble.n	800d3c8 <sin+0x30>
 800d3be:	ee30 0b40 	vsub.f64	d0, d0, d0
 800d3c2:	b005      	add	sp, #20
 800d3c4:	f85d fb04 	ldr.w	pc, [sp], #4
 800d3c8:	4668      	mov	r0, sp
 800d3ca:	f000 f821 	bl	800d410 <__ieee754_rem_pio2>
 800d3ce:	f000 0003 	and.w	r0, r0, #3
 800d3d2:	2801      	cmp	r0, #1
 800d3d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3d8:	ed9d 0b00 	vldr	d0, [sp]
 800d3dc:	d004      	beq.n	800d3e8 <sin+0x50>
 800d3de:	2802      	cmp	r0, #2
 800d3e0:	d005      	beq.n	800d3ee <sin+0x56>
 800d3e2:	b950      	cbnz	r0, 800d3fa <sin+0x62>
 800d3e4:	2001      	movs	r0, #1
 800d3e6:	e7e4      	b.n	800d3b2 <sin+0x1a>
 800d3e8:	f000 f94e 	bl	800d688 <__kernel_cos>
 800d3ec:	e7e9      	b.n	800d3c2 <sin+0x2a>
 800d3ee:	2001      	movs	r0, #1
 800d3f0:	f000 fc52 	bl	800dc98 <__kernel_sin>
 800d3f4:	eeb1 0b40 	vneg.f64	d0, d0
 800d3f8:	e7e3      	b.n	800d3c2 <sin+0x2a>
 800d3fa:	f000 f945 	bl	800d688 <__kernel_cos>
 800d3fe:	e7f9      	b.n	800d3f4 <sin+0x5c>
	...
 800d408:	3fe921fb 	.word	0x3fe921fb
 800d40c:	7fefffff 	.word	0x7fefffff

0800d410 <__ieee754_rem_pio2>:
 800d410:	b570      	push	{r4, r5, r6, lr}
 800d412:	eeb0 7b40 	vmov.f64	d7, d0
 800d416:	ee17 5a90 	vmov	r5, s15
 800d41a:	4b95      	ldr	r3, [pc, #596]	; (800d670 <__ieee754_rem_pio2+0x260>)
 800d41c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d420:	429e      	cmp	r6, r3
 800d422:	b088      	sub	sp, #32
 800d424:	4604      	mov	r4, r0
 800d426:	dc07      	bgt.n	800d438 <__ieee754_rem_pio2+0x28>
 800d428:	2200      	movs	r2, #0
 800d42a:	2300      	movs	r3, #0
 800d42c:	ed84 0b00 	vstr	d0, [r4]
 800d430:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d434:	2000      	movs	r0, #0
 800d436:	e01b      	b.n	800d470 <__ieee754_rem_pio2+0x60>
 800d438:	4b8e      	ldr	r3, [pc, #568]	; (800d674 <__ieee754_rem_pio2+0x264>)
 800d43a:	429e      	cmp	r6, r3
 800d43c:	dc3b      	bgt.n	800d4b6 <__ieee754_rem_pio2+0xa6>
 800d43e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800d442:	2d00      	cmp	r5, #0
 800d444:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 800d630 <__ieee754_rem_pio2+0x220>
 800d448:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800d44c:	dd19      	ble.n	800d482 <__ieee754_rem_pio2+0x72>
 800d44e:	ee30 7b46 	vsub.f64	d7, d0, d6
 800d452:	429e      	cmp	r6, r3
 800d454:	d00e      	beq.n	800d474 <__ieee754_rem_pio2+0x64>
 800d456:	ed9f 6b78 	vldr	d6, [pc, #480]	; 800d638 <__ieee754_rem_pio2+0x228>
 800d45a:	ee37 5b46 	vsub.f64	d5, d7, d6
 800d45e:	ee37 7b45 	vsub.f64	d7, d7, d5
 800d462:	ed84 5b00 	vstr	d5, [r4]
 800d466:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d46a:	ed84 7b02 	vstr	d7, [r4, #8]
 800d46e:	2001      	movs	r0, #1
 800d470:	b008      	add	sp, #32
 800d472:	bd70      	pop	{r4, r5, r6, pc}
 800d474:	ed9f 6b72 	vldr	d6, [pc, #456]	; 800d640 <__ieee754_rem_pio2+0x230>
 800d478:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d47c:	ed9f 6b72 	vldr	d6, [pc, #456]	; 800d648 <__ieee754_rem_pio2+0x238>
 800d480:	e7eb      	b.n	800d45a <__ieee754_rem_pio2+0x4a>
 800d482:	429e      	cmp	r6, r3
 800d484:	ee30 7b06 	vadd.f64	d7, d0, d6
 800d488:	d00e      	beq.n	800d4a8 <__ieee754_rem_pio2+0x98>
 800d48a:	ed9f 6b6b 	vldr	d6, [pc, #428]	; 800d638 <__ieee754_rem_pio2+0x228>
 800d48e:	ee37 5b06 	vadd.f64	d5, d7, d6
 800d492:	ee37 7b45 	vsub.f64	d7, d7, d5
 800d496:	ed84 5b00 	vstr	d5, [r4]
 800d49a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d49e:	f04f 30ff 	mov.w	r0, #4294967295
 800d4a2:	ed84 7b02 	vstr	d7, [r4, #8]
 800d4a6:	e7e3      	b.n	800d470 <__ieee754_rem_pio2+0x60>
 800d4a8:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800d640 <__ieee754_rem_pio2+0x230>
 800d4ac:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d4b0:	ed9f 6b65 	vldr	d6, [pc, #404]	; 800d648 <__ieee754_rem_pio2+0x238>
 800d4b4:	e7eb      	b.n	800d48e <__ieee754_rem_pio2+0x7e>
 800d4b6:	4b70      	ldr	r3, [pc, #448]	; (800d678 <__ieee754_rem_pio2+0x268>)
 800d4b8:	429e      	cmp	r6, r3
 800d4ba:	dc6c      	bgt.n	800d596 <__ieee754_rem_pio2+0x186>
 800d4bc:	f000 fc44 	bl	800dd48 <fabs>
 800d4c0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800d4c4:	ed9f 6b62 	vldr	d6, [pc, #392]	; 800d650 <__ieee754_rem_pio2+0x240>
 800d4c8:	eea0 7b06 	vfma.f64	d7, d0, d6
 800d4cc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800d4d0:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d4d4:	ee17 0a90 	vmov	r0, s15
 800d4d8:	eeb1 5b44 	vneg.f64	d5, d4
 800d4dc:	ed9f 7b54 	vldr	d7, [pc, #336]	; 800d630 <__ieee754_rem_pio2+0x220>
 800d4e0:	eea5 0b07 	vfma.f64	d0, d5, d7
 800d4e4:	ed9f 7b54 	vldr	d7, [pc, #336]	; 800d638 <__ieee754_rem_pio2+0x228>
 800d4e8:	281f      	cmp	r0, #31
 800d4ea:	ee24 7b07 	vmul.f64	d7, d4, d7
 800d4ee:	ee30 6b47 	vsub.f64	d6, d0, d7
 800d4f2:	dc08      	bgt.n	800d506 <__ieee754_rem_pio2+0xf6>
 800d4f4:	1e42      	subs	r2, r0, #1
 800d4f6:	4b61      	ldr	r3, [pc, #388]	; (800d67c <__ieee754_rem_pio2+0x26c>)
 800d4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4fc:	42b3      	cmp	r3, r6
 800d4fe:	d002      	beq.n	800d506 <__ieee754_rem_pio2+0xf6>
 800d500:	ed84 6b00 	vstr	d6, [r4]
 800d504:	e022      	b.n	800d54c <__ieee754_rem_pio2+0x13c>
 800d506:	ee16 3a90 	vmov	r3, s13
 800d50a:	1536      	asrs	r6, r6, #20
 800d50c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800d510:	1af3      	subs	r3, r6, r3
 800d512:	2b10      	cmp	r3, #16
 800d514:	ddf4      	ble.n	800d500 <__ieee754_rem_pio2+0xf0>
 800d516:	eeb0 6b40 	vmov.f64	d6, d0
 800d51a:	ed9f 3b49 	vldr	d3, [pc, #292]	; 800d640 <__ieee754_rem_pio2+0x230>
 800d51e:	eea5 6b03 	vfma.f64	d6, d5, d3
 800d522:	ee30 7b46 	vsub.f64	d7, d0, d6
 800d526:	eea5 7b03 	vfma.f64	d7, d5, d3
 800d52a:	ed9f 3b47 	vldr	d3, [pc, #284]	; 800d648 <__ieee754_rem_pio2+0x238>
 800d52e:	ee94 7b03 	vfnms.f64	d7, d4, d3
 800d532:	ee36 3b47 	vsub.f64	d3, d6, d7
 800d536:	ee13 3a90 	vmov	r3, s7
 800d53a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800d53e:	1af6      	subs	r6, r6, r3
 800d540:	2e31      	cmp	r6, #49	; 0x31
 800d542:	dc17      	bgt.n	800d574 <__ieee754_rem_pio2+0x164>
 800d544:	eeb0 0b46 	vmov.f64	d0, d6
 800d548:	ed84 3b00 	vstr	d3, [r4]
 800d54c:	ed94 6b00 	vldr	d6, [r4]
 800d550:	2d00      	cmp	r5, #0
 800d552:	ee30 0b46 	vsub.f64	d0, d0, d6
 800d556:	ee30 7b47 	vsub.f64	d7, d0, d7
 800d55a:	ed84 7b02 	vstr	d7, [r4, #8]
 800d55e:	da87      	bge.n	800d470 <__ieee754_rem_pio2+0x60>
 800d560:	eeb1 6b46 	vneg.f64	d6, d6
 800d564:	ed84 6b00 	vstr	d6, [r4]
 800d568:	eeb1 7b47 	vneg.f64	d7, d7
 800d56c:	4240      	negs	r0, r0
 800d56e:	ed84 7b02 	vstr	d7, [r4, #8]
 800d572:	e77d      	b.n	800d470 <__ieee754_rem_pio2+0x60>
 800d574:	ed9f 3b38 	vldr	d3, [pc, #224]	; 800d658 <__ieee754_rem_pio2+0x248>
 800d578:	eeb0 0b46 	vmov.f64	d0, d6
 800d57c:	eea5 0b03 	vfma.f64	d0, d5, d3
 800d580:	ee36 7b40 	vsub.f64	d7, d6, d0
 800d584:	ed9f 6b36 	vldr	d6, [pc, #216]	; 800d660 <__ieee754_rem_pio2+0x250>
 800d588:	eea5 7b03 	vfma.f64	d7, d5, d3
 800d58c:	ee94 7b06 	vfnms.f64	d7, d4, d6
 800d590:	ee30 6b47 	vsub.f64	d6, d0, d7
 800d594:	e7b4      	b.n	800d500 <__ieee754_rem_pio2+0xf0>
 800d596:	4b3a      	ldr	r3, [pc, #232]	; (800d680 <__ieee754_rem_pio2+0x270>)
 800d598:	429e      	cmp	r6, r3
 800d59a:	dd06      	ble.n	800d5aa <__ieee754_rem_pio2+0x19a>
 800d59c:	ee30 7b40 	vsub.f64	d7, d0, d0
 800d5a0:	ed80 7b02 	vstr	d7, [r0, #8]
 800d5a4:	ed80 7b00 	vstr	d7, [r0]
 800d5a8:	e744      	b.n	800d434 <__ieee754_rem_pio2+0x24>
 800d5aa:	1532      	asrs	r2, r6, #20
 800d5ac:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800d5b0:	ee10 0a10 	vmov	r0, s0
 800d5b4:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800d5b8:	ec41 0b17 	vmov	d7, r0, r1
 800d5bc:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800d5c0:	ed9f 5b29 	vldr	d5, [pc, #164]	; 800d668 <__ieee754_rem_pio2+0x258>
 800d5c4:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800d5c8:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d5cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d5d0:	ee27 7b05 	vmul.f64	d7, d7, d5
 800d5d4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800d5d8:	a908      	add	r1, sp, #32
 800d5da:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800d5de:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d5e2:	ed8d 6b04 	vstr	d6, [sp, #16]
 800d5e6:	ee27 7b05 	vmul.f64	d7, d7, d5
 800d5ea:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d5ee:	2303      	movs	r3, #3
 800d5f0:	ed31 7b02 	vldmdb	r1!, {d7}
 800d5f4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5fc:	f103 30ff 	add.w	r0, r3, #4294967295
 800d600:	d013      	beq.n	800d62a <__ieee754_rem_pio2+0x21a>
 800d602:	4920      	ldr	r1, [pc, #128]	; (800d684 <__ieee754_rem_pio2+0x274>)
 800d604:	9101      	str	r1, [sp, #4]
 800d606:	2102      	movs	r1, #2
 800d608:	9100      	str	r1, [sp, #0]
 800d60a:	a802      	add	r0, sp, #8
 800d60c:	4621      	mov	r1, r4
 800d60e:	f000 f8a7 	bl	800d760 <__kernel_rem_pio2>
 800d612:	2d00      	cmp	r5, #0
 800d614:	f6bf af2c 	bge.w	800d470 <__ieee754_rem_pio2+0x60>
 800d618:	ed94 7b00 	vldr	d7, [r4]
 800d61c:	eeb1 7b47 	vneg.f64	d7, d7
 800d620:	ed84 7b00 	vstr	d7, [r4]
 800d624:	ed94 7b02 	vldr	d7, [r4, #8]
 800d628:	e79e      	b.n	800d568 <__ieee754_rem_pio2+0x158>
 800d62a:	4603      	mov	r3, r0
 800d62c:	e7e0      	b.n	800d5f0 <__ieee754_rem_pio2+0x1e0>
 800d62e:	bf00      	nop
 800d630:	54400000 	.word	0x54400000
 800d634:	3ff921fb 	.word	0x3ff921fb
 800d638:	1a626331 	.word	0x1a626331
 800d63c:	3dd0b461 	.word	0x3dd0b461
 800d640:	1a600000 	.word	0x1a600000
 800d644:	3dd0b461 	.word	0x3dd0b461
 800d648:	2e037073 	.word	0x2e037073
 800d64c:	3ba3198a 	.word	0x3ba3198a
 800d650:	6dc9c883 	.word	0x6dc9c883
 800d654:	3fe45f30 	.word	0x3fe45f30
 800d658:	2e000000 	.word	0x2e000000
 800d65c:	3ba3198a 	.word	0x3ba3198a
 800d660:	252049c1 	.word	0x252049c1
 800d664:	397b839a 	.word	0x397b839a
 800d668:	00000000 	.word	0x00000000
 800d66c:	41700000 	.word	0x41700000
 800d670:	3fe921fb 	.word	0x3fe921fb
 800d674:	4002d97b 	.word	0x4002d97b
 800d678:	413921fb 	.word	0x413921fb
 800d67c:	0800e4b0 	.word	0x0800e4b0
 800d680:	7fefffff 	.word	0x7fefffff
 800d684:	0800e530 	.word	0x0800e530

0800d688 <__kernel_cos>:
 800d688:	ee10 1a90 	vmov	r1, s1
 800d68c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800d690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800d694:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800d698:	da05      	bge.n	800d6a6 <__kernel_cos+0x1e>
 800d69a:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800d69e:	ee16 3a90 	vmov	r3, s13
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d03d      	beq.n	800d722 <__kernel_cos+0x9a>
 800d6a6:	ee20 4b00 	vmul.f64	d4, d0, d0
 800d6aa:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 800d6ae:	ed9f 3b1e 	vldr	d3, [pc, #120]	; 800d728 <__kernel_cos+0xa0>
 800d6b2:	ee21 1b40 	vnmul.f64	d1, d1, d0
 800d6b6:	ee24 6b06 	vmul.f64	d6, d4, d6
 800d6ba:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 800d730 <__kernel_cos+0xa8>
 800d6be:	eea4 5b03 	vfma.f64	d5, d4, d3
 800d6c2:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 800d738 <__kernel_cos+0xb0>
 800d6c6:	eea5 3b04 	vfma.f64	d3, d5, d4
 800d6ca:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 800d740 <__kernel_cos+0xb8>
 800d6ce:	eea3 5b04 	vfma.f64	d5, d3, d4
 800d6d2:	ed9f 3b1d 	vldr	d3, [pc, #116]	; 800d748 <__kernel_cos+0xc0>
 800d6d6:	4b20      	ldr	r3, [pc, #128]	; (800d758 <__kernel_cos+0xd0>)
 800d6d8:	eea5 3b04 	vfma.f64	d3, d5, d4
 800d6dc:	ed9f 5b1c 	vldr	d5, [pc, #112]	; 800d750 <__kernel_cos+0xc8>
 800d6e0:	4299      	cmp	r1, r3
 800d6e2:	eea3 5b04 	vfma.f64	d5, d3, d4
 800d6e6:	ee25 5b04 	vmul.f64	d5, d5, d4
 800d6ea:	eea4 1b05 	vfma.f64	d1, d4, d5
 800d6ee:	dc04      	bgt.n	800d6fa <__kernel_cos+0x72>
 800d6f0:	ee36 6b41 	vsub.f64	d6, d6, d1
 800d6f4:	ee37 0b46 	vsub.f64	d0, d7, d6
 800d6f8:	4770      	bx	lr
 800d6fa:	4b18      	ldr	r3, [pc, #96]	; (800d75c <__kernel_cos+0xd4>)
 800d6fc:	4299      	cmp	r1, r3
 800d6fe:	dc0d      	bgt.n	800d71c <__kernel_cos+0x94>
 800d700:	2200      	movs	r2, #0
 800d702:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800d706:	ec43 2b15 	vmov	d5, r2, r3
 800d70a:	ee37 0b45 	vsub.f64	d0, d7, d5
 800d70e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d712:	ee36 6b41 	vsub.f64	d6, d6, d1
 800d716:	ee30 0b46 	vsub.f64	d0, d0, d6
 800d71a:	4770      	bx	lr
 800d71c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800d720:	e7f3      	b.n	800d70a <__kernel_cos+0x82>
 800d722:	eeb0 0b47 	vmov.f64	d0, d7
 800d726:	4770      	bx	lr
 800d728:	be8838d4 	.word	0xbe8838d4
 800d72c:	bda8fae9 	.word	0xbda8fae9
 800d730:	bdb4b1c4 	.word	0xbdb4b1c4
 800d734:	3e21ee9e 	.word	0x3e21ee9e
 800d738:	809c52ad 	.word	0x809c52ad
 800d73c:	be927e4f 	.word	0xbe927e4f
 800d740:	19cb1590 	.word	0x19cb1590
 800d744:	3efa01a0 	.word	0x3efa01a0
 800d748:	16c15177 	.word	0x16c15177
 800d74c:	bf56c16c 	.word	0xbf56c16c
 800d750:	5555554c 	.word	0x5555554c
 800d754:	3fa55555 	.word	0x3fa55555
 800d758:	3fd33332 	.word	0x3fd33332
 800d75c:	3fe90000 	.word	0x3fe90000

0800d760 <__kernel_rem_pio2>:
 800d760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d764:	ed2d 8b06 	vpush	{d8-d10}
 800d768:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800d76c:	469b      	mov	fp, r3
 800d76e:	460e      	mov	r6, r1
 800d770:	4bc7      	ldr	r3, [pc, #796]	; (800da90 <__kernel_rem_pio2+0x330>)
 800d772:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800d774:	9002      	str	r0, [sp, #8]
 800d776:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800d77a:	98a3      	ldr	r0, [sp, #652]	; 0x28c
 800d77c:	1ed1      	subs	r1, r2, #3
 800d77e:	2318      	movs	r3, #24
 800d780:	f06f 0417 	mvn.w	r4, #23
 800d784:	fb91 f1f3 	sdiv	r1, r1, r3
 800d788:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d78c:	f10b 3aff 	add.w	sl, fp, #4294967295
 800d790:	fb01 4404 	mla	r4, r1, r4, r4
 800d794:	ed9f 6bb8 	vldr	d6, [pc, #736]	; 800da78 <__kernel_rem_pio2+0x318>
 800d798:	4414      	add	r4, r2
 800d79a:	eba1 050a 	sub.w	r5, r1, sl
 800d79e:	aa1a      	add	r2, sp, #104	; 0x68
 800d7a0:	eb09 070a 	add.w	r7, r9, sl
 800d7a4:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800d7a8:	4696      	mov	lr, r2
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	42bb      	cmp	r3, r7
 800d7ae:	dd0f      	ble.n	800d7d0 <__kernel_rem_pio2+0x70>
 800d7b0:	af6a      	add	r7, sp, #424	; 0x1a8
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	454a      	cmp	r2, r9
 800d7b6:	dc28      	bgt.n	800d80a <__kernel_rem_pio2+0xaa>
 800d7b8:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800d7bc:	eb0b 0302 	add.w	r3, fp, r2
 800d7c0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 800d7c4:	9d02      	ldr	r5, [sp, #8]
 800d7c6:	ed9f 7bac 	vldr	d7, [pc, #688]	; 800da78 <__kernel_rem_pio2+0x318>
 800d7ca:	f04f 0c00 	mov.w	ip, #0
 800d7ce:	e016      	b.n	800d7fe <__kernel_rem_pio2+0x9e>
 800d7d0:	42dd      	cmn	r5, r3
 800d7d2:	d409      	bmi.n	800d7e8 <__kernel_rem_pio2+0x88>
 800d7d4:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 800d7d8:	ee07 2a90 	vmov	s15, r2
 800d7dc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d7e0:	ecae 7b02 	vstmia	lr!, {d7}
 800d7e4:	3301      	adds	r3, #1
 800d7e6:	e7e1      	b.n	800d7ac <__kernel_rem_pio2+0x4c>
 800d7e8:	eeb0 7b46 	vmov.f64	d7, d6
 800d7ec:	e7f8      	b.n	800d7e0 <__kernel_rem_pio2+0x80>
 800d7ee:	ecb5 5b02 	vldmia	r5!, {d5}
 800d7f2:	ed33 6b02 	vldmdb	r3!, {d6}
 800d7f6:	f10c 0c01 	add.w	ip, ip, #1
 800d7fa:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d7fe:	45d4      	cmp	ip, sl
 800d800:	ddf5      	ble.n	800d7ee <__kernel_rem_pio2+0x8e>
 800d802:	eca7 7b02 	vstmia	r7!, {d7}
 800d806:	3201      	adds	r2, #1
 800d808:	e7d4      	b.n	800d7b4 <__kernel_rem_pio2+0x54>
 800d80a:	ab06      	add	r3, sp, #24
 800d80c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800d810:	ed9f 9b9b 	vldr	d9, [pc, #620]	; 800da80 <__kernel_rem_pio2+0x320>
 800d814:	ed9f ab9c 	vldr	d10, [pc, #624]	; 800da88 <__kernel_rem_pio2+0x328>
 800d818:	9304      	str	r3, [sp, #16]
 800d81a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d81e:	9303      	str	r3, [sp, #12]
 800d820:	464d      	mov	r5, r9
 800d822:	ab92      	add	r3, sp, #584	; 0x248
 800d824:	f105 5700 	add.w	r7, r5, #536870912	; 0x20000000
 800d828:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800d82c:	3f01      	subs	r7, #1
 800d82e:	ed13 0b28 	vldr	d0, [r3, #-160]	; 0xffffff60
 800d832:	00ff      	lsls	r7, r7, #3
 800d834:	ab92      	add	r3, sp, #584	; 0x248
 800d836:	19da      	adds	r2, r3, r7
 800d838:	3a98      	subs	r2, #152	; 0x98
 800d83a:	2300      	movs	r3, #0
 800d83c:	1ae9      	subs	r1, r5, r3
 800d83e:	2900      	cmp	r1, #0
 800d840:	dc4e      	bgt.n	800d8e0 <__kernel_rem_pio2+0x180>
 800d842:	4620      	mov	r0, r4
 800d844:	f000 fb04 	bl	800de50 <scalbn>
 800d848:	eeb0 8b40 	vmov.f64	d8, d0
 800d84c:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800d850:	ee28 0b00 	vmul.f64	d0, d8, d0
 800d854:	f000 fa84 	bl	800dd60 <floor>
 800d858:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800d85c:	eea0 8b47 	vfms.f64	d8, d0, d7
 800d860:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800d864:	2c00      	cmp	r4, #0
 800d866:	edcd 7a01 	vstr	s15, [sp, #4]
 800d86a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d86e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800d872:	dd4a      	ble.n	800d90a <__kernel_rem_pio2+0x1aa>
 800d874:	1e69      	subs	r1, r5, #1
 800d876:	ab06      	add	r3, sp, #24
 800d878:	f1c4 0018 	rsb	r0, r4, #24
 800d87c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800d880:	9a01      	ldr	r2, [sp, #4]
 800d882:	fa4c f300 	asr.w	r3, ip, r0
 800d886:	441a      	add	r2, r3
 800d888:	4083      	lsls	r3, r0
 800d88a:	9201      	str	r2, [sp, #4]
 800d88c:	ebac 0203 	sub.w	r2, ip, r3
 800d890:	ab06      	add	r3, sp, #24
 800d892:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800d896:	f1c4 0317 	rsb	r3, r4, #23
 800d89a:	fa42 f803 	asr.w	r8, r2, r3
 800d89e:	f1b8 0f00 	cmp.w	r8, #0
 800d8a2:	dd43      	ble.n	800d92c <__kernel_rem_pio2+0x1cc>
 800d8a4:	9b01      	ldr	r3, [sp, #4]
 800d8a6:	2000      	movs	r0, #0
 800d8a8:	3301      	adds	r3, #1
 800d8aa:	9301      	str	r3, [sp, #4]
 800d8ac:	4601      	mov	r1, r0
 800d8ae:	f06f 4c7f 	mvn.w	ip, #4278190080	; 0xff000000
 800d8b2:	4285      	cmp	r5, r0
 800d8b4:	dc6e      	bgt.n	800d994 <__kernel_rem_pio2+0x234>
 800d8b6:	2c00      	cmp	r4, #0
 800d8b8:	dd04      	ble.n	800d8c4 <__kernel_rem_pio2+0x164>
 800d8ba:	2c01      	cmp	r4, #1
 800d8bc:	d07f      	beq.n	800d9be <__kernel_rem_pio2+0x25e>
 800d8be:	2c02      	cmp	r4, #2
 800d8c0:	f000 8087 	beq.w	800d9d2 <__kernel_rem_pio2+0x272>
 800d8c4:	f1b8 0f02 	cmp.w	r8, #2
 800d8c8:	d130      	bne.n	800d92c <__kernel_rem_pio2+0x1cc>
 800d8ca:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d8ce:	ee30 8b48 	vsub.f64	d8, d0, d8
 800d8d2:	b359      	cbz	r1, 800d92c <__kernel_rem_pio2+0x1cc>
 800d8d4:	4620      	mov	r0, r4
 800d8d6:	f000 fabb 	bl	800de50 <scalbn>
 800d8da:	ee38 8b40 	vsub.f64	d8, d8, d0
 800d8de:	e025      	b.n	800d92c <__kernel_rem_pio2+0x1cc>
 800d8e0:	ee20 7b09 	vmul.f64	d7, d0, d9
 800d8e4:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800d8e8:	a806      	add	r0, sp, #24
 800d8ea:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800d8ee:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800d8f2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800d8f6:	ee10 1a10 	vmov	r1, s0
 800d8fa:	ed32 0b02 	vldmdb	r2!, {d0}
 800d8fe:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800d902:	ee37 0b00 	vadd.f64	d0, d7, d0
 800d906:	3301      	adds	r3, #1
 800d908:	e798      	b.n	800d83c <__kernel_rem_pio2+0xdc>
 800d90a:	d106      	bne.n	800d91a <__kernel_rem_pio2+0x1ba>
 800d90c:	1e6b      	subs	r3, r5, #1
 800d90e:	aa06      	add	r2, sp, #24
 800d910:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d914:	ea4f 58e2 	mov.w	r8, r2, asr #23
 800d918:	e7c1      	b.n	800d89e <__kernel_rem_pio2+0x13e>
 800d91a:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800d91e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d922:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d926:	da32      	bge.n	800d98e <__kernel_rem_pio2+0x22e>
 800d928:	f04f 0800 	mov.w	r8, #0
 800d92c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d934:	f040 80b0 	bne.w	800da98 <__kernel_rem_pio2+0x338>
 800d938:	1e6b      	subs	r3, r5, #1
 800d93a:	4618      	mov	r0, r3
 800d93c:	2200      	movs	r2, #0
 800d93e:	4548      	cmp	r0, r9
 800d940:	da4e      	bge.n	800d9e0 <__kernel_rem_pio2+0x280>
 800d942:	2a00      	cmp	r2, #0
 800d944:	f000 8088 	beq.w	800da58 <__kernel_rem_pio2+0x2f8>
 800d948:	aa06      	add	r2, sp, #24
 800d94a:	3c18      	subs	r4, #24
 800d94c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d950:	2900      	cmp	r1, #0
 800d952:	f000 808e 	beq.w	800da72 <__kernel_rem_pio2+0x312>
 800d956:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d95a:	4620      	mov	r0, r4
 800d95c:	9302      	str	r3, [sp, #8]
 800d95e:	f000 fa77 	bl	800de50 <scalbn>
 800d962:	9b02      	ldr	r3, [sp, #8]
 800d964:	aa6a      	add	r2, sp, #424	; 0x1a8
 800d966:	00d9      	lsls	r1, r3, #3
 800d968:	ed9f 6b45 	vldr	d6, [pc, #276]	; 800da80 <__kernel_rem_pio2+0x320>
 800d96c:	1850      	adds	r0, r2, r1
 800d96e:	f100 0508 	add.w	r5, r0, #8
 800d972:	461c      	mov	r4, r3
 800d974:	2c00      	cmp	r4, #0
 800d976:	f280 80bd 	bge.w	800daf4 <__kernel_rem_pio2+0x394>
 800d97a:	2500      	movs	r5, #0
 800d97c:	1b5c      	subs	r4, r3, r5
 800d97e:	2c00      	cmp	r4, #0
 800d980:	f2c0 80dd 	blt.w	800db3e <__kernel_rem_pio2+0x3de>
 800d984:	4f43      	ldr	r7, [pc, #268]	; (800da94 <__kernel_rem_pio2+0x334>)
 800d986:	ed9f 7b3c 	vldr	d7, [pc, #240]	; 800da78 <__kernel_rem_pio2+0x318>
 800d98a:	2400      	movs	r4, #0
 800d98c:	e0cb      	b.n	800db26 <__kernel_rem_pio2+0x3c6>
 800d98e:	f04f 0802 	mov.w	r8, #2
 800d992:	e787      	b.n	800d8a4 <__kernel_rem_pio2+0x144>
 800d994:	ab06      	add	r3, sp, #24
 800d996:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d99a:	b949      	cbnz	r1, 800d9b0 <__kernel_rem_pio2+0x250>
 800d99c:	b12b      	cbz	r3, 800d9aa <__kernel_rem_pio2+0x24a>
 800d99e:	aa06      	add	r2, sp, #24
 800d9a0:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d9a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d9a8:	2301      	movs	r3, #1
 800d9aa:	3001      	adds	r0, #1
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	e780      	b.n	800d8b2 <__kernel_rem_pio2+0x152>
 800d9b0:	aa06      	add	r2, sp, #24
 800d9b2:	ebac 0303 	sub.w	r3, ip, r3
 800d9b6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d9ba:	460b      	mov	r3, r1
 800d9bc:	e7f5      	b.n	800d9aa <__kernel_rem_pio2+0x24a>
 800d9be:	1e68      	subs	r0, r5, #1
 800d9c0:	ab06      	add	r3, sp, #24
 800d9c2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d9c6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d9ca:	aa06      	add	r2, sp, #24
 800d9cc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d9d0:	e778      	b.n	800d8c4 <__kernel_rem_pio2+0x164>
 800d9d2:	1e68      	subs	r0, r5, #1
 800d9d4:	ab06      	add	r3, sp, #24
 800d9d6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d9da:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d9de:	e7f4      	b.n	800d9ca <__kernel_rem_pio2+0x26a>
 800d9e0:	a906      	add	r1, sp, #24
 800d9e2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d9e6:	3801      	subs	r0, #1
 800d9e8:	430a      	orrs	r2, r1
 800d9ea:	e7a8      	b.n	800d93e <__kernel_rem_pio2+0x1de>
 800d9ec:	f10c 0c01 	add.w	ip, ip, #1
 800d9f0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d9f4:	2a00      	cmp	r2, #0
 800d9f6:	d0f9      	beq.n	800d9ec <__kernel_rem_pio2+0x28c>
 800d9f8:	eb0b 0305 	add.w	r3, fp, r5
 800d9fc:	aa1a      	add	r2, sp, #104	; 0x68
 800d9fe:	00db      	lsls	r3, r3, #3
 800da00:	1898      	adds	r0, r3, r2
 800da02:	3008      	adds	r0, #8
 800da04:	1c69      	adds	r1, r5, #1
 800da06:	3708      	adds	r7, #8
 800da08:	2200      	movs	r2, #0
 800da0a:	4465      	add	r5, ip
 800da0c:	9005      	str	r0, [sp, #20]
 800da0e:	428d      	cmp	r5, r1
 800da10:	f6ff af07 	blt.w	800d822 <__kernel_rem_pio2+0xc2>
 800da14:	a81a      	add	r0, sp, #104	; 0x68
 800da16:	eb02 0c03 	add.w	ip, r2, r3
 800da1a:	4484      	add	ip, r0
 800da1c:	9803      	ldr	r0, [sp, #12]
 800da1e:	f8dd e008 	ldr.w	lr, [sp, #8]
 800da22:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800da26:	9001      	str	r0, [sp, #4]
 800da28:	ee07 0a90 	vmov	s15, r0
 800da2c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800da30:	9805      	ldr	r0, [sp, #20]
 800da32:	ed8c 7b00 	vstr	d7, [ip]
 800da36:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800da78 <__kernel_rem_pio2+0x318>
 800da3a:	eb00 0802 	add.w	r8, r0, r2
 800da3e:	f04f 0c00 	mov.w	ip, #0
 800da42:	45d4      	cmp	ip, sl
 800da44:	dd0c      	ble.n	800da60 <__kernel_rem_pio2+0x300>
 800da46:	eb02 0c07 	add.w	ip, r2, r7
 800da4a:	a86a      	add	r0, sp, #424	; 0x1a8
 800da4c:	4484      	add	ip, r0
 800da4e:	ed8c 7b02 	vstr	d7, [ip, #8]
 800da52:	3101      	adds	r1, #1
 800da54:	3208      	adds	r2, #8
 800da56:	e7da      	b.n	800da0e <__kernel_rem_pio2+0x2ae>
 800da58:	9b04      	ldr	r3, [sp, #16]
 800da5a:	f04f 0c01 	mov.w	ip, #1
 800da5e:	e7c7      	b.n	800d9f0 <__kernel_rem_pio2+0x290>
 800da60:	ecbe 5b02 	vldmia	lr!, {d5}
 800da64:	ed38 6b02 	vldmdb	r8!, {d6}
 800da68:	f10c 0c01 	add.w	ip, ip, #1
 800da6c:	eea5 7b06 	vfma.f64	d7, d5, d6
 800da70:	e7e7      	b.n	800da42 <__kernel_rem_pio2+0x2e2>
 800da72:	3b01      	subs	r3, #1
 800da74:	e768      	b.n	800d948 <__kernel_rem_pio2+0x1e8>
 800da76:	bf00      	nop
	...
 800da84:	3e700000 	.word	0x3e700000
 800da88:	00000000 	.word	0x00000000
 800da8c:	41700000 	.word	0x41700000
 800da90:	0800e678 	.word	0x0800e678
 800da94:	0800e638 	.word	0x0800e638
 800da98:	4260      	negs	r0, r4
 800da9a:	eeb0 0b48 	vmov.f64	d0, d8
 800da9e:	f000 f9d7 	bl	800de50 <scalbn>
 800daa2:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800dc80 <__kernel_rem_pio2+0x520>
 800daa6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800daaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daae:	db18      	blt.n	800dae2 <__kernel_rem_pio2+0x382>
 800dab0:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800dc88 <__kernel_rem_pio2+0x528>
 800dab4:	ee20 7b07 	vmul.f64	d7, d0, d7
 800dab8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800dabc:	aa06      	add	r2, sp, #24
 800dabe:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800dac2:	eea5 0b46 	vfms.f64	d0, d5, d6
 800dac6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800daca:	a906      	add	r1, sp, #24
 800dacc:	ee10 3a10 	vmov	r3, s0
 800dad0:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800dad4:	1c6b      	adds	r3, r5, #1
 800dad6:	ee17 2a10 	vmov	r2, s14
 800dada:	3418      	adds	r4, #24
 800dadc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dae0:	e739      	b.n	800d956 <__kernel_rem_pio2+0x1f6>
 800dae2:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800dae6:	aa06      	add	r2, sp, #24
 800dae8:	ee10 3a10 	vmov	r3, s0
 800daec:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800daf0:	462b      	mov	r3, r5
 800daf2:	e730      	b.n	800d956 <__kernel_rem_pio2+0x1f6>
 800daf4:	aa06      	add	r2, sp, #24
 800daf6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800dafa:	9202      	str	r2, [sp, #8]
 800dafc:	ee07 2a90 	vmov	s15, r2
 800db00:	3c01      	subs	r4, #1
 800db02:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800db06:	ee27 7b00 	vmul.f64	d7, d7, d0
 800db0a:	ee20 0b06 	vmul.f64	d0, d0, d6
 800db0e:	ed25 7b02 	vstmdb	r5!, {d7}
 800db12:	e72f      	b.n	800d974 <__kernel_rem_pio2+0x214>
 800db14:	eb00 0cc4 	add.w	ip, r0, r4, lsl #3
 800db18:	ecb7 5b02 	vldmia	r7!, {d5}
 800db1c:	ed9c 6b00 	vldr	d6, [ip]
 800db20:	3401      	adds	r4, #1
 800db22:	eea5 7b06 	vfma.f64	d7, d5, d6
 800db26:	454c      	cmp	r4, r9
 800db28:	dc01      	bgt.n	800db2e <__kernel_rem_pio2+0x3ce>
 800db2a:	42a5      	cmp	r5, r4
 800db2c:	daf2      	bge.n	800db14 <__kernel_rem_pio2+0x3b4>
 800db2e:	aa42      	add	r2, sp, #264	; 0x108
 800db30:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 800db34:	ed84 7b00 	vstr	d7, [r4]
 800db38:	3501      	adds	r5, #1
 800db3a:	3808      	subs	r0, #8
 800db3c:	e71e      	b.n	800d97c <__kernel_rem_pio2+0x21c>
 800db3e:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800db40:	2a03      	cmp	r2, #3
 800db42:	d84e      	bhi.n	800dbe2 <__kernel_rem_pio2+0x482>
 800db44:	e8df f002 	tbb	[pc, r2]
 800db48:	021f1f3e 	.word	0x021f1f3e
 800db4c:	3108      	adds	r1, #8
 800db4e:	aa42      	add	r2, sp, #264	; 0x108
 800db50:	4411      	add	r1, r2
 800db52:	4608      	mov	r0, r1
 800db54:	461c      	mov	r4, r3
 800db56:	2c00      	cmp	r4, #0
 800db58:	dc61      	bgt.n	800dc1e <__kernel_rem_pio2+0x4be>
 800db5a:	4608      	mov	r0, r1
 800db5c:	461c      	mov	r4, r3
 800db5e:	2c01      	cmp	r4, #1
 800db60:	dc6d      	bgt.n	800dc3e <__kernel_rem_pio2+0x4de>
 800db62:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800dc90 <__kernel_rem_pio2+0x530>
 800db66:	2b01      	cmp	r3, #1
 800db68:	dc79      	bgt.n	800dc5e <__kernel_rem_pio2+0x4fe>
 800db6a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800db6e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800db72:	f1b8 0f00 	cmp.w	r8, #0
 800db76:	d178      	bne.n	800dc6a <__kernel_rem_pio2+0x50a>
 800db78:	ed86 5b00 	vstr	d5, [r6]
 800db7c:	ed86 6b02 	vstr	d6, [r6, #8]
 800db80:	ed86 7b04 	vstr	d7, [r6, #16]
 800db84:	e02d      	b.n	800dbe2 <__kernel_rem_pio2+0x482>
 800db86:	ed9f 6b42 	vldr	d6, [pc, #264]	; 800dc90 <__kernel_rem_pio2+0x530>
 800db8a:	3108      	adds	r1, #8
 800db8c:	aa42      	add	r2, sp, #264	; 0x108
 800db8e:	4411      	add	r1, r2
 800db90:	4618      	mov	r0, r3
 800db92:	2800      	cmp	r0, #0
 800db94:	da34      	bge.n	800dc00 <__kernel_rem_pio2+0x4a0>
 800db96:	f1b8 0f00 	cmp.w	r8, #0
 800db9a:	d037      	beq.n	800dc0c <__kernel_rem_pio2+0x4ac>
 800db9c:	eeb1 7b46 	vneg.f64	d7, d6
 800dba0:	ed86 7b00 	vstr	d7, [r6]
 800dba4:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800dba8:	a844      	add	r0, sp, #272	; 0x110
 800dbaa:	2101      	movs	r1, #1
 800dbac:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dbb0:	428b      	cmp	r3, r1
 800dbb2:	da2e      	bge.n	800dc12 <__kernel_rem_pio2+0x4b2>
 800dbb4:	f1b8 0f00 	cmp.w	r8, #0
 800dbb8:	d001      	beq.n	800dbbe <__kernel_rem_pio2+0x45e>
 800dbba:	eeb1 7b47 	vneg.f64	d7, d7
 800dbbe:	ed86 7b02 	vstr	d7, [r6, #8]
 800dbc2:	e00e      	b.n	800dbe2 <__kernel_rem_pio2+0x482>
 800dbc4:	aa92      	add	r2, sp, #584	; 0x248
 800dbc6:	ed9f 7b32 	vldr	d7, [pc, #200]	; 800dc90 <__kernel_rem_pio2+0x530>
 800dbca:	4411      	add	r1, r2
 800dbcc:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	da0f      	bge.n	800dbf4 <__kernel_rem_pio2+0x494>
 800dbd4:	f1b8 0f00 	cmp.w	r8, #0
 800dbd8:	d001      	beq.n	800dbde <__kernel_rem_pio2+0x47e>
 800dbda:	eeb1 7b47 	vneg.f64	d7, d7
 800dbde:	ed86 7b00 	vstr	d7, [r6]
 800dbe2:	9b01      	ldr	r3, [sp, #4]
 800dbe4:	f003 0007 	and.w	r0, r3, #7
 800dbe8:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800dbec:	ecbd 8b06 	vpop	{d8-d10}
 800dbf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dbf4:	ed31 6b02 	vldmdb	r1!, {d6}
 800dbf8:	3b01      	subs	r3, #1
 800dbfa:	ee37 7b06 	vadd.f64	d7, d7, d6
 800dbfe:	e7e7      	b.n	800dbd0 <__kernel_rem_pio2+0x470>
 800dc00:	ed31 7b02 	vldmdb	r1!, {d7}
 800dc04:	3801      	subs	r0, #1
 800dc06:	ee36 6b07 	vadd.f64	d6, d6, d7
 800dc0a:	e7c2      	b.n	800db92 <__kernel_rem_pio2+0x432>
 800dc0c:	eeb0 7b46 	vmov.f64	d7, d6
 800dc10:	e7c6      	b.n	800dba0 <__kernel_rem_pio2+0x440>
 800dc12:	ecb0 6b02 	vldmia	r0!, {d6}
 800dc16:	3101      	adds	r1, #1
 800dc18:	ee37 7b06 	vadd.f64	d7, d7, d6
 800dc1c:	e7c8      	b.n	800dbb0 <__kernel_rem_pio2+0x450>
 800dc1e:	ed10 7b04 	vldr	d7, [r0, #-16]
 800dc22:	ed30 5b02 	vldmdb	r0!, {d5}
 800dc26:	3c01      	subs	r4, #1
 800dc28:	ee37 6b05 	vadd.f64	d6, d7, d5
 800dc2c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dc30:	ed00 6b02 	vstr	d6, [r0, #-8]
 800dc34:	ee37 7b05 	vadd.f64	d7, d7, d5
 800dc38:	ed80 7b00 	vstr	d7, [r0]
 800dc3c:	e78b      	b.n	800db56 <__kernel_rem_pio2+0x3f6>
 800dc3e:	ed10 7b04 	vldr	d7, [r0, #-16]
 800dc42:	ed30 5b02 	vldmdb	r0!, {d5}
 800dc46:	3c01      	subs	r4, #1
 800dc48:	ee37 6b05 	vadd.f64	d6, d7, d5
 800dc4c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dc50:	ed00 6b02 	vstr	d6, [r0, #-8]
 800dc54:	ee37 7b05 	vadd.f64	d7, d7, d5
 800dc58:	ed80 7b00 	vstr	d7, [r0]
 800dc5c:	e77f      	b.n	800db5e <__kernel_rem_pio2+0x3fe>
 800dc5e:	ed31 6b02 	vldmdb	r1!, {d6}
 800dc62:	3b01      	subs	r3, #1
 800dc64:	ee37 7b06 	vadd.f64	d7, d7, d6
 800dc68:	e77d      	b.n	800db66 <__kernel_rem_pio2+0x406>
 800dc6a:	eeb1 5b45 	vneg.f64	d5, d5
 800dc6e:	eeb1 6b46 	vneg.f64	d6, d6
 800dc72:	ed86 5b00 	vstr	d5, [r6]
 800dc76:	eeb1 7b47 	vneg.f64	d7, d7
 800dc7a:	ed86 6b02 	vstr	d6, [r6, #8]
 800dc7e:	e77f      	b.n	800db80 <__kernel_rem_pio2+0x420>
 800dc80:	00000000 	.word	0x00000000
 800dc84:	41700000 	.word	0x41700000
 800dc88:	00000000 	.word	0x00000000
 800dc8c:	3e700000 	.word	0x3e700000
	...

0800dc98 <__kernel_sin>:
 800dc98:	ee10 3a90 	vmov	r3, s1
 800dc9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dca0:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800dca4:	da04      	bge.n	800dcb0 <__kernel_sin+0x18>
 800dca6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800dcaa:	ee17 3a90 	vmov	r3, s15
 800dcae:	b35b      	cbz	r3, 800dd08 <__kernel_sin+0x70>
 800dcb0:	ee20 6b00 	vmul.f64	d6, d0, d0
 800dcb4:	ee20 5b06 	vmul.f64	d5, d0, d6
 800dcb8:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800dd10 <__kernel_sin+0x78>
 800dcbc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800dd18 <__kernel_sin+0x80>
 800dcc0:	eea6 4b07 	vfma.f64	d4, d6, d7
 800dcc4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800dd20 <__kernel_sin+0x88>
 800dcc8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800dccc:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800dd28 <__kernel_sin+0x90>
 800dcd0:	eea7 4b06 	vfma.f64	d4, d7, d6
 800dcd4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800dd30 <__kernel_sin+0x98>
 800dcd8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800dcdc:	b930      	cbnz	r0, 800dcec <__kernel_sin+0x54>
 800dcde:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800dd38 <__kernel_sin+0xa0>
 800dce2:	eea6 4b07 	vfma.f64	d4, d6, d7
 800dce6:	eea4 0b05 	vfma.f64	d0, d4, d5
 800dcea:	4770      	bx	lr
 800dcec:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800dcf0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800dcf4:	eea1 7b04 	vfma.f64	d7, d1, d4
 800dcf8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800dcfc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800dd40 <__kernel_sin+0xa8>
 800dd00:	eea5 1b07 	vfma.f64	d1, d5, d7
 800dd04:	ee30 0b41 	vsub.f64	d0, d0, d1
 800dd08:	4770      	bx	lr
 800dd0a:	bf00      	nop
 800dd0c:	f3af 8000 	nop.w
 800dd10:	5acfd57c 	.word	0x5acfd57c
 800dd14:	3de5d93a 	.word	0x3de5d93a
 800dd18:	8a2b9ceb 	.word	0x8a2b9ceb
 800dd1c:	be5ae5e6 	.word	0xbe5ae5e6
 800dd20:	57b1fe7d 	.word	0x57b1fe7d
 800dd24:	3ec71de3 	.word	0x3ec71de3
 800dd28:	19c161d5 	.word	0x19c161d5
 800dd2c:	bf2a01a0 	.word	0xbf2a01a0
 800dd30:	1110f8a6 	.word	0x1110f8a6
 800dd34:	3f811111 	.word	0x3f811111
 800dd38:	55555549 	.word	0x55555549
 800dd3c:	bfc55555 	.word	0xbfc55555
 800dd40:	55555549 	.word	0x55555549
 800dd44:	3fc55555 	.word	0x3fc55555

0800dd48 <fabs>:
 800dd48:	ec51 0b10 	vmov	r0, r1, d0
 800dd4c:	ee10 2a10 	vmov	r2, s0
 800dd50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dd54:	ec43 2b10 	vmov	d0, r2, r3
 800dd58:	4770      	bx	lr
 800dd5a:	0000      	movs	r0, r0
 800dd5c:	0000      	movs	r0, r0
	...

0800dd60 <floor>:
 800dd60:	ee10 1a90 	vmov	r1, s1
 800dd64:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800dd68:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800dd6c:	2b13      	cmp	r3, #19
 800dd6e:	b530      	push	{r4, r5, lr}
 800dd70:	ee10 0a10 	vmov	r0, s0
 800dd74:	ee10 5a10 	vmov	r5, s0
 800dd78:	dc33      	bgt.n	800dde2 <floor+0x82>
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	da17      	bge.n	800ddae <floor+0x4e>
 800dd7e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800de40 <floor+0xe0>
 800dd82:	ee30 0b07 	vadd.f64	d0, d0, d7
 800dd86:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dd8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd8e:	dd09      	ble.n	800dda4 <floor+0x44>
 800dd90:	2900      	cmp	r1, #0
 800dd92:	da50      	bge.n	800de36 <floor+0xd6>
 800dd94:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dd98:	4a2b      	ldr	r2, [pc, #172]	; (800de48 <floor+0xe8>)
 800dd9a:	4303      	orrs	r3, r0
 800dd9c:	2000      	movs	r0, #0
 800dd9e:	4283      	cmp	r3, r0
 800dda0:	bf18      	it	ne
 800dda2:	4611      	movne	r1, r2
 800dda4:	460b      	mov	r3, r1
 800dda6:	4602      	mov	r2, r0
 800dda8:	ec43 2b10 	vmov	d0, r2, r3
 800ddac:	e020      	b.n	800ddf0 <floor+0x90>
 800ddae:	4a27      	ldr	r2, [pc, #156]	; (800de4c <floor+0xec>)
 800ddb0:	411a      	asrs	r2, r3
 800ddb2:	ea01 0402 	and.w	r4, r1, r2
 800ddb6:	4304      	orrs	r4, r0
 800ddb8:	d01a      	beq.n	800ddf0 <floor+0x90>
 800ddba:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800de40 <floor+0xe0>
 800ddbe:	ee30 0b07 	vadd.f64	d0, d0, d7
 800ddc2:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800ddc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ddca:	ddeb      	ble.n	800dda4 <floor+0x44>
 800ddcc:	2900      	cmp	r1, #0
 800ddce:	bfbe      	ittt	lt
 800ddd0:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800ddd4:	fa40 f303 	asrlt.w	r3, r0, r3
 800ddd8:	18c9      	addlt	r1, r1, r3
 800ddda:	ea21 0102 	bic.w	r1, r1, r2
 800ddde:	2000      	movs	r0, #0
 800dde0:	e7e0      	b.n	800dda4 <floor+0x44>
 800dde2:	2b33      	cmp	r3, #51	; 0x33
 800dde4:	dd05      	ble.n	800ddf2 <floor+0x92>
 800dde6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ddea:	d101      	bne.n	800ddf0 <floor+0x90>
 800ddec:	ee30 0b00 	vadd.f64	d0, d0, d0
 800ddf0:	bd30      	pop	{r4, r5, pc}
 800ddf2:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800ddf6:	f04f 32ff 	mov.w	r2, #4294967295
 800ddfa:	40e2      	lsrs	r2, r4
 800ddfc:	4202      	tst	r2, r0
 800ddfe:	d0f7      	beq.n	800ddf0 <floor+0x90>
 800de00:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 800de40 <floor+0xe0>
 800de04:	ee30 0b07 	vadd.f64	d0, d0, d7
 800de08:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800de0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de10:	ddc8      	ble.n	800dda4 <floor+0x44>
 800de12:	2900      	cmp	r1, #0
 800de14:	da02      	bge.n	800de1c <floor+0xbc>
 800de16:	2b14      	cmp	r3, #20
 800de18:	d103      	bne.n	800de22 <floor+0xc2>
 800de1a:	3101      	adds	r1, #1
 800de1c:	ea20 0002 	bic.w	r0, r0, r2
 800de20:	e7c0      	b.n	800dda4 <floor+0x44>
 800de22:	2401      	movs	r4, #1
 800de24:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800de28:	fa04 f303 	lsl.w	r3, r4, r3
 800de2c:	4418      	add	r0, r3
 800de2e:	42a8      	cmp	r0, r5
 800de30:	bf38      	it	cc
 800de32:	1909      	addcc	r1, r1, r4
 800de34:	e7f2      	b.n	800de1c <floor+0xbc>
 800de36:	2000      	movs	r0, #0
 800de38:	4601      	mov	r1, r0
 800de3a:	e7b3      	b.n	800dda4 <floor+0x44>
 800de3c:	f3af 8000 	nop.w
 800de40:	8800759c 	.word	0x8800759c
 800de44:	7e37e43c 	.word	0x7e37e43c
 800de48:	bff00000 	.word	0xbff00000
 800de4c:	000fffff 	.word	0x000fffff

0800de50 <scalbn>:
 800de50:	b500      	push	{lr}
 800de52:	ed2d 8b02 	vpush	{d8}
 800de56:	b083      	sub	sp, #12
 800de58:	ed8d 0b00 	vstr	d0, [sp]
 800de5c:	9b01      	ldr	r3, [sp, #4]
 800de5e:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800de62:	b9a2      	cbnz	r2, 800de8e <scalbn+0x3e>
 800de64:	9a00      	ldr	r2, [sp, #0]
 800de66:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800de6a:	4313      	orrs	r3, r2
 800de6c:	d03a      	beq.n	800dee4 <scalbn+0x94>
 800de6e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800df28 <scalbn+0xd8>
 800de72:	4b35      	ldr	r3, [pc, #212]	; (800df48 <scalbn+0xf8>)
 800de74:	ee20 7b07 	vmul.f64	d7, d0, d7
 800de78:	4298      	cmp	r0, r3
 800de7a:	ed8d 7b00 	vstr	d7, [sp]
 800de7e:	da11      	bge.n	800dea4 <scalbn+0x54>
 800de80:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800df30 <scalbn+0xe0>
 800de84:	ed9d 6b00 	vldr	d6, [sp]
 800de88:	ee27 7b06 	vmul.f64	d7, d7, d6
 800de8c:	e007      	b.n	800de9e <scalbn+0x4e>
 800de8e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800de92:	428a      	cmp	r2, r1
 800de94:	d10a      	bne.n	800deac <scalbn+0x5c>
 800de96:	ed9d 7b00 	vldr	d7, [sp]
 800de9a:	ee37 7b07 	vadd.f64	d7, d7, d7
 800de9e:	ed8d 7b00 	vstr	d7, [sp]
 800dea2:	e01f      	b.n	800dee4 <scalbn+0x94>
 800dea4:	9b01      	ldr	r3, [sp, #4]
 800dea6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800deaa:	3a36      	subs	r2, #54	; 0x36
 800deac:	4402      	add	r2, r0
 800deae:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800deb2:	428a      	cmp	r2, r1
 800deb4:	dd0a      	ble.n	800decc <scalbn+0x7c>
 800deb6:	ed9f 8b20 	vldr	d8, [pc, #128]	; 800df38 <scalbn+0xe8>
 800deba:	eeb0 0b48 	vmov.f64	d0, d8
 800debe:	ed9d 1b00 	vldr	d1, [sp]
 800dec2:	f000 f843 	bl	800df4c <copysign>
 800dec6:	ee20 7b08 	vmul.f64	d7, d0, d8
 800deca:	e7e8      	b.n	800de9e <scalbn+0x4e>
 800decc:	2a00      	cmp	r2, #0
 800dece:	dd10      	ble.n	800def2 <scalbn+0xa2>
 800ded0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ded4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ded8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dedc:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800dee0:	e9cd 0100 	strd	r0, r1, [sp]
 800dee4:	ed9d 0b00 	vldr	d0, [sp]
 800dee8:	b003      	add	sp, #12
 800deea:	ecbd 8b02 	vpop	{d8}
 800deee:	f85d fb04 	ldr.w	pc, [sp], #4
 800def2:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800def6:	da06      	bge.n	800df06 <scalbn+0xb6>
 800def8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800defc:	4298      	cmp	r0, r3
 800defe:	dcda      	bgt.n	800deb6 <scalbn+0x66>
 800df00:	ed9f 8b0b 	vldr	d8, [pc, #44]	; 800df30 <scalbn+0xe0>
 800df04:	e7d9      	b.n	800deba <scalbn+0x6a>
 800df06:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800df0e:	3236      	adds	r2, #54	; 0x36
 800df10:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800df14:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800df18:	ec41 0b17 	vmov	d7, r0, r1
 800df1c:	ed9f 6b08 	vldr	d6, [pc, #32]	; 800df40 <scalbn+0xf0>
 800df20:	e7b2      	b.n	800de88 <scalbn+0x38>
 800df22:	bf00      	nop
 800df24:	f3af 8000 	nop.w
 800df28:	00000000 	.word	0x00000000
 800df2c:	43500000 	.word	0x43500000
 800df30:	c2f8f359 	.word	0xc2f8f359
 800df34:	01a56e1f 	.word	0x01a56e1f
 800df38:	8800759c 	.word	0x8800759c
 800df3c:	7e37e43c 	.word	0x7e37e43c
 800df40:	00000000 	.word	0x00000000
 800df44:	3c900000 	.word	0x3c900000
 800df48:	ffff3cb0 	.word	0xffff3cb0

0800df4c <copysign>:
 800df4c:	ec51 0b10 	vmov	r0, r1, d0
 800df50:	ee11 0a90 	vmov	r0, s3
 800df54:	ee10 2a10 	vmov	r2, s0
 800df58:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800df5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800df60:	ea41 0300 	orr.w	r3, r1, r0
 800df64:	ec43 2b10 	vmov	d0, r2, r3
 800df68:	4770      	bx	lr
	...

0800df6c <_init>:
 800df6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df6e:	bf00      	nop
 800df70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df72:	bc08      	pop	{r3}
 800df74:	469e      	mov	lr, r3
 800df76:	4770      	bx	lr

0800df78 <_fini>:
 800df78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df7a:	bf00      	nop
 800df7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df7e:	bc08      	pop	{r3}
 800df80:	469e      	mov	lr, r3
 800df82:	4770      	bx	lr
