<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1064" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1064{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1064{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1064{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_1064{left:69px;bottom:1084px;}
#t5_1064{left:95px;bottom:1088px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t6_1064{left:69px;bottom:1061px;}
#t7_1064{left:95px;bottom:1065px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t8_1064{left:69px;bottom:1038px;}
#t9_1064{left:95px;bottom:1042px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#ta_1064{left:69px;bottom:1015px;}
#tb_1064{left:95px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_1064{left:69px;bottom:960px;letter-spacing:0.12px;}
#td_1064{left:151px;bottom:960px;letter-spacing:0.16px;word-spacing:0.02px;}
#te_1064{left:69px;bottom:936px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1064{left:490px;bottom:943px;}
#tg_1064{left:501px;bottom:936px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_1064{left:69px;bottom:920px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ti_1064{left:69px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_1064{left:716px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_1064{left:69px;bottom:878px;letter-spacing:-0.15px;}
#tl_1064{left:109px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_1064{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1064{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#to_1064{left:140px;bottom:837px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tp_1064{left:842px;bottom:844px;}
#tq_1064{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_1064{left:526px;bottom:820px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_1064{left:709px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_1064{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.36px;}
#tu_1064{left:292px;bottom:810px;}
#tv_1064{left:69px;bottom:779px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#tw_1064{left:506px;bottom:779px;letter-spacing:-0.16px;word-spacing:-1.2px;}
#tx_1064{left:704px;bottom:779px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#ty_1064{left:69px;bottom:762px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_1064{left:69px;bottom:736px;}
#t10_1064{left:95px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t11_1064{left:69px;bottom:713px;}
#t12_1064{left:95px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t13_1064{left:95px;bottom:700px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_1064{left:95px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t15_1064{left:95px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_1064{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t17_1064{left:140px;bottom:642px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t18_1064{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t19_1064{left:69px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1a_1064{left:69px;bottom:582px;}
#t1b_1064{left:95px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1c_1064{left:95px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_1064{left:95px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_1064{left:69px;bottom:525px;}
#t1f_1064{left:95px;bottom:529px;letter-spacing:-0.12px;}
#t1g_1064{left:125px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t1h_1064{left:95px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_1064{left:95px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1j_1064{left:69px;bottom:469px;}
#t1k_1064{left:95px;bottom:472px;letter-spacing:-0.13px;}
#t1l_1064{left:125px;bottom:472px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t1m_1064{left:95px;bottom:455px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t1n_1064{left:95px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_1064{left:69px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1p_1064{left:69px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1q_1064{left:638px;bottom:397px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_1064{left:751px;bottom:397px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1s_1064{left:69px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.36px;}
#t1t_1064{left:69px;bottom:356px;letter-spacing:-0.16px;word-spacing:-1.23px;}
#t1u_1064{left:69px;bottom:339px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_1064{left:69px;bottom:313px;}
#t1w_1064{left:95px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1x_1064{left:95px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1y_1064{left:503px;bottom:306px;}
#t1z_1064{left:69px;bottom:264px;letter-spacing:-0.14px;}
#t20_1064{left:91px;bottom:264px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t21_1064{left:91px;bottom:247px;letter-spacing:-0.11px;}
#t22_1064{left:69px;bottom:226px;letter-spacing:-0.14px;}
#t23_1064{left:91px;bottom:226px;letter-spacing:-0.11px;word-spacing:-0.17px;}
#t24_1064{left:91px;bottom:209px;letter-spacing:-0.11px;}
#t25_1064{left:69px;bottom:188px;letter-spacing:-0.16px;}
#t26_1064{left:91px;bottom:188px;letter-spacing:-0.12px;}
#t27_1064{left:91px;bottom:171px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t28_1064{left:497px;bottom:171px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t29_1064{left:91px;bottom:154px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_1064{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t2b_1064{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t2c_1064{left:758px;bottom:139px;}
#t2d_1064{left:773px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t2e_1064{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_1064{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1064{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1064{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1064{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1064{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1064{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_1064{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_1064{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1064" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1064Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1064" style="-webkit-user-select: none;"><object width="935" height="1210" data="1064/1064.svg" type="image/svg+xml" id="pdf1064" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1064" class="t s1_1064">29-2 </span><span id="t2_1064" class="t s1_1064">Vol. 3C </span>
<span id="t3_1064" class="t s2_1064">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_1064" class="t s3_1064">• </span><span id="t5_1064" class="t s4_1064">Section 29.3.1 gives an overview of EPT. </span>
<span id="t6_1064" class="t s3_1064">• </span><span id="t7_1064" class="t s4_1064">Section 29.3.2 describes operation of EPT-based address translation. </span>
<span id="t8_1064" class="t s3_1064">• </span><span id="t9_1064" class="t s4_1064">Section 29.3.3 discusses VM exits that may be caused by EPT. </span>
<span id="ta_1064" class="t s3_1064">• </span><span id="tb_1064" class="t s4_1064">Section 29.3.7 describes interactions between EPT and memory typing. </span>
<span id="tc_1064" class="t s5_1064">29.3.1 </span><span id="td_1064" class="t s5_1064">EPT Overview </span>
<span id="te_1064" class="t s4_1064">EPT is used when the “enable EPT” VM-execution control is 1. </span>
<span id="tf_1064" class="t s6_1064">1 </span>
<span id="tg_1064" class="t s4_1064">It translates the guest-physical addresses used in </span>
<span id="th_1064" class="t s4_1064">VMX non-root operation and those used by VM entry for event injection. </span>
<span id="ti_1064" class="t s4_1064">The translation from guest-physical addresses to physical addresses is determined by a set of </span><span id="tj_1064" class="t s7_1064">EPT paging struc- </span>
<span id="tk_1064" class="t s7_1064">tures</span><span id="tl_1064" class="t s4_1064">. The EPT paging structures are similar to those used to translate linear addresses while the processor is in </span>
<span id="tm_1064" class="t s4_1064">IA-32e mode. Section 29.3.2 gives the details of the EPT paging structures. </span>
<span id="tn_1064" class="t s4_1064">If CR0.PG </span><span id="to_1064" class="t s4_1064">= 1, linear addresses are translated through paging structures referenced through control register CR3. </span>
<span id="tp_1064" class="t s6_1064">2 </span>
<span id="tq_1064" class="t s4_1064">While the “enable EPT” VM-execution control is 1, these are called </span><span id="tr_1064" class="t s7_1064">guest paging structures</span><span id="ts_1064" class="t s4_1064">. There are no guest </span>
<span id="tt_1064" class="t s4_1064">paging structures if CR0.PG = 0. </span>
<span id="tu_1064" class="t s6_1064">3 </span>
<span id="tv_1064" class="t s4_1064">When the “enable EPT” VM-execution control is 1, the identity of </span><span id="tw_1064" class="t s7_1064">guest-physical addresses </span><span id="tx_1064" class="t s4_1064">depends on the value </span>
<span id="ty_1064" class="t s4_1064">of CR0.PG: </span>
<span id="tz_1064" class="t s3_1064">• </span><span id="t10_1064" class="t s4_1064">If CR0.PG = 0, each linear address is treated as a guest-physical address. </span>
<span id="t11_1064" class="t s3_1064">• </span><span id="t12_1064" class="t s4_1064">If CR0.PG = 1, guest-physical addresses are those derived from the contents of control register CR3 and the </span>
<span id="t13_1064" class="t s4_1064">guest paging structures. (This includes the values of the PDPTEs, which logical processors store in internal, </span>
<span id="t14_1064" class="t s4_1064">non-architectural registers.) The latter includes (in page-table entries and in other paging-structure entries for </span>
<span id="t15_1064" class="t s4_1064">which bit 7—PS—is 1) the addresses to which linear addresses are translated by the guest paging structures. </span>
<span id="t16_1064" class="t s4_1064">If CR0.PG </span><span id="t17_1064" class="t s4_1064">= 1, the translation of a linear address to a physical address requires multiple translations of guest-phys- </span>
<span id="t18_1064" class="t s4_1064">ical addresses using EPT. Assume, for example, that CR4.PAE = CR4.PSE = 0. The translation of a 32-bit linear </span>
<span id="t19_1064" class="t s4_1064">address then operates as follows: </span>
<span id="t1a_1064" class="t s3_1064">• </span><span id="t1b_1064" class="t s4_1064">Bits 31:22 of the linear address select an entry in the guest page directory located at the guest-physical </span>
<span id="t1c_1064" class="t s4_1064">address in CR3. The guest-physical address of the guest page-directory entry (PDE) is translated through EPT </span>
<span id="t1d_1064" class="t s4_1064">to determine the guest PDE’s physical address. </span>
<span id="t1e_1064" class="t s3_1064">• </span><span id="t1f_1064" class="t s4_1064">Bits </span><span id="t1g_1064" class="t s4_1064">21:12 of the linear address select an entry in the guest page table located at the guest-physical address in </span>
<span id="t1h_1064" class="t s4_1064">the guest PDE. The guest-physical address of the guest page-table entry (PTE) is translated through EPT to </span>
<span id="t1i_1064" class="t s4_1064">determine the guest PTE’s physical address. </span>
<span id="t1j_1064" class="t s3_1064">• </span><span id="t1k_1064" class="t s4_1064">Bits </span><span id="t1l_1064" class="t s4_1064">11:0 of the linear address is the offset in the page frame located at the guest-physical address in the guest </span>
<span id="t1m_1064" class="t s4_1064">PTE. The guest-physical address determined by this offset is translated through EPT to determine the physical </span>
<span id="t1n_1064" class="t s4_1064">address to which the original linear address translates. </span>
<span id="t1o_1064" class="t s4_1064">In addition to translating a guest-physical address to a physical address, EPT specifies the privileges that software </span>
<span id="t1p_1064" class="t s4_1064">is allowed when accessing the address. Attempts at disallowed accesses are called </span><span id="t1q_1064" class="t s7_1064">EPT violations </span><span id="t1r_1064" class="t s4_1064">and cause </span>
<span id="t1s_1064" class="t s4_1064">VM exits. See Section 29.3.3. </span>
<span id="t1t_1064" class="t s4_1064">A processor uses EPT to translate guest-physical addresses only when those addresses are used to access memory. </span>
<span id="t1u_1064" class="t s4_1064">This principle implies the following: </span>
<span id="t1v_1064" class="t s3_1064">• </span><span id="t1w_1064" class="t s4_1064">The MOV to CR3 instruction loads CR3 with a guest-physical address. Whether that address is translated </span>
<span id="t1x_1064" class="t s4_1064">through EPT depends on whether PAE paging is being used. </span>
<span id="t1y_1064" class="t s6_1064">4 </span>
<span id="t1z_1064" class="t s8_1064">1. </span><span id="t20_1064" class="t s8_1064">“Enable EPT” is a secondary processor-based VM-execution control. If bit 31 of the primary processor-based VM-execution controls </span>
<span id="t21_1064" class="t s8_1064">is 0, the logical processor operates as if the “enable EPT” VM-execution control were 0. See Section 25.6.2. </span>
<span id="t22_1064" class="t s8_1064">2. </span><span id="t23_1064" class="t s8_1064">If HLAT paging is enabled, the processor uses the HLATP VMCS field instead of CR3. See Section 4.5.1. For simplicity, the remainder </span>
<span id="t24_1064" class="t s8_1064">of this section refers only to CR3. </span>
<span id="t25_1064" class="t s8_1064">3. </span><span id="t26_1064" class="t s8_1064">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PG must be 1 in VMX operation, CR0.PG can be 0 in VMX non-root </span>
<span id="t27_1064" class="t s8_1064">operation only if the “unrestricted guest” VM-execution control and bit </span><span id="t28_1064" class="t s8_1064">31 of the primary processor-based VM-execution controls are </span>
<span id="t29_1064" class="t s8_1064">both 1. </span>
<span id="t2a_1064" class="t s8_1064">4. </span><span id="t2b_1064" class="t s8_1064">A logical processor uses PAE paging if CR0.PG = 1, CR4.PAE = 1 and IA32_EFER.LMA = 0. See Section 4.4 in the Intel </span>
<span id="t2c_1064" class="t s6_1064">® </span>
<span id="t2d_1064" class="t s8_1064">64 and IA-32 </span>
<span id="t2e_1064" class="t s8_1064">Architectures Software Developer’s Manual, Volume 3A. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
