#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Feb 21 15:09:10 2025
# Process ID: 27884
# Current directory: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1
# Command line: vivado.exe -log ZYNQ_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ZYNQ_wrapper.tcl -notrace
# Log file: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper.vdi
# Journal file: D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1\vivado.jou
# Running On: XPS-Tommy, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 34029 MB
#-----------------------------------------------------------
source ZYNQ_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.285 ; gain = 159.277
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_code/Vivado/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-8448] Reference module source file d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/sources_1/bd/PONG/PONG.bd referred in sub-design ZYNQ is not added in project.
Command: link_design -top ZYNQ_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1843.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0_board.xdc] for cell 'ZYNQ_i/clk_wiz/inst'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0_board.xdc] for cell 'ZYNQ_i/clk_wiz/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0.xdc] for cell 'ZYNQ_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.992 ; gain = 531.438
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/ip/ZYNQ_clk_wiz_0/ZYNQ_clk_wiz_0.xdc] for cell 'ZYNQ_i/clk_wiz/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0_board.xdc] for cell 'ZYNQ_i/blockdesign_0/clk_wiz_0/inst'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0_board.xdc] for cell 'ZYNQ_i/blockdesign_0/clk_wiz_0/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.xdc] for cell 'ZYNQ_i/blockdesign_0/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_clk_wiz_0_0/blockdesign_inst_0_clk_wiz_0_0.xdc] for cell 'ZYNQ_i/blockdesign_0/clk_wiz_0/inst'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'ZYNQ_i/blockdesign_0/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'ZYNQ_i/blockdesign_0/rgb2dvi_0/U0'
Parsing XDC File [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[7]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[6]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[5]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[4]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[3]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[2]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[1]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_value[0]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[3]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[2]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[1]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seven_seg_select[0]'. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_v_tc_0_0/blockdesign_inst_0_v_tc_0_0_clocks.xdc] for cell 'ZYNQ_i/blockdesign_0/v_tc_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_v_tc_0_0/blockdesign_inst_0_v_tc_0_0_clocks.xdc] for cell 'ZYNQ_i/blockdesign_0/v_tc_0/U0'
Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'ZYNQ_i/blockdesign_0/rgb2dvi_0/U0'
Finished Parsing XDC File [d:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.gen/sources_1/bd/ZYNQ/bd/blockdesign_inst_0/ip/blockdesign_inst_0_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'ZYNQ_i/blockdesign_0/rgb2dvi_0/U0'
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2514.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2514.992 ; gain = 1083.520
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.771 . Memory (MB): peak = 2514.992 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c1f72a88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2514.992 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 7 inverters resulting in an inversion of 144 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1669f8d0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 68 cells and removed 147 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1709a7b4c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 41 cells and removed 199 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1120fbcfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 58 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net ZYNQ_i/blockdesign_0/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-194] Inserted BUFG ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_BUFG_inst to drive 54 load(s) on clock net ZYNQ_i/blockdesign_0/clk_divider_0/U0/clk_o_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 132fa7140

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13cb54144

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.672 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13cb54144

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.690 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              68  |             147  |                                              1  |
|  Constant propagation         |              41  |             199  |                                              0  |
|  Sweep                        |               0  |              58  |                                              0  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2849.215 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13cb54144

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 2849.215 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13cb54144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2849.215 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13cb54144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.215 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2849.215 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13cb54144

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2849.215 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file ZYNQ_wrapper_drc_opted.rpt -pb ZYNQ_wrapper_drc_opted.pb -rpx ZYNQ_wrapper_drc_opted.rpx
Command: report_drc -file ZYNQ_wrapper_drc_opted.rpt -pb ZYNQ_wrapper_drc_opted.pb -rpx ZYNQ_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2865.805 ; gain = 9.043
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2871.109 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 103610426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2871.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2871.109 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100d24ea6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 2871.109 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d219f9f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.875 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d219f9f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 2873.148 ; gain = 2.039
Phase 1 Placer Initialization | Checksum: 1d219f9f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.890 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19c4fb452

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a47f4c57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a47f4c57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f1d792e5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 7 LUTNM shape to break, 33 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 7, total 7, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 7 LUTs, combined 14 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2873.148 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |             14  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            7  |             14  |                    21  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d7600f04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.148 ; gain = 2.039
Phase 2.4 Global Placement Core | Checksum: 16fd7bd01

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.148 ; gain = 2.039
Phase 2 Global Placement | Checksum: 16fd7bd01

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e938bed5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 191b621f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b18a5195

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 224fdc517

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c1aa31dd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f0423cc5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a614ec42

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 258c7711f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b8e3ec0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2873.148 ; gain = 2.039
Phase 3 Detail Placement | Checksum: 1b8e3ec0c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2873.148 ; gain = 2.039

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1063cdc35

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-33.416 | TNS=-1009.712 |
Phase 1 Physical Synthesis Initialization | Checksum: d6bc2240

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2896.395 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: d6bc2240

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.133 . Memory (MB): peak = 2896.395 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1063cdc35

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2896.395 ; gain = 25.285

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-31.768. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: d252f56f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410
Phase 4.1 Post Commit Optimization | Checksum: d252f56f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d252f56f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d252f56f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410
Phase 4.3 Placer Reporting | Checksum: d252f56f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2905.520 ; gain = 0.000

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d72c2d7c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410
Ending Placer Task | Checksum: ae0f2910

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2905.520 ; gain = 34.410
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2905.520 ; gain = 39.715
INFO: [runtcl-4] Executing : report_io -file ZYNQ_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2905.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ZYNQ_wrapper_utilization_placed.rpt -pb ZYNQ_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ZYNQ_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2905.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.613 . Memory (MB): peak = 2932.363 ; gain = 26.844
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.428 . Memory (MB): peak = 2932.363 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.45s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2932.363 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.768 | TNS=-1007.960 |
Phase 1 Physical Synthesis Initialization | Checksum: 14d08a6af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 2932.363 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.768 | TNS=-1007.960 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 14d08a6af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 2932.363 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.768 | TNS=-1007.960 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_7_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.719 | TNS=-1007.911 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.686 | TNS=-1007.877 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.604 | TNS=-1007.796 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.596 | TNS=-1007.788 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.586 | TNS=-1007.778 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_86_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_86
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_86_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.576 | TNS=-1007.768 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.573 | TNS=-1007.764 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.568 | TNS=-1007.759 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[7]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[7]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.546 | TNS=-1007.738 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.507 | TNS=-1007.652 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_7_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/paint_paddle_l/U0/__10_carry_i_7_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.470 | TNS=-1007.616 |
INFO: [Physopt 32-81] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.470 | TNS=-1007.616 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.461 | TNS=-1007.602 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[8]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[8]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.457 | TNS=-1007.530 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[3].  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[3]_INST_0
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.423 | TNS=-1007.497 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.401 | TNS=-1007.474 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[4]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.389 | TNS=-1007.429 |
INFO: [Physopt 32-601] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Net driver ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1 was replaced.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.381 | TNS=-1007.420 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[5]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[5]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.379 | TNS=-1007.419 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.355 | TNS=-1007.253 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[2]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.349 | TNS=-1007.247 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8].  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]_INST_0
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.343 | TNS=-1007.240 |
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[8]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[8]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.342 | TNS=-1007.239 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[5]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[5]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.293 | TNS=-1007.190 |
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[3]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.254 | TNS=-1007.151 |
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_l_o[7]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[7]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.246 | TNS=-1007.144 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[7]_INST_0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.225 | TNS=-1007.122 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[6]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data[4]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_i_4_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_i_4
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.219 | TNS=-1007.116 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.213 | TNS=-1007.096 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__5_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.199 | TNS=-1007.082 |
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.198 | TNS=-1007.064 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.196 | TNS=-1007.062 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__366_carry__3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.182 | TNS=-1007.048 |
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.182 | TNS=-1006.992 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.125 | TNS=-1006.723 |
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.071 | TNS=-1006.669 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_i_4_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_i_4
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__291_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-31.048 | TNS=-1006.646 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.919 | TNS=-1006.517 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.913 | TNS=-1006.479 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__7_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.881 | TNS=-1006.433 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.867 | TNS=-1006.395 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.844 | TNS=-1006.261 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_8_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_8_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.732 | TNS=-1006.145 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_7_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_7_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.728 | TNS=-1006.126 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_6_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_6_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.715 | TNS=-1006.112 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__211_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.713 | TNS=-1006.111 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.713 | TNS=-1006.109 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.711 | TNS=-1006.101 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.706 | TNS=-1006.083 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.693 | TNS=-1006.037 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__6_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.687 | TNS=-1006.032 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.668 | TNS=-1006.013 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_5_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_5_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.660 | TNS=-1005.983 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.652 | TNS=-1005.974 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__8_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__7_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.638 | TNS=-1005.950 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.628 | TNS=-1005.929 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.616 | TNS=-1005.906 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_5_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_5_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.614 | TNS=-1005.905 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.606 | TNS=-1005.884 |
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.593 | TNS=-1005.821 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__5_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.543 | TNS=-1005.738 |
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_2_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_2
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.528 | TNS=-1005.723 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 33 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.510 | TNS=-1005.703 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.508 | TNS=-1005.689 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.500 | TNS=-1005.680 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.496 | TNS=-1005.668 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__3_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.487 | TNS=-1005.639 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.467 | TNS=-1005.586 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_i_2_n_0 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__72_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.434 | TNS=-1005.550 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.431 | TNS=-1005.545 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/data2__110_carry__4_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.429 | TNS=-1005.507 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_5_n_0. Critical path length was reduced through logic transformation on cell ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_5_comp.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.423 | TNS=-1005.501 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__3_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.419 | TNS=-1005.497 |
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__28_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__2_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.486 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0.  Re-placed instance ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
Phase 3 Critical Path Optimization | Checksum: 17cca5d93

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3154.281 ; gain = 221.918

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.232 |
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[14]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.408 | TNS=-1005.762 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_10_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/clk_wiz/inst/clk_out1_ZYNQ_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/__10_carry__0_i_5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_96_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y[5]_INST_0_i_1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_interconn_0/U0/value_r_o[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__366_carry__5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__5_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__291_carry__4_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__211_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__6_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__110_carry__4_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2__72_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data2_carry__0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/data[8]_INST_0_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_1/U0/distance_mm_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg_n_0_[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_5_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[22]_i_25_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[22]_i_126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm_reg[18]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ZYNQ_i/blockdesign_0/controllers/controller_ultrasoni_0/U0/distance_mm[14]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
Phase 4 Critical Path Optimization | Checksum: 17c9bbcb2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3154.281 ; gain = 221.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-30.408 | TNS=-1005.232 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.360  |          2.727  |            4  |              0  |                   114  |           0  |           2  |  00:00:14  |
|  Total          |          1.360  |          2.727  |            4  |              0  |                   114  |           0  |           3  |  00:00:14  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3154.281 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1f25baa31

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3154.281 ; gain = 221.918
INFO: [Common 17-83] Releasing license: Implementation
707 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3154.281 ; gain = 221.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.487 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d9859dd0 ConstDB: 0 ShapeSum: 985704b4 RouteDB: 0
Post Restoration Checksum: NetGraph: f3061de8 | NumContArr: 1346e6 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 10c23ba7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10c23ba7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10c23ba7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3154.281 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e13acb3f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.033| TNS=-979.624| WHS=-2.332 | THS=-115.383|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000465983 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5073
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5071
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a916949c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a916949c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3154.281 ; gain = 0.000
Phase 3 Initial Routing | Checksum: aad75223

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Route 35-580] Design has 16 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+=========================+=========================+==========================================================================================+
| Launch Setup Clock      | Launch Hold Clock       | Pin                                                                                      |
+=========================+=========================+==========================================================================================+
| clk_out1_ZYNQ_clk_wiz_0 | clk_out1_ZYNQ_clk_wiz_0 | ZYNQ_i/blockdesign_0/paint_paddle_r/U0/pxl_value_o_reg/D                                 |
| clk_out1_ZYNQ_clk_wiz_0 | clk_out1_ZYNQ_clk_wiz_0 | ZYNQ_i/blockdesign_0/paint_paddle_l/U0/pxl_value_o_reg/D                                 |
| clk_out1_ZYNQ_clk_wiz_0 | clk_out1_ZYNQ_clk_wiz_0 | ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D |
| clk_out1_ZYNQ_clk_wiz_0 | clk_out1_ZYNQ_clk_wiz_0 | ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D |
| clk_out1_ZYNQ_clk_wiz_0 | clk_out1_ZYNQ_clk_wiz_0 | ZYNQ_i/blockdesign_0/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D |
+-------------------------+-------------------------+------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2227
 Number of Nodes with overlaps = 1047
 Number of Nodes with overlaps = 496
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.241| TNS=-1134.626| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28f15425b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 340
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-35.720| TNS=-1132.743| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18ca9ce57

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3154.281 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 18ca9ce57

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1655b53ce

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.241| TNS=-1131.424| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: fe3debae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fe3debae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: fe3debae

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 110b23118

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-34.224| TNS=-1127.575| WHS=-0.011 | THS=-0.011 |

Phase 6.1 Hold Fix Iter | Checksum: 1539cfb97

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000
WARNING: [Route 35-468] The router encountered 31 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/B[8]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/B[7]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/B[5]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/B[3]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/B[2]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/B[8]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/B[7]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/B[6]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/B[5]
	ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/B[3]
	.. and 21 more pins.

Phase 6 Post Hold Fix | Checksum: 17c5cdd5a

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.61251 %
  Global Horizontal Routing Utilization  = 1.71805 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2219ea90b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2219ea90b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174be8067

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 15456d562

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-34.224| TNS=-1127.575| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 15456d562

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e8beb2f2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3154.281 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
726 Infos, 15 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:35 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file ZYNQ_wrapper_drc_routed.rpt -pb ZYNQ_wrapper_drc_routed.pb -rpx ZYNQ_wrapper_drc_routed.rpx
Command: report_drc -file ZYNQ_wrapper_drc_routed.rpt -pb ZYNQ_wrapper_drc_routed.pb -rpx ZYNQ_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ZYNQ_wrapper_methodology_drc_routed.rpt -pb ZYNQ_wrapper_methodology_drc_routed.pb -rpx ZYNQ_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ZYNQ_wrapper_methodology_drc_routed.rpt -pb ZYNQ_wrapper_methodology_drc_routed.pb -rpx ZYNQ_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ZYNQ_wrapper_power_routed.rpt -pb ZYNQ_wrapper_power_summary_routed.pb -rpx ZYNQ_wrapper_power_routed.rpx
Command: report_power -file ZYNQ_wrapper_power_routed.rpt -pb ZYNQ_wrapper_power_summary_routed.pb -rpx ZYNQ_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
736 Infos, 15 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ZYNQ_wrapper_route_status.rpt -pb ZYNQ_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ZYNQ_wrapper_timing_summary_routed.rpt -pb ZYNQ_wrapper_timing_summary_routed.pb -rpx ZYNQ_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ZYNQ_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ZYNQ_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ZYNQ_wrapper_bus_skew_routed.rpt -pb ZYNQ_wrapper_bus_skew_routed.pb -rpx ZYNQ_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.566 . Memory (MB): peak = 3154.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/_code/Git/Fontys/CSA/CSA2-pong/pong-digitaal/fontys-pong/fontys-pong.runs/impl_1/ZYNQ_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force ZYNQ_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0 input ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0 input ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0 output ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0 output ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0 multiplier stage ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_l_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0 multiplier stage ZYNQ_i/blockdesign_0/position_paddles_0/U0/paddle_r_pos_y0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZYNQ_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 3716.953 ; gain = 562.672
INFO: [Common 17-206] Exiting Vivado at Fri Feb 21 15:11:18 2025...
