{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357615142113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357615142113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 07 21:19:01 2013 " "Processing started: Mon Jan 07 21:19:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357615142113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357615142113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357615142113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1357615142473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb-RTL " "Found design unit 1: de0_vga_sprite_control_pb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143085 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb " "Found entity 1: de0_vga_sprite_control_pb" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_controller-rtl " "Found design unit 1: de0_vga_controller-rtl" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143087 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_controller " "Found entity 1: de0_vga_controller" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debouncer-RTL " "Found design unit 1: de0_debouncer-RTL" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143090 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_Debouncer " "Found entity 1: de0_Debouncer" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/buttondebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/buttondebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonDebounce-RTL " "Found design unit 1: buttonDebounce-RTL" {  } { { "VGA/buttonDebounce.vhd" "" { Text "A:/GitHub/School/VGA/VGA/buttonDebounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143092 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonDebounce " "Found entity 1: buttonDebounce" {  } { { "VGA/buttonDebounce.vhd" "" { Text "A:/GitHub/School/VGA/VGA/buttonDebounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_tb-de0_vga_tb_arch " "Found design unit 1: de0_vga_tb-de0_vga_tb_arch" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143094 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_tb " "Found entity 1: de0_vga_tb" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143096 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "A:/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143099 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "A:/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-SYN " "Found design unit 1: sprite-SYN" {  } { { "sprite.vhd" "" { Text "A:/GitHub/School/VGA/sprite.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357615143101 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.vhd" "" { Text "A:/GitHub/School/VGA/sprite.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357615143101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357615143101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_vga_sprite_control_pb " "Elaborating entity \"de0_vga_sprite_control_pb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357615143137 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_reg de0_vga_sprite_control_pb.vhd(80) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(80): signal \"sprite_x_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143139 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_reg de0_vga_sprite_control_pb.vhd(81) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(81): signal \"sprite_x_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143139 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_reg de0_vga_sprite_control_pb.vhd(84) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(84): signal \"sprite_x_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143140 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_reg de0_vga_sprite_control_pb.vhd(85) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(85): signal \"sprite_x_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143140 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_reg de0_vga_sprite_control_pb.vhd(90) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(90): signal \"sprite_y_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143141 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_reg de0_vga_sprite_control_pb.vhd(91) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(91): signal \"sprite_y_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143141 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_reg de0_vga_sprite_control_pb.vhd(94) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(94): signal \"sprite_y_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143142 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_reg de0_vga_sprite_control_pb.vhd(95) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(95): signal \"sprite_y_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143142 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_reg de0_vga_sprite_control_pb.vhd(100) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(100): signal \"sprite_x_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143143 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_reg de0_vga_sprite_control_pb.vhd(101) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(101): signal \"sprite_y_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357615143143 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sprite_x_reg de0_vga_sprite_control_pb.vhd(73) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(73): inferring latch(es) for signal or variable \"sprite_x_reg\", which holds its previous value in one or more paths through the process" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357615143143 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sprite_y_reg de0_vga_sprite_control_pb.vhd(73) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(73): inferring latch(es) for signal or variable \"sprite_y_reg\", which holds its previous value in one or more paths through the process" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357615143143 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[0\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[0\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143145 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[1\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[1\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143145 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[2\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[2\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143146 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[3\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[3\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143146 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[4\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[4\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143146 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[5\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[5\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143146 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[6\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[6\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143146 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[7\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[7\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143146 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[8\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[8\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_reg\[9\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_y_reg\[9\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[0\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[0\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[1\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[1\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[2\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[2\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[3\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[3\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[4\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[4\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143147 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[5\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[5\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143148 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[6\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[6\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143148 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[7\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[7\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143148 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[8\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[8\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143148 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_reg\[9\] de0_vga_sprite_control_pb.vhd(73) " "Inferred latch for \"sprite_x_reg\[9\]\" at de0_vga_sprite_control_pb.vhd(73)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357615143148 "|de0_vga_sprite_control_pb"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sprite_x\[0\] GND " "Pin \"sprite_x\[0\]\" is stuck at GND" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357615143935 "|de0_vga_sprite_control_pb|sprite_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sprite_y\[0\] GND " "Pin \"sprite_y\[0\]\" is stuck at GND" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "A:/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357615143935 "|de0_vga_sprite_control_pb|sprite_y[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1357615143935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1357615144107 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357615144495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357615144495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357615144566 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357615144566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1357615144566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357615144566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357615144595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 07 21:19:04 2013 " "Processing ended: Mon Jan 07 21:19:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357615144595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357615144595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357615144595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357615144595 ""}
