# Xpulp extension subset: post-incrementing load & store operations
# and register-register loads & store operations

# format of a line in this file:
# <instruction name> <args> <opcode>
#
# <opcode> is given by specifying one or more range/value pairs:
# hi..lo=value or bit=value or arg=value (e.g. 6..2=0x45 10=1 rd=0)
#
# <args> is one of rd, rs1, rs2, rs3, aqrl, fm, pred, succ, rm,
# funct3, imm20, jimm20, imm12, imm12hi, bimm12hi, imm12lo,
# bimm12lo, zimm, shamt, shamtw, imm5, imm6, vd, vs3, vs1, vs2,
# vm, wd, amoop, nf, simm5, zimm11, prs3, L, uimms, Luimm5,
# vseglen, stagger_max, stagger_mask

# INFO: overlaps with opcodes-frep_CUSTOM, opcodes-ssr_CUSTOM,
# opcodes-dma_CUSTOM

# Post-increment and reg-reg loads
p.lb.irpost  rd rs1 imm12             14..12=0 6..2=0x02 1..0=3
p.lbu.irpost rd rs1 imm12             14..12=4 6..2=0x02 1..0=3
p.lh.irpost  rd rs1 imm12             14..12=1 6..2=0x02 1..0=3
p.lhu.irpost rd rs1 imm12             14..12=5 6..2=0x02 1..0=3
p.lw.irpost  rd rs1 imm12             14..12=2 6..2=0x02 1..0=3
p.lb.rrpost  rd rs1 rs2   31..25=0x00 14..12=7 6..2=0x02 1..0=3
p.lbu.rrpost rd rs1 rs2   31..25=0x20 14..12=7 6..2=0x02 1..0=3
p.lh.rrpost  rd rs1 rs2   31..25=0x08 14..12=7 6..2=0x02 1..0=3
p.lhu.rrpost rd rs1 rs2   31..25=0x28 14..12=7 6..2=0x02 1..0=3
p.lw.rrpost  rd rs1 rs2   31..25=0x10 14..12=7 6..2=0x02 1..0=3
p.lb.rr      rd rs1 rs2   31..25=0x00 14..12=7 6..2=0x00 1..0=3
p.lbu.rr     rd rs1 rs2   31..25=0x20 14..12=7 6..2=0x00 1..0=3
p.lh.rr      rd rs1 rs2   31..25=0x08 14..12=7 6..2=0x00 1..0=3
p.lhu.rr     rd rs1 rs2   31..25=0x28 14..12=7 6..2=0x00 1..0=3
p.lw.rr      rd rs1 rs2   31..25=0x10 14..12=7 6..2=0x00 1..0=3

# Post-increment and reg-reg stores
p.sb.irpost  rs1 rs2 imm12hi imm12lo              14..12=0 6..2=0x0A 1..0=3
p.sh.irpost  rs1 rs2 imm12hi imm12lo              14..12=1 6..2=0x0A 1..0=3
p.sw.irpost  rs1 rs2 imm12hi imm12lo              14..12=2 6..2=0x0A 1..0=3
p.sb.rrpost  rs1 rs2 prs3             31..25=0x00 14..12=4 6..2=0x0A 1..0=3
p.sh.rrpost  rs1 rs2 prs3             31..25=0x00 14..12=5 6..2=0x0A 1..0=3
p.sw.rrpost  rs1 rs2 prs3             31..25=0x00 14..12=6 6..2=0x0A 1..0=3
p.sb.rr      rs1 rs2 prs3             31..25=0x00 14..12=4 6..2=0x08 1..0=3
p.sh.rr      rs1 rs2 prs3             31..25=0x00 14..12=5 6..2=0x08 1..0=3
p.sw.rr      rs1 rs2 prs3             31..25=0x00 14..12=6 6..2=0x08 1..0=3
