# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CAM.srcs/sources_1/new/CAM.vhd" \
"../../../../CAM.srcs/sources_1/new/Controller.vhd" \
"../../../../CAM.srcs/sources_1/new/KeyFile.vhd" \
"../../../../CAM.srcs/sources_1/new/RegFileGen.vhd" \
"../../../../CAM.srcs/sources_1/new/ReplPtr.vhd" \
"../../../../CAM.srcs/sim_1/new/CAM_tb.vhd" \

# Do not sort compile order
nosort
