myproject_axi_fpext_32ns_64_3_1
myproject_axi_ashr_54ns_32ns_54_2_1
regslice_core
shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb
myproject_axi_mux_42_4_1_1
pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s_line_bufpcA
shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s_line_buffer_Array_V_3tde
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1156_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d1024_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4356_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
fifo_w4_d4096_A
start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_U0
start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27b1s
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_U0
start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_U0
start_for_clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_U0
start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_U0
start_for_concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28b2s
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_U0
start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_U0
start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_U0
start_for_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_U0
start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12b3s
start_for_relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_U0
start_for_normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_U0
start_for_zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_U0
start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_U0
start_for_resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_U0
start_for_zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31b4t
start_for_conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_U0
start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_U0
start_for_zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32b5t
start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_U0
start_for_relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_U0
start_for_normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_U0
myproject_axi_lshr_32ns_32ns_32_2_1
myproject_axi_shl_64ns_32ns_64_2_1
regslice_core
fifo_w4_d4096_A_x
fifo_w4_d4096_A_x
fifo_w4_d4096_A_x
fifo_w1_d3_A
fifo_w4_d4096_A_x
fifo_w4_d4096_A_x
fifo_w4_d4096_A_x
fifo_w4_d4096_A_x
start_for_myproject_U0
start_for_Loop_2_proc_U0
regslice_core
Loop_1_proc700
zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_3u_config26_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s
conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_4_2_5_3_0_4u_config2_s
relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config3_s
normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config4_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config27_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config5_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config5_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config6_s
normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config7_s
clone_stream_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_16384_s
pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config8_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config28_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config9_s
dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config9_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_16u_config9_s
relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config10_s
normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config11_s
zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config29_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config12_s
dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config12_s
conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config12_s
relu_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_relu_config13_s
normalize_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_16u_config14_s
zeropad2d_cl_array_array_ap_fixed_4_2_5_3_0_16u_config30_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_16u_config15_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config15_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config15_s
conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_4_2_5_3_0_4u_config15_s
relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config16_s
resize_nearest_array_ap_fixed_4_2_5_3_0_4u_config17_s
concatenate3d_2_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s
concatenate3d_array_array_array_ap_fixed_4_2_5_3_0_8u_config18_s
zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_8u_config31_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config19_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config19_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config19_s
conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_4_2_5_3_0_4u_config19_s
relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config20_s
normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config21_s
zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config32_s
shift_line_buffer_array_ap_fixed_4_2_5_3_0_4u_config22_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config22_mult_0_0_0_0_0
compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config22_s
conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config22_s
relu_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_relu_config23_s
normalize_array_ap_fixed_4u_array_ap_fixed_4_2_5_3_0_4u_config24_s
myproject
Loop_2_proc
myproject_axi
