#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar  3 14:18:08 2023
# Process ID: 4360
# Current directory: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24804 F:\GitHub\ECE_449\ECE449_16bitCPU\Project_Files\Memory_Stage\Memory_Stage.xpr
# Log file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/vivado.log
# Journal file: F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jakef/Documents/ECE449_16bitCPU/Project_Files/Memory_Stage' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_Stage_Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memory_Stage_Testbench_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 83d957c6cd904ae491cbabc3b979350a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Memory_Stage_Testbench_behav xil_defaultlib.Memory_Stage_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <V> does not exist in entity <Memory_Stage>.  Please compare the definition of block <Memory_Stage> to its component declaration and its instantion to detect the mismatch. [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit memory_stage_testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_Stage_Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memory_Stage_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage_Testbench
ERROR: [VRFC 10-719] formal port/generic <v> is not declared in <memory_stage> [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:92]
ERROR: [VRFC 10-2666] formal port n has no actual or default value [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:92]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:37]
INFO: [VRFC 10-240] VHDL file F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_Stage_Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memory_Stage_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage_Testbench
ERROR: [VRFC 10-2666] formal port alu_in has no actual or default value [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:92]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:37]
INFO: [VRFC 10-240] VHDL file F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_Stage_Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memory_Stage_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage_Testbench
ERROR: [VRFC 10-91] alu_in is not declared [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:93]
ERROR: [VRFC 10-1504] unit tb ignored due to previous errors [F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd:37]
INFO: [VRFC 10-240] VHDL file F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_Stage_Testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/Ram_Test.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Memory_Stage_Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.srcs/sim_1/new/Memory_Stage_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage_Testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 83d957c6cd904ae491cbabc3b979350a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot Memory_Stage_Testbench_behav xil_defaultlib.Memory_Stage_Testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1024...
Compiling module xpm.xpm_memory_dpdistram(MEMORY_SIZE...
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture tb of entity xil_defaultlib.memory_stage_testbench
Built simulation snapshot Memory_Stage_Testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim/xsim.dir/Memory_Stage_Testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  3 14:32:46 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/GitHub/ECE_449/ECE449_16bitCPU/Project_Files/Memory_Stage/Memory_Stage.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_Stage_Testbench_behav -key {Behavioral:sim_1:Functional:Memory_Stage_Testbench} -tclbatch {Memory_Stage_Testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Memory_Stage_Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File RAM.mem referenced on /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv at line 1068 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Warning: [XPM_MEMORY 30-15] MEMORY_TYPE (2) and MEMORY_PRIMITIVE (1) together specify a true dual port distributed RAM, which will be mapped to a dual port RAM structure using port A and B read interfaces but a single port A write interface, leaving the port B write interface unused. Memory_Stage_Testbench.RAM_inst.xpm_memory_dpdistram_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /Memory_Stage_Testbench/RAM_inst/xpm_memory_dpdistram_inst/xpm_memory_base_inst/Initial270_0  File: /wrk/2017.4/nightly/2017_12_15_2086221/prep/rdi/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_Stage_Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
