------------------------------------------------------------------
-- altera_mult_add parameterized megafunction include file
-- Generated with 'clearbox' loader - do not edit
------------------------------------------------------------------
FUNCTION altera_mult_add (
	accum_sload,
	aclr0,
	aclr1,
	aclr2,
	aclr3,
	addnsub1,
	addnsub1_round,
	addnsub3,
	addnsub3_round,
	chainin[WIDTH_CHAININ-1..0],
	chainout_round,
	chainout_saturate,
	clock0,
	clock1,
	clock2,
	clock3,
	coefsel0[2..0],
	coefsel1[2..0],
	coefsel2[2..0],
	coefsel3[2..0],
	dataa[WIDTH_A*NUMBER_OF_MULTIPLIERS-1..0],
	datab[WIDTH_B*NUMBER_OF_MULTIPLIERS-1..0],
	datac[WIDTH_C*NUMBER_OF_MULTIPLIERS-1..0],
	ena0,
	ena1,
	ena2,
	ena3,
	mult01_round,
	mult01_saturation,
	mult23_round,
	mult23_saturation,
	output_round,
	output_saturate,
	rotate,
	scanina[WIDTH_A-1..0],
	scaninb[WIDTH_B-1..0],
	shift_right,
	signa,
	signb,
	sload_accum,
	sourcea[NUMBER_OF_MULTIPLIERS-1..0],
	sourceb[NUMBER_OF_MULTIPLIERS-1..0],
	zero_chainout,
	zero_loopback
)
WITH (
	ACCUM_DIRECTION,
	ACCUM_SLOAD_ACLR,
	ACCUM_SLOAD_PIPELINE_ACLR,
	ACCUM_SLOAD_PIPELINE_REGISTER,
	ACCUM_SLOAD_REGISTER,
	ACCUMULATOR,
	ADDER1_ROUNDING,
	ADDER3_ROUNDING,
	ADDNSUB1_ROUND_ACLR,
	ADDNSUB1_ROUND_PIPELINE_ACLR,
	ADDNSUB1_ROUND_PIPELINE_REGISTER,
	ADDNSUB1_ROUND_REGISTER,
	ADDNSUB3_ROUND_ACLR,
	ADDNSUB3_ROUND_PIPELINE_ACLR,
	ADDNSUB3_ROUND_PIPELINE_REGISTER,
	ADDNSUB3_ROUND_REGISTER,
	ADDNSUB_MULTIPLIER_ACLR1,
	ADDNSUB_MULTIPLIER_ACLR3,
	ADDNSUB_MULTIPLIER_PIPELINE_ACLR1,
	ADDNSUB_MULTIPLIER_PIPELINE_ACLR3,
	ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1,
	ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3,
	ADDNSUB_MULTIPLIER_REGISTER1,
	ADDNSUB_MULTIPLIER_REGISTER3,
	CHAINOUT_ACLR,
	CHAINOUT_ADDER,
	CHAINOUT_REGISTER,
	CHAINOUT_ROUND_ACLR,
	CHAINOUT_ROUND_OUTPUT_ACLR,
	CHAINOUT_ROUND_OUTPUT_REGISTER,
	CHAINOUT_ROUND_PIPELINE_ACLR,
	CHAINOUT_ROUND_PIPELINE_REGISTER,
	CHAINOUT_ROUND_REGISTER,
	CHAINOUT_ROUNDING,
	CHAINOUT_SATURATE_ACLR,
	CHAINOUT_SATURATE_OUTPUT_ACLR,
	CHAINOUT_SATURATE_OUTPUT_REGISTER,
	CHAINOUT_SATURATE_PIPELINE_ACLR,
	CHAINOUT_SATURATE_PIPELINE_REGISTER,
	CHAINOUT_SATURATE_REGISTER,
	CHAINOUT_SATURATION,
	COEF0_0,
	COEF0_1,
	COEF0_2,
	COEF0_3,
	COEF0_4,
	COEF0_5,
	COEF0_6,
	COEF0_7,
	COEF1_0,
	COEF1_1,
	COEF1_2,
	COEF1_3,
	COEF1_4,
	COEF1_5,
	COEF1_6,
	COEF1_7,
	COEF2_0,
	COEF2_1,
	COEF2_2,
	COEF2_3,
	COEF2_4,
	COEF2_5,
	COEF2_6,
	COEF2_7,
	COEF3_0,
	COEF3_1,
	COEF3_2,
	COEF3_3,
	COEF3_4,
	COEF3_5,
	COEF3_6,
	COEF3_7,
	COEFSEL0_ACLR,
	COEFSEL0_REGISTER,
	COEFSEL1_ACLR,
	COEFSEL1_REGISTER,
	COEFSEL2_ACLR,
	COEFSEL2_REGISTER,
	COEFSEL3_ACLR,
	COEFSEL3_REGISTER,
	DEDICATED_MULTIPLIER_CIRCUITRY,
	DOUBLE_ACCUM,
	DSP_BLOCK_BALANCING,
	EXTRA_LATENCY,
	INPUT_ACLR_A0,
	INPUT_ACLR_A1,
	INPUT_ACLR_A2,
	INPUT_ACLR_A3,
	INPUT_ACLR_B0,
	INPUT_ACLR_B1,
	INPUT_ACLR_B2,
	INPUT_ACLR_B3,
	INPUT_ACLR_C0,
	INPUT_ACLR_C1,
	INPUT_ACLR_C2,
	INPUT_ACLR_C3,
	INPUT_REGISTER_A0,
	INPUT_REGISTER_A1,
	INPUT_REGISTER_A2,
	INPUT_REGISTER_A3,
	INPUT_REGISTER_B0,
	INPUT_REGISTER_B1,
	INPUT_REGISTER_B2,
	INPUT_REGISTER_B3,
	INPUT_REGISTER_C0,
	INPUT_REGISTER_C1,
	INPUT_REGISTER_C2,
	INPUT_REGISTER_C3,
	INPUT_SOURCE_A0,
	INPUT_SOURCE_A1,
	INPUT_SOURCE_A2,
	INPUT_SOURCE_A3,
	INPUT_SOURCE_B0,
	INPUT_SOURCE_B1,
	INPUT_SOURCE_B2,
	INPUT_SOURCE_B3,
	LOADCONST_CONTROL_ACLR,
	LOADCONST_CONTROL_REGISTER,
	LOADCONST_VALUE,
	MULT01_ROUND_ACLR,
	MULT01_ROUND_REGISTER,
	MULT01_SATURATION_ACLR,
	MULT01_SATURATION_REGISTER,
	MULT23_ROUND_ACLR,
	MULT23_ROUND_REGISTER,
	MULT23_SATURATION_ACLR,
	MULT23_SATURATION_REGISTER,
	MULTIPLIER01_ROUNDING,
	MULTIPLIER01_SATURATION,
	MULTIPLIER1_DIRECTION,
	MULTIPLIER23_ROUNDING,
	MULTIPLIER23_SATURATION,
	MULTIPLIER3_DIRECTION,
	MULTIPLIER_ACLR0,
	MULTIPLIER_ACLR1,
	MULTIPLIER_ACLR2,
	MULTIPLIER_ACLR3,
	MULTIPLIER_REGISTER0,
	MULTIPLIER_REGISTER1,
	MULTIPLIER_REGISTER2,
	MULTIPLIER_REGISTER3,
	NUMBER_OF_MULTIPLIERS,
	OUTPUT_ACLR,
	OUTPUT_REGISTER,
	OUTPUT_ROUND_ACLR,
	OUTPUT_ROUND_PIPELINE_ACLR,
	OUTPUT_ROUND_PIPELINE_REGISTER,
	OUTPUT_ROUND_REGISTER,
	OUTPUT_ROUND_TYPE,
	OUTPUT_ROUNDING,
	OUTPUT_SATURATE_ACLR,
	OUTPUT_SATURATE_PIPELINE_ACLR,
	OUTPUT_SATURATE_PIPELINE_REGISTER,
	OUTPUT_SATURATE_REGISTER,
	OUTPUT_SATURATE_TYPE,
	OUTPUT_SATURATION,
	port_addnsub1,
	port_addnsub3,
	PORT_CHAINOUT_SAT_IS_OVERFLOW,
	PORT_MULT0_IS_SATURATED,
	PORT_MULT1_IS_SATURATED,
	PORT_MULT2_IS_SATURATED,
	PORT_MULT3_IS_SATURATED,
	PORT_OUTPUT_IS_OVERFLOW,
	port_signa,
	port_signb,
	PREADDER_DIRECTION_0,
	PREADDER_DIRECTION_1,
	PREADDER_DIRECTION_2,
	PREADDER_DIRECTION_3,
	PREADDER_MODE,
	REPRESENTATION_A,
	REPRESENTATION_B,
	ROTATE_ACLR,
	ROTATE_OUTPUT_ACLR,
	ROTATE_OUTPUT_REGISTER,
	ROTATE_PIPELINE_ACLR,
	ROTATE_PIPELINE_REGISTER,
	ROTATE_REGISTER,
	SCANOUTA_ACLR,
	SCANOUTA_REGISTER,
	SELECTED_DEVICE_FAMILY,
	SHIFT_MODE,
	SHIFT_RIGHT_ACLR,
	SHIFT_RIGHT_OUTPUT_ACLR,
	SHIFT_RIGHT_OUTPUT_REGISTER,
	SHIFT_RIGHT_PIPELINE_ACLR,
	SHIFT_RIGHT_PIPELINE_REGISTER,
	SHIFT_RIGHT_REGISTER,
	SIGNED_ACLR_A,
	SIGNED_ACLR_B,
	SIGNED_PIPELINE_ACLR_A,
	SIGNED_PIPELINE_ACLR_B,
	SIGNED_PIPELINE_REGISTER_A,
	SIGNED_PIPELINE_REGISTER_B,
	SIGNED_REGISTER_A,
	SIGNED_REGISTER_B,
	SYSTOLIC_ACLR1,
	SYSTOLIC_ACLR3,
	SYSTOLIC_DELAY1,
	SYSTOLIC_DELAY3,
	USE_SLOAD_ACCUM_PORT,
	WIDTH_A,
	WIDTH_B,
	WIDTH_C = 22,
	WIDTH_CHAININ = 1,
	WIDTH_COEF,
	WIDTH_MSB,
	WIDTH_RESULT,
	WIDTH_SATURATE_SIGN,
	ZERO_CHAINOUT_OUTPUT_ACLR,
	ZERO_CHAINOUT_OUTPUT_REGISTER,
	ZERO_LOOPBACK_ACLR,
	ZERO_LOOPBACK_OUTPUT_ACLR,
	ZERO_LOOPBACK_OUTPUT_REGISTER,
	ZERO_LOOPBACK_PIPELINE_ACLR,
	ZERO_LOOPBACK_PIPELINE_REGISTER,
	ZERO_LOOPBACK_REGISTER
)
RETURNS (
	chainout_sat_overflow,
	mult0_is_saturated,
	mult1_is_saturated,
	mult2_is_saturated,
	mult3_is_saturated,
	overflow,
	result[WIDTH_RESULT-1..0],
	scanouta[WIDTH_A-1..0],
	scanoutb[WIDTH_B-1..0]
);
