14:18:12
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 14:18:48 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 14:18:49 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 14:18:49 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 14:18:49 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 14:18:50 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 14:18:50 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":26:5:26:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 14:18:51 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 14:18:51 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":8:8:8:13|SB_GB_IO inserted on the port rst_in.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 14:18:53 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFE     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFE         1 use
SB_DFFR         22 uses
SB_DFFS         1 use
SB_LUT4         54 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       2 uses
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 14:18:53 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.3 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 154.77 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.7 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 154.77 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Active-HDL command:
 design create -a Blink_leads_Reset {C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\aldec}; design open -a {C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/aldec/Blink_leads_Reset}; addfile {C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd};designverlibrarysim -L ovi_ice ice 
Unrecognizable name led
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:11:21 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CD638 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":16:13:16:15|Signal rst is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:11:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:11:21 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:11:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:11:23 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:11:23 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":26:5:26:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:11:23 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:11:23 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  54 /        24
   2		0h:00m:00s		    -2.54ns		  54 /        24
   3		0h:00m:00s		    -1.14ns		  55 /        24

   4		0h:00m:00s		    -1.14ns		  55 /        24


   5		0h:00m:00s		    -1.14ns		  53 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:11:25 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                        Arrival           
Instance      Reference      Type       Pin     Net           Time        Slack 
              Clock                                                             
--------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFF     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFF     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFF     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFF     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFF     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFF     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFF     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFF     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFF     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFF     Q       count[9]      0.540       -1.329
================================================================================


Ending Points with Worst Slack
******************************

              Starting                                          Required           
Instance      Reference      Type       Pin     Net             Time         Slack 
              Clock                                                                
-----------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFF     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFF     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFF     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFF     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFF     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFF     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFF     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFF     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFF     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFF     D       count_3[17]     8.063        -1.442
===================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFF      Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFF      D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFF      Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFF      D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFF      Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFF      D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFF      Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFF      D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFF      Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFF      D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFF          24 uses
SB_LUT4         53 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 53 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:11:25 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	54/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.8 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	54/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 165.63 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 93
used logic cells: 54
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 109
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 109
used logic cells: 54
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:16:18 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:16:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:16:18 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:16:18 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:16:19 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:16:20 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":26:5:26:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:16:20 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:16:21 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":8:5:8:10|SB_GB_IO inserted on the port rst_in.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:16:22 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFE     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFE         1 use
SB_DFFR         22 uses
SB_DFFS         1 use
SB_LUT4         54 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       2 uses
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:16:22 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.8 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 154.77 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
pkChip::IsValidIOTilePosition xPos out of range. -1,-1
Design pin: refclk illegally placed at package pin: 5
Global Buffer IO is expected to be placed in specific location
used logic cells: 55
Packing failed due to placement violation!


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.6 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	11/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 154.77 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 121
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 147
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:25:09 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:09 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:11 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:25:11 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":26:5:26:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:25:11 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:25:11 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  54 /        24
   2		0h:00m:00s		    -2.54ns		  54 /        24
   3		0h:00m:00s		    -1.14ns		  55 /        24

   4		0h:00m:00s		    -1.14ns		  55 /        24


   5		0h:00m:00s		    -1.14ns		  53 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":8:5:8:10|SB_GB_IO inserted on the port rst_in.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:25:13 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_LUT4         53 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       2 uses
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 53 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:25:13 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:25:28 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:28 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:25:29 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:25:29 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":26:5:26:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:25:30 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:25:30 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  54 /        24
   2		0h:00m:00s		    -2.54ns		  54 /        24
   3		0h:00m:00s		    -1.14ns		  55 /        24

   4		0h:00m:00s		    -1.14ns		  55 /        24


   5		0h:00m:00s		    -1.14ns		  53 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":8:5:8:10|SB_GB_IO inserted on the port rst_in.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:25:32 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_LUT4         53 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       2 uses
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 53 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 53 = 53 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:25:32 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Blink_Leds_Reset_Implmnt: newer file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	54/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 25.9 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	54/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 159.11 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 122
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 122
used logic cells: 54
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 140
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 140
used logic cells: 54
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 78 
I1212: Iteration  1 :    31 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:31:23 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:31:24 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:31:24 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:31:24 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:31:25 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:31:25 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":26:5:26:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:31:26 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:31:26 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net rst_in_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:31:27 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         54 uses

I/O ports: 4
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:31:27 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 70.6 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	9/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 159.11 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 71.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 118
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 81 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 149
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 149
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 81 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:39:28 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CD126 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":12:4:12:4|Expecting identifier
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:39:28 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:39:28 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:40:18 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:40:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:40:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:40:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:40:20 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:40:20 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":27:5:27:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:40:21 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:40:21 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net led_2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:40:23 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         54 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:40:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.1 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 158.32 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 21:50:21 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CG296 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":23:13:23:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":27:12:27:17|Referenced variable rst_in is not in sensitivity list.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:50:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:50:21 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:50:21 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 21:50:23 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 21:50:23 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":30:5:30:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:50:23 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 21:50:23 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net led_2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 21:50:25 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         54 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 21:50:25 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.8 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 158.32 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:04:09 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:04:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:04:09 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:04:09 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:04:10 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 22:04:11 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":30:5:30:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:04:11 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 22:04:11 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net led_2_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 22:04:12 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         54 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:04:13 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	55/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.9 (sec)

Final Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	55/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 158.32 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 144
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 55
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 166
used logic cells: 55
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:15:34 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CS187 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":62:17:62:18|Expecting <=
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:15:34 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:15:35 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:18:26 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CD415 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":67:5:67:11|Expecting keyword if
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:18:26 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:18:26 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:18:41 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CD415 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":67:5:67:11|Expecting keyword if
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:18:41 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:18:41 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:19:28 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:19:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:19:29 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:19:29 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:19:30 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 22:19:30 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     47   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":57:5:57:6|Found inferred clock led|refclk which controls 47 sequential elements including count_1[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:19:31 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 22:19:31 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@A: BN321 |Found multiple drivers on net led_2 (in view: work.led(rtl)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND.
@E: Net led_2 (in view: work.led(rtl)) has conflicting drivers, the connections are
Connection 1: Direction is (Output ) pin:Q[0] inst:Rst of PrimLib.dff(prim)
Connection 2: Direction is (Output ) port:rst_in of work.led(rtl)
@E: BN314 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":5:8:5:10|Net led_2 (in view: work.led(rtl)) has multiple drivers 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:19:32 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 9 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:21:31 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl
@W: CL240 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":11:8:11:12|Signal led_2 is floating; a simulation mismatch is possible.
@N: CL159 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":8:5:8:10|Input rst_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:21:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:21:31 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:21:31 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:21:32 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 22:21:33 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     47   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":57:5:57:6|Found inferred clock led|refclk which controls 47 sequential elements including count_1[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:21:33 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 22:21:33 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":57:5:57:6|User-specified initial value defined for instance Rst is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.05ns		  99 /        47
   2		0h:00m:00s		    -3.05ns		  99 /        47
   3		0h:00m:00s		    -1.65ns		 100 /        47

   4		0h:00m:00s		    -1.65ns		 100 /        47


   5		0h:00m:00s		    -1.65ns		 100 /        47
   6		0h:00m:00s		    -0.25ns		 100 /        47
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net Rst_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 47 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               47         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 11.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 22:21:35 2018
#


Top view:               led
Requested Frequency:    89.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.971

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         89.5 MHz      76.1 MHz      11.167        13.138        -1.971     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  11.167      -1.971  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.971
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.922
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.901
count[4]      led|refclk     SB_DFFR     Q       count[4]      0.540       -1.837
count[3]      led|refclk     SB_DFFR     Q       count[3]      0.540       -0.200
count[11]     led|refclk     SB_DFFR     Q       count[11]     0.540       1.508 
count[12]     led|refclk     SB_DFFR     Q       count[12]     0.540       1.557 
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       1.557 
count[13]     led|refclk     SB_DFFR     Q       count[13]     0.540       1.578 
count[5]      led|refclk     SB_DFFR     Q       count[5]      0.540       1.606 
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                    Required           
Instance      Reference      Type        Pin     Net                      Time         Slack 
              Clock                                                                          
---------------------------------------------------------------------------------------------
led_0         led|refclk     SB_DFFS     D       Tescht\.un16_count_i     11.062       -1.971
led_1         led|refclk     SB_DFFS     D       Tescht\.un16_count       11.062       -1.908
Rst           led|refclk     SB_DFF      D       Rst_0                    11.062       1.606 
count[4]      led|refclk     SB_DFFR     D       count_3[4]               11.062       1.648 
count[6]      led|refclk     SB_DFFR     D       count_3[6]               11.062       1.648 
count[7]      led|refclk     SB_DFFR     D       count_3[7]               11.062       1.648 
count[8]      led|refclk     SB_DFFR     D       count_3[8]               11.062       1.648 
count[9]      led|refclk     SB_DFFR     D       count_3[9]               11.062       1.648 
count[10]     led|refclk     SB_DFFR     D       count_3[10]              11.062       1.648 
count[11]     led|refclk     SB_DFFR     D       count_3[11]              11.062       1.648 
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.971

    Number of logic level(s):                6
    Starting point:                          count[0] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[0]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                  Net         -        -       1.599     -           5         
count_RNIBH97[1]          SB_LUT4     I0       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.449     2.588       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.959       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.729       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.115       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.486       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.935       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.306       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.706       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.077      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.525      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         13.033      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.983
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.922

    Number of logic level(s):                6
    Starting point:                          count[1] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[1]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[1]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I1       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.400     2.539       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.910       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.309       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.680       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.066       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.437       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.886       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.257       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.657       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.028      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.476      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         12.983      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.089 is 3.128(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.969
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.908

    Number of logic level(s):                6
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[0]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                  Net         -        -       1.599     -           5         
count_RNIBH97[1]          SB_LUT4     I0       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.449     2.588       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.959       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.729       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.115       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.486       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.935       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.306       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.706       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_1_RNO                 SB_LUT4     I0       In      -         11.077      -         
led_1_RNO                 SB_LUT4     O        Out     0.386     11.462      -         
Tescht\.un16_count        Net         -        -       1.507     -           1         
led_1                     SB_DFFS     D        In      -         12.969      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.075 is 3.114(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.901

    Number of logic level(s):                6
    Starting point:                          count[2] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[2]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[2]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I2       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.379     2.518       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.889       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.288       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.659       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.045       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.416       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.865       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.236       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.636       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.007      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.455      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         12.962      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                6
    Starting point:                          count[1] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[1]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[1]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I1       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.400     2.539       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.910       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.309       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.680       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.066       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.437       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.886       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.257       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.657       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_1_RNO                 SB_LUT4     I0       In      -         11.028      -         
led_1_RNO                 SB_LUT4     O        Out     0.386     11.413      -         
Tescht\.un16_count        Net         -        -       1.507     -           1         
led_1                     SB_DFFS     D        In      -         12.920      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.025 is 3.064(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        40 uses
SB_DFF          23 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         98 uses

I/O ports: 5
I/O primitives: 4
SB_GB_IO       1 use
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   47 (3%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 98 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 98 = 98 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:21:35 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	98
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	99
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	30
        CARRY Only       	:	2
        LUT with CARRY   	:	22
    LogicCells                  :	101/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.0 (sec)

Final Design Statistics
    Number of LUTs      	:	99
    Number of DFFs      	:	47
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	40
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	101/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	4/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 157.65 MHz | Target: 89.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 181
used logic cells: 101
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 181
used logic cells: 101
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 145 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 201
used logic cells: 101
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 201
used logic cells: 101
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 145 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:26:33 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CD638 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":18:13:18:15|Signal rst is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.led.rtl
@W: CL240 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":11:8:11:12|Signal led_2 is floating; a simulation mismatch is possible.
@W: CL190 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":31:5:31:6|Optimizing register bit led_1 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":31:5:31:6|Pruning unused register led_1. Make sure that there are no unused intermediate registers.
@W: CL155 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":31:5:31:6|Reset/set on register led_0 tied to a constant
@N: CL159 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":8:5:8:10|Input rst_in is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:26:33 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:26:34 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:26:34 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:26:35 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 22:26:35 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: MO129 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":31:5:31:6|Sequential instance led_0 is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:26:36 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 22:26:36 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 22:26:37 2018
#


Top view:               led
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:26:37 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/1280
    PLBs                        :	1/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3
used logic cells: 1
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:34:50 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CD242 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":81:3:81:5|Expecting ;
@E: CD415 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":84:5:84:7|Expecting keyword if
2 errors parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:34:50 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:34:50 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:36:07 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:36:07 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:36:07 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:36:07 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 22:36:09 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 22:36:09 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     211.7 MHz     4.723         inferred     Autoconstr_clkgroup_0     51   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":58:5:58:6|Found inferred clock led|refclk which controls 51 sequential elements including count_1[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:36:09 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 22:36:10 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":58:5:58:6|User-specified initial value defined for instance Rst is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.05ns		 102 /        51
   2		0h:00m:00s		    -3.05ns		 102 /        51
   3		0h:00m:00s		    -1.65ns		 103 /        51

   4		0h:00m:00s		    -1.65ns		 103 /        51


   5		0h:00m:00s		    -1.65ns		 103 /        51
   6		0h:00m:00s		    -0.60ns		 103 /        51
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net Rst_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               51         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 11.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 22:36:11 2018
#


Top view:               led
Requested Frequency:    89.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.971

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         89.5 MHz      76.1 MHz      11.167        13.138        -1.971     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  11.167      -1.971  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
count[0]       led|refclk     SB_DFFR     Q       count[0]       0.540       -1.971
count[1]       led|refclk     SB_DFFR     Q       count[1]       0.540       -1.922
count[2]       led|refclk     SB_DFFR     Q       count[2]       0.540       -1.901
count[4]       led|refclk     SB_DFFR     Q       count[4]       0.540       -1.837
count[3]       led|refclk     SB_DFFR     Q       count[3]       0.540       -0.200
count[11]      led|refclk     SB_DFFR     Q       count[11]      0.540       1.508 
count[12]      led|refclk     SB_DFFR     Q       count[12]      0.540       1.557 
count[17]      led|refclk     SB_DFFR     Q       count[17]      0.540       1.557 
count_1[1]     led|refclk     SB_DFF      Q       count_1[1]     0.540       1.571 
count[13]      led|refclk     SB_DFFR     Q       count[13]      0.540       1.578 
===================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                    Required           
Instance        Reference      Type        Pin     Net                      Time         Slack 
                Clock                                                                          
-----------------------------------------------------------------------------------------------
led_0           led|refclk     SB_DFFS     D       Tescht\.un16_count_i     11.062       -1.971
led_1           led|refclk     SB_DFFS     D       Tescht\.un16_count       11.062       -1.908
Rst             led|refclk     SB_DFF      D       Rst_0                    11.062       1.571 
count_1[5]      led|refclk     SB_DFF      D       count_3[5]               11.062       1.641 
count_1[9]      led|refclk     SB_DFF      D       count_3_1[9]             11.062       1.641 
count_1[10]     led|refclk     SB_DFF      D       count_3_1[10]            11.062       1.641 
count_1[11]     led|refclk     SB_DFF      D       count_3_1[11]            11.062       1.641 
count_1[12]     led|refclk     SB_DFF      D       count_3_1[12]            11.062       1.641 
count_1[18]     led|refclk     SB_DFF      D       count_3_1[18]            11.062       1.641 
count_1[19]     led|refclk     SB_DFF      D       count_3_1[19]            11.062       1.641 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.971

    Number of logic level(s):                6
    Starting point:                          count[0] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[0]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                  Net         -        -       1.599     -           5         
count_RNIBH97[1]          SB_LUT4     I0       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.449     2.588       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.959       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.729       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.115       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.486       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.935       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.306       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.706       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.077      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.525      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         13.033      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.983
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.922

    Number of logic level(s):                6
    Starting point:                          count[1] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[1]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[1]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I1       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.400     2.539       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.910       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.309       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.680       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.066       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.437       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.886       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.257       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.657       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.028      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.476      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         12.983      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.089 is 3.128(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.969
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.908

    Number of logic level(s):                6
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[0]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                  Net         -        -       1.599     -           5         
count_RNIBH97[1]          SB_LUT4     I0       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.449     2.588       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.959       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.729       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.115       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.486       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.935       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.306       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.706       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_1_RNO                 SB_LUT4     I0       In      -         11.077      -         
led_1_RNO                 SB_LUT4     O        Out     0.386     11.462      -         
Tescht\.un16_count        Net         -        -       1.507     -           1         
led_1                     SB_DFFS     D        In      -         12.969      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.075 is 3.114(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.901

    Number of logic level(s):                6
    Starting point:                          count[2] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[2]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[2]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I2       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.379     2.518       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.889       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.288       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.659       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.045       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.416       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.865       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.236       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.636       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.007      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.455      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         12.962      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                6
    Starting point:                          count[1] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[1]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[1]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I1       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.400     2.539       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.910       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.309       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.680       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.066       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.437       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.886       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.257       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.657       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_1_RNO                 SB_LUT4     I0       In      -         11.028      -         
led_1_RNO                 SB_LUT4     O        Out     0.386     11.413      -         
Tescht\.un16_count        Net         -        -       1.507     -           1         
led_1                     SB_DFFS     D        In      -         12.920      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.025 is 3.064(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        43 uses
SB_DFF          27 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         101 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (3%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 101 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:36:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2736: The terminal led_2_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led_2' pin is infeasible. Ignoring the constraint

Design Statistics after Packing
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	30
        CARRY Only       	:	2
        LUT with CARRY   	:	22
    LogicCells                  :	104/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.2 (sec)

Final Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	104/1280
    PLBs                        :	17/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	5/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 150.59 MHz | Target: 89.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 216
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 216
used logic cells: 104
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 151 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 238
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 238
used logic cells: 104
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 151 
I1212: Iteration  1 :    15 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:58:57 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CS187 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":11:29:11:29|Expecting )
@E: CD200 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":79:4:79:8|Misspelled variable, signal or procedure name?
2 errors parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:58:57 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:58:57 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 22:59:52 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CD242 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":81:3:81:5|Expecting ;
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:59:52 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 22:59:52 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:01:02 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
Post processing for work.led.rtl
@N: CL189 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":73:2:73:3|Register bit led_3 is always 0.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:01:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:01:02 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:01:02 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:01:03 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 23:01:03 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     211.7 MHz     4.723         inferred     Autoconstr_clkgroup_0     51   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|Found inferred clock led|refclk which controls 51 sequential elements including count_1[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:01:04 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 23:01:04 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|User-specified initial value defined for instance Rst is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.05ns		 102 /        51
   2		0h:00m:00s		    -3.05ns		 102 /        51
   3		0h:00m:00s		    -1.65ns		 103 /        51

   4		0h:00m:00s		    -1.65ns		 103 /        51


   5		0h:00m:00s		    -1.65ns		 103 /        51
   6		0h:00m:00s		    -0.60ns		 103 /        51
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net Rst_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               51         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 11.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 23:01:06 2018
#


Top view:               led
Requested Frequency:    89.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.971

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         89.5 MHz      76.1 MHz      11.167        13.138        -1.971     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  11.167      -1.971  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
count[0]       led|refclk     SB_DFFR     Q       count[0]       0.540       -1.971
count[1]       led|refclk     SB_DFFR     Q       count[1]       0.540       -1.922
count[2]       led|refclk     SB_DFFR     Q       count[2]       0.540       -1.901
count[4]       led|refclk     SB_DFFR     Q       count[4]       0.540       -1.837
count[3]       led|refclk     SB_DFFR     Q       count[3]       0.540       -0.200
count[11]      led|refclk     SB_DFFR     Q       count[11]      0.540       1.508 
count[12]      led|refclk     SB_DFFR     Q       count[12]      0.540       1.557 
count[17]      led|refclk     SB_DFFR     Q       count[17]      0.540       1.557 
count_1[1]     led|refclk     SB_DFF      Q       count_1[1]     0.540       1.571 
count[13]      led|refclk     SB_DFFR     Q       count[13]      0.540       1.578 
===================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                    Required           
Instance        Reference      Type        Pin     Net                      Time         Slack 
                Clock                                                                          
-----------------------------------------------------------------------------------------------
led_0           led|refclk     SB_DFFS     D       Tescht\.un16_count_i     11.062       -1.971
led_1           led|refclk     SB_DFFS     D       Tescht\.un16_count       11.062       -1.908
Rst             led|refclk     SB_DFF      D       Rst_0                    11.062       1.571 
count_1[5]      led|refclk     SB_DFF      D       count_3[5]               11.062       1.641 
count_1[9]      led|refclk     SB_DFF      D       count_3_1[9]             11.062       1.641 
count_1[10]     led|refclk     SB_DFF      D       count_3_1[10]            11.062       1.641 
count_1[11]     led|refclk     SB_DFF      D       count_3_1[11]            11.062       1.641 
count_1[12]     led|refclk     SB_DFF      D       count_3_1[12]            11.062       1.641 
count_1[18]     led|refclk     SB_DFF      D       count_3_1[18]            11.062       1.641 
count_1[19]     led|refclk     SB_DFF      D       count_3_1[19]            11.062       1.641 
===============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      13.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.971

    Number of logic level(s):                6
    Starting point:                          count[0] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[0]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                  Net         -        -       1.599     -           5         
count_RNIBH97[1]          SB_LUT4     I0       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.449     2.588       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.959       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.729       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.115       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.486       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.935       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.306       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.706       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.077      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.525      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         13.033      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.138 is 3.177(24.2%) logic and 9.961(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.983
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.922

    Number of logic level(s):                6
    Starting point:                          count[1] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[1]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[1]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I1       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.400     2.539       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.910       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.309       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.680       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.066       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.437       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.886       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.257       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.657       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.028      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.476      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         12.983      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.089 is 3.128(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.969
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.908

    Number of logic level(s):                6
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[0]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                  Net         -        -       1.599     -           5         
count_RNIBH97[1]          SB_LUT4     I0       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.449     2.588       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.959       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.729       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.115       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.486       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.935       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.306       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.706       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_1_RNO                 SB_LUT4     I0       In      -         11.077      -         
led_1_RNO                 SB_LUT4     O        Out     0.386     11.462      -         
Tescht\.un16_count        Net         -        -       1.507     -           1         
led_1                     SB_DFFS     D        In      -         12.969      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.075 is 3.114(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.901

    Number of logic level(s):                6
    Starting point:                          count[2] / Q
    Ending point:                            led_0 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[2]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[2]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I2       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.379     2.518       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.889       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.288       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.659       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.045       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.416       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.865       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.236       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.636       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_0_RNO                 SB_LUT4     I0       In      -         11.007      -         
led_0_RNO                 SB_LUT4     O        Out     0.449     11.455      -         
Tescht\.un16_count_i      Net         -        -       1.507     -           1         
led_0                     SB_DFFS     D        In      -         12.962      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.167
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.062

    - Propagation time:                      12.920
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                6
    Starting point:                          count[1] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
count[1]                  SB_DFFR     Q        Out     0.540     0.540       -         
count[1]                  Net         -        -       1.599     -           4         
count_RNIBH97[1]          SB_LUT4     I1       In      -         2.139       -         
count_RNIBH97[1]          SB_LUT4     O        Out     0.400     2.539       -         
count_RNIBH97[1]          Net         -        -       1.371     -           1         
count_RNIVU39[3]          SB_LUT4     I1       In      -         3.910       -         
count_RNIVU39[3]          SB_LUT4     O        Out     0.400     4.309       -         
Tescht\.un4_countlt10     Net         -        -       1.371     -           1         
count_RNI3T731[9]         SB_LUT4     I0       In      -         5.680       -         
count_RNI3T731[9]         SB_LUT4     O        Out     0.386     6.066       -         
count_RNI3T731[9]         Net         -        -       1.371     -           1         
count_RNIUHB73[21]        SB_LUT4     I0       In      -         7.437       -         
count_RNIUHB73[21]        SB_LUT4     O        Out     0.449     7.886       -         
count_RNIUHB73[21]        Net         -        -       1.371     -           1         
count_RNI0NR07[19]        SB_LUT4     I1       In      -         9.257       -         
count_RNI0NR07[19]        SB_LUT4     O        Out     0.400     9.657       -         
Tescht\.un4_count         Net         -        -       1.371     -           2         
led_1_RNO                 SB_LUT4     I0       In      -         11.028      -         
led_1_RNO                 SB_LUT4     O        Out     0.386     11.413      -         
Tescht\.un16_count        Net         -        -       1.507     -           1         
led_1                     SB_DFFS     D        In      -         12.920      -         
=======================================================================================
Total path delay (propagation time + setup) of 13.025 is 3.064(23.5%) logic and 9.961(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        43 uses
SB_DFF          27 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         101 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   51 (3%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 101 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:01:06 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2736: The terminal led_2_obuf:DOUT0 is not connected to any DFF
W2729: set_io_ff -out constraint specified on 'led_2' pin is infeasible. Ignoring the constraint
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	30
        CARRY Only       	:	2
        LUT with CARRY   	:	22
    LogicCells                  :	104/1280
    PLBs                        :	14/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.8 (sec)

Final Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	104/1280
    PLBs                        :	20/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 150.59 MHz | Target: 89.53 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 198
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 198
used logic cells: 104
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 151 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 231
used logic cells: 104
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 231
used logic cells: 104
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 151 
I1212: Iteration  1 :    12 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:07:11 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CG103 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":79:13:79:13|Expecting expression
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:07:11 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:07:11 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:07:32 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CS187 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":79:10:79:11|Expecting <=
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:07:32 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:07:32 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:07:50 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CS187 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":79:10:79:11|Expecting <=
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:07:50 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:07:50 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:08:40 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CG103 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":79:13:79:13|Expecting expression
1 error parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:08:40 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:08:40 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:21:23 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CD434 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":69:24:69:29|Signal refclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.led.rtl
@W: CL117 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":73:3:73:4|Latch generated from process for signal led_3; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:21:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:21:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:21:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:21:24 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 23:21:24 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: MO129 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":73:3:73:4|Sequential instance led_3 is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     211.7 MHz     4.723         inferred     Autoconstr_clkgroup_0     50   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|Found inferred clock led|refclk which controls 50 sequential elements including count_1[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:21:25 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 23:21:25 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|User-specified initial value defined for instance Rst is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 104 /        50
   2		0h:00m:00s		    -2.54ns		 104 /        50
   3		0h:00m:00s		    -1.50ns		 105 /        50

   4		0h:00m:00s		    -1.50ns		 105 /        50


   5		0h:00m:00s		    -1.50ns		 103 /        50
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net Rst_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               50         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 23:21:27 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
count[0]       led|refclk     SB_DFFR     Q       count[0]       0.540       -1.442
count[6]       led|refclk     SB_DFFR     Q       count[6]       0.540       -1.428
count[7]       led|refclk     SB_DFFR     Q       count[7]       0.540       -1.421
count[1]       led|refclk     SB_DFFR     Q       count[1]       0.540       -1.393
count[8]       led|refclk     SB_DFFR     Q       count[8]       0.540       -1.393
count[16]      led|refclk     SB_DFFR     Q       count[16]      0.540       -1.379
count[2]       led|refclk     SB_DFFR     Q       count[2]       0.540       -1.371
count[15]      led|refclk     SB_DFFR     Q       count[15]      0.540       -1.371
count_1[1]     led|refclk     SB_DFF      Q       count_1[1]     0.540       -1.357
count[17]      led|refclk     SB_DFFR     Q       count[17]      0.540       -1.351
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[11] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[11]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[11]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[11]                      Net         -        -       1.507     -           1         
count[11]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[10] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[10]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[10]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[10]                      Net         -        -       1.507     -           1         
count[10]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[9] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[9]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[9]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[9]                       Net         -        -       1.507     -           1         
count[9]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        43 uses
SB_DFF          26 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         102 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (3%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 102 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:21:27 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	2
        LUT with CARRY   	:	22
    LogicCells                  :	106/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.8 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	106/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 150.59 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 267
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 267
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 252
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 252
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 252
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	2
        LUT with CARRY   	:	22
    LogicCells                  :	106/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.8 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	106/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 150.59 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:35:48 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CD434 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":69:24:69:29|Signal refclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.led.rtl
@W: CL117 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":73:3:73:4|Latch generated from process for signal led_3; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:35:48 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:35:48 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:35:48 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:35:49 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 23:35:50 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: MO129 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":73:3:73:4|Sequential instance led_3 is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     211.7 MHz     4.723         inferred     Autoconstr_clkgroup_0     50   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|Found inferred clock led|refclk which controls 50 sequential elements including count_1[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:35:50 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 23:35:50 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|User-specified initial value defined for instance Rst is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 104 /        50
   2		0h:00m:00s		    -2.54ns		 104 /        50
   3		0h:00m:00s		    -1.50ns		 105 /        50

   4		0h:00m:00s		    -1.50ns		 105 /        50


   5		0h:00m:00s		    -1.50ns		 103 /        50
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net Rst_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               50         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 23:35:52 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
count[0]       led|refclk     SB_DFFR     Q       count[0]       0.540       -1.442
count[6]       led|refclk     SB_DFFR     Q       count[6]       0.540       -1.428
count[7]       led|refclk     SB_DFFR     Q       count[7]       0.540       -1.421
count[1]       led|refclk     SB_DFFR     Q       count[1]       0.540       -1.393
count[8]       led|refclk     SB_DFFR     Q       count[8]       0.540       -1.393
count[16]      led|refclk     SB_DFFR     Q       count[16]      0.540       -1.379
count[2]       led|refclk     SB_DFFR     Q       count[2]       0.540       -1.371
count[15]      led|refclk     SB_DFFR     Q       count[15]      0.540       -1.371
count_1[1]     led|refclk     SB_DFF      Q       count_1[1]     0.540       -1.357
count[17]      led|refclk     SB_DFFR     Q       count[17]      0.540       -1.351
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[11] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[11]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[11]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[11]                      Net         -        -       1.507     -           1         
count[11]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[10] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[10]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[10]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[10]                      Net         -        -       1.507     -           1         
count[10]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[9] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[9]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[9]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[9]                       Net         -        -       1.507     -           1         
count[9]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        43 uses
SB_DFF          26 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         102 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (3%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 102 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:35:52 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sat Jun 23 23:36:19 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.

File Dependency file is up to date.  It will not be rewritten.

VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CD434 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":69:24:69:29|Signal refclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.led.rtl
@W: CL117 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":73:3:73:4|Latch generated from process for signal led_3; possible missing assignment in an if or case statement.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:36:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:36:19 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:36:19 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 23 23:36:20 2018

###########################################################]
Pre-mapping Report

# Sat Jun 23 23:36:20 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: MO129 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":73:3:73:4|Sequential instance led_3 is reduced to a combinational gate by constant propagation.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     211.7 MHz     4.723         inferred     Autoconstr_clkgroup_0     50   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|Found inferred clock led|refclk which controls 50 sequential elements including count_1[24:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:36:21 2018

###########################################################]
Map & Optimize Report

# Sat Jun 23 23:36:21 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":56:5:56:6|User-specified initial value defined for instance Rst is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 104 /        50
   2		0h:00m:00s		    -2.54ns		 104 /        50
   3		0h:00m:00s		    -1.50ns		 105 /        50

   4		0h:00m:00s		    -1.50ns		 105 /        50


   5		0h:00m:00s		    -1.50ns		 103 /        50
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net Rst_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               50         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jun 23 23:36:23 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

               Starting                                          Arrival           
Instance       Reference      Type        Pin     Net            Time        Slack 
               Clock                                                               
-----------------------------------------------------------------------------------
count[0]       led|refclk     SB_DFFR     Q       count[0]       0.540       -1.442
count[6]       led|refclk     SB_DFFR     Q       count[6]       0.540       -1.428
count[7]       led|refclk     SB_DFFR     Q       count[7]       0.540       -1.421
count[1]       led|refclk     SB_DFFR     Q       count[1]       0.540       -1.393
count[8]       led|refclk     SB_DFFR     Q       count[8]       0.540       -1.393
count[16]      led|refclk     SB_DFFR     Q       count[16]      0.540       -1.379
count[2]       led|refclk     SB_DFFR     Q       count[2]       0.540       -1.371
count[15]      led|refclk     SB_DFFR     Q       count[15]      0.540       -1.371
count_1[1]     led|refclk     SB_DFF      Q       count_1[1]     0.540       -1.357
count[17]      led|refclk     SB_DFFR     Q       count[17]      0.540       -1.351
===================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[11] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[11]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[11]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[11]                      Net         -        -       1.507     -           1         
count[11]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[10] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[10]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[10]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[10]                      Net         -        -       1.507     -           1         
count[10]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[9] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[9]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[9]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[9]                       Net         -        -       1.507     -           1         
count[9]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        43 uses
SB_DFF          26 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         102 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   50 (3%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 102 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 23 23:36:23 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	104
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	2
        LUT with CARRY   	:	22
    LogicCells                  :	106/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 37.1 (sec)

Final Design Statistics
    Number of LUTs      	:	104
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	43
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	106/1280
    PLBs                        :	16/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 150.59 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 263
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 263
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 263
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 263
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 271
used logic cells: 106
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 271
used logic cells: 106
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    48 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sun Jun 24 00:14:40 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@E: CD541 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":13:8:13:12|Expecting ;
@E: CG103 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":14:4:14:4|Expecting expression
@W: CG234 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":56:4:56:8|Duplicate definition of reset
2 errors parsing file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 24 00:14:40 2018

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 24 00:14:40 2018

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 9 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Blink_Leds_Reset_syn.prj" -log "Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sun Jun 24 00:15:29 2018

#Implementation: Blink_Leds_Reset_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
@W: CG234 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":56:4:56:8|Duplicate definition of reset
VHDL syntax check successful!
@N: CD630 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Synthesizing work.led.rtl.
@W: CD434 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":73:24:73:29|Signal refclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.led.rtl
@W: CL169 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":60:5:60:6|Pruning unused register Rst_3. Make sure that there are no unused intermediate registers.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:30 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level
@N: NF107 :"C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd":5:8:5:10|Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:31 2018

###########################################################]
Pre-mapping Report

# Sun Jun 24 00:15:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt 
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

@W: MT529 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":33:5:33:6|Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 24 00:15:32 2018

###########################################################]
Map & Optimize Report

# Sun Jun 24 00:15:32 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N: FX1016 :"c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd":7:5:7:10|SB_GB_IO inserted on the port refclk.
@N: FX1017 :|SB_GB inserted on the net led_3_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
@K:CKID0001       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Jun 24 00:15:33 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: led|refclk
====================================



Starting Points with Worst Slack
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


Ending Points with Worst Slack
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
Resource Usage Report for led 

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         54 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 24 00:15:33 2018

###########################################################]


Synthesis exit by 0.
Current Implementation Blink_Leds_Reset_Implmnt its sbt path: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf " "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist" "-pVQ100" -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.edf...
start to read sdc/scf file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
sdc_reader OK C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/Blink_Leds_Reset.scf
Stored edif netlist at C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led...

write Timing Constraint to C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: led

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --outdir C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led
SDC file             - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	54
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	55
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	20
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	56/1280
    PLBs                        :	8/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 84.9 (sec)

Final Design Statistics
    Number of LUTs      	:	55
    Number of DFFs      	:	24
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	56/1280
    PLBs                        :	10/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	6/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: led|refclk | Frequency: 159.11 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 85.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 56
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 134
used logic cells: 56
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name led


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 56
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 56
Translating sdc file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc...
Translated sdc file is C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --outdir "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router" --sdf_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc --outdir C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\router --sdf_file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design led
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 82 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design led
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v" --vhdl "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd" --lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --out-sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.v
Writing C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt/sbt/outputs/simulation_netlist\led_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc" --sdf-file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf" --report-file "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\netlister\led_sbt.sdc --sdf-file C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\simulation_netlist\led_sbt.sdf --report-file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\sbt\outputs\timer\led_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --device_name iCE40HX1K --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\netlist\oadb-led" --package VQ100 --outdir "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\placer\led_pl.sdc" --dst_sdc_file "C:/Projekte/Software/Eigene_Software/embedded_software/Tutorials/VHDL/Blink_Leds+Reset/Blink_Leds_Reset/Blink_Leds_Reset_Implmnt\sbt\outputs\packer\led_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 175
used logic cells: 56
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
00:24:23
