Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb 11 17:16:44 2021
| Host         : LAPTOP-G8QFLMSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PGCD_uart_control_sets_placed.rpt
| Design       : PGCD_uart
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           27 |
| Yes          | No                    | No                     |              80 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             135 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------+-----------------------+------------------+----------------+
|     Clock Signal     |            Enable Signal           |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+------------------------------------+-----------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | snd/shift[0]_i_1_n_0               | LED_OBUF[0]           |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG | rcv/nbbits[3]_i_2__0_n_0           | rcv/nbbits[3]_i_1_n_0 |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                    | snd/cnt[9]_i_1__0_n_0 |                2 |              5 |
|  CLK100MHZ_IBUF_BUFG | snd/shift1_in[0]                   | LED_OBUF[0]           |                3 |              7 |
|  CLK100MHZ_IBUF_BUFG | rcv/dat[7]_i_1_n_0                 |                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | rcv/shift0                         |                       |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG | rcv/E[0]                           | LED_OBUF[0]           |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG | snd/write_index0                   | LED_OBUF[0]           |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1152_1215_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1216_1279_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1088_1151_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1536_1599_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1344_1407_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1728_1791_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1472_1535_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1600_1663_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_128_191_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1664_1727_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1408_1471_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1856_1919_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1792_1855_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_256_319_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_192_255_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1984_2047_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_320_383_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1920_1983_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_448_511_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_704_767_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_512_575_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_640_703_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_64_127_0_2_i_1_n_0    |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_384_447_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_576_639_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_960_1023_0_2_i_1_n_0  |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_768_831_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_896_959_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/n_elements[0]_i_1_n_0          | LED_OBUF[0]           |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_832_895_0_2_i_1_n_0   |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_0_63_0_2_i_1_n_0      |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1280_1343_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG | snd/FIFO_reg_1024_1087_0_2_i_1_n_0 |                       |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG |                                    |                       |               10 |             22 |
|  CLK100MHZ_IBUF_BUFG | snd/read_index[0]_i_1_n_0          | LED_OBUF[0]           |                8 |             28 |
|  CLK100MHZ_IBUF_BUFG | PGCD_ENGINE/B[31]_i_1_n_0          |                       |                6 |             32 |
|  CLK100MHZ_IBUF_BUFG | PGCD_ENGINE/A[31]_i_1_n_0          |                       |               11 |             32 |
|  CLK100MHZ_IBUF_BUFG | rcv/pack_from_uart_en_reg[5][0]    | LED_OBUF[0]           |               23 |             64 |
|  CLK100MHZ_IBUF_BUFG |                                    | LED_OBUF[0]           |               25 |             93 |
+----------------------+------------------------------------+-----------------------+------------------+----------------+


