<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='481' type='void llvm::SITargetLowering::allocateSpecialInputVGPRsFixed(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1004' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1899' ll='1910' type='void llvm::SITargetLowering::allocateSpecialInputVGPRsFixed(llvm::CCState &amp; CCInfo, llvm::MachineFunction &amp; MF, const llvm::SIRegisterInfo &amp; TRI, llvm::SIMachineFunctionInfo &amp; Info) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2275' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1898'>/// Allocate implicit function VGPR arguments in fixed registers.</doc>
