

================================================================
== Vivado HLS Report for 'ethernet_mux'
================================================================
* Date:           Fri Mar  3 10:27:25 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Ethernet_MUX
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     0.000|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P(i128* %sync_data_in_V_data_V, i1* %sync_data_in_V_user_V, i16* %sync_data_in_V_keep_V, i1* %sync_data_in_V_last_V, i32 1)" [Ethernet_MUX/ethernet_mux.cpp:34]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [Ethernet_MUX/ethernet_mux.cpp:34]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P(i128* %ether_mux_data_in_V_data_V, i1* %ether_mux_data_in_V_user_V, i16* %ether_mux_data_in_V_keep_V, i1* %ether_mux_data_in_V_last_V, i32 1)" [Ethernet_MUX/ethernet_mux.cpp:37]   --->   Operation 5 'nbreadreq' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %3, label %4" [Ethernet_MUX/ethernet_mux.cpp:37]   --->   Operation 6 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P(i128* %mgmt_data_in_V_data_V, i1* %mgmt_data_in_V_user_V, i16* %mgmt_data_in_V_keep_V, i1* %mgmt_data_in_V_last_V, i32 1)" [Ethernet_MUX/ethernet_mux.cpp:42]   --->   Operation 7 'nbreadreq' 'tmp_2' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge" [Ethernet_MUX/ethernet_mux.cpp:42]   --->   Operation 8 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_3 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %mgmt_data_in_V_data_V, i1* %mgmt_data_in_V_user_V, i16* %mgmt_data_in_V_keep_V, i1* %mgmt_data_in_V_last_V)" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 9 'read' 'empty_3' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 0" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 10 'extractvalue' 'tmp_data_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_user_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 1" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 11 'extractvalue' 'tmp_user_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_keep_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 2" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 12 'extractvalue' 'tmp_keep_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i128, i1, i16, i1 } %empty_3, 3" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 13 'extractvalue' 'tmp_last_V_2' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_2 = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %ether_mux_data_in_V_data_V, i1* %ether_mux_data_in_V_user_V, i16* %ether_mux_data_in_V_keep_V, i1* %ether_mux_data_in_V_last_V)" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 14 'read' 'empty_2' <Predicate = (!tmp & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 0" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 15 'extractvalue' 'tmp_data_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_user_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 1" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 16 'extractvalue' 'tmp_user_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 2" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 17 'extractvalue' 'tmp_keep_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue { i128, i1, i16, i1 } %empty_2, 3" [Ethernet_MUX/ethernet_mux.cpp:38]   --->   Operation 18 'extractvalue' 'tmp_last_V_1' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call { i128, i1, i16, i1 } @_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P(i128* %sync_data_in_V_data_V, i1* %sync_data_in_V_user_V, i16* %sync_data_in_V_keep_V, i1* %sync_data_in_V_last_V)" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 19 'read' 'empty' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i128, i1, i16, i1 } %empty, 0" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 20 'extractvalue' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i128, i1, i16, i1 } %empty, 1" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 21 'extractvalue' 'tmp_user_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i128, i1, i16, i1 } %empty, 2" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 22 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i128, i1, i16, i1 } %empty, 3" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 23 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %ether_mux_data_in_V_data_V), !map !34"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ether_mux_data_in_V_user_V), !map !40"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ether_mux_data_in_V_keep_V), !map !44"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ether_mux_data_in_V_last_V), !map !48"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %sync_data_in_V_data_V), !map !52"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_in_V_user_V), !map !56"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %sync_data_in_V_keep_V), !map !60"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sync_data_in_V_last_V), !map !64"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %mgmt_data_in_V_data_V), !map !68"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_in_V_user_V), !map !72"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %mgmt_data_in_V_keep_V), !map !76"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mgmt_data_in_V_last_V), !map !80"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %eth_data_out_V_data_V), !map !84"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_out_V_user_V), !map !88"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %eth_data_out_V_keep_V), !map !92"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %eth_data_out_V_last_V), !map !96"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %ptp_tag_filed_out_V), !map !100"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @ethernet_mux_str) nounwind"   --->   Operation 41 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:26]   --->   Operation 42 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:27]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ether_mux_data_in_V_data_V, i1* %ether_mux_data_in_V_user_V, i16* %ether_mux_data_in_V_keep_V, i1* %ether_mux_data_in_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:28]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %mgmt_data_in_V_data_V, i1* %mgmt_data_in_V_user_V, i16* %mgmt_data_in_V_keep_V, i1* %mgmt_data_in_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:29]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %sync_data_in_V_data_V, i1* %sync_data_in_V_user_V, i16* %sync_data_in_V_keep_V, i1* %sync_data_in_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:30]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [Ethernet_MUX/ethernet_mux.cpp:31]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, i128 %tmp_data_V_2, i1 %tmp_user_V_2, i16 %tmp_keep_V_2, i1 %tmp_last_V_2)" [Ethernet_MUX/ethernet_mux.cpp:43]   --->   Operation 48 'write' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %ptp_tag_filed_out_V, i16 0)" [Ethernet_MUX/ethernet_mux.cpp:44]   --->   Operation 49 'write' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %._crit_edge" [Ethernet_MUX/ethernet_mux.cpp:45]   --->   Operation 50 'br' <Predicate = (!tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 51 'br' <Predicate = (!tmp & !tmp_1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, i128 %tmp_data_V_1, i1 %tmp_user_V_1, i16 %tmp_keep_V_1, i1 %tmp_last_V_1)" [Ethernet_MUX/ethernet_mux.cpp:40]   --->   Operation 52 'write' <Predicate = (!tmp & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %ptp_tag_filed_out_V, i16 0)" [Ethernet_MUX/ethernet_mux.cpp:41]   --->   Operation 53 'write' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %6" [Ethernet_MUX/ethernet_mux.cpp:42]   --->   Operation 54 'br' <Predicate = (!tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 55 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P(i128* %eth_data_out_V_data_V, i1* %eth_data_out_V_user_V, i16* %eth_data_out_V_keep_V, i1* %eth_data_out_V_last_V, i128 %tmp_data_V, i1 %tmp_user_V, i16 %tmp_keep_V, i1 %tmp_last_V)" [Ethernet_MUX/ethernet_mux.cpp:35]   --->   Operation 56 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %ptp_tag_filed_out_V, i16 5)" [Ethernet_MUX/ethernet_mux.cpp:36]   --->   Operation 57 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %7" [Ethernet_MUX/ethernet_mux.cpp:37]   --->   Operation 58 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [Ethernet_MUX/ethernet_mux.cpp:46]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ ether_mux_data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ether_mux_data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ether_mux_data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ether_mux_data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sync_data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sync_data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sync_data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sync_data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mgmt_data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mgmt_data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mgmt_data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mgmt_data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eth_data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eth_data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eth_data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eth_data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ptp_tag_filed_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                (nbreadreq    ) [ 011]
br_ln34            (br           ) [ 000]
tmp_1              (nbreadreq    ) [ 011]
br_ln37            (br           ) [ 000]
tmp_2              (nbreadreq    ) [ 011]
br_ln42            (br           ) [ 000]
empty_3            (read         ) [ 000]
tmp_data_V_2       (extractvalue ) [ 011]
tmp_user_V_2       (extractvalue ) [ 011]
tmp_keep_V_2       (extractvalue ) [ 011]
tmp_last_V_2       (extractvalue ) [ 011]
empty_2            (read         ) [ 000]
tmp_data_V_1       (extractvalue ) [ 011]
tmp_user_V_1       (extractvalue ) [ 011]
tmp_keep_V_1       (extractvalue ) [ 011]
tmp_last_V_1       (extractvalue ) [ 011]
empty              (read         ) [ 000]
tmp_data_V         (extractvalue ) [ 011]
tmp_user_V         (extractvalue ) [ 011]
tmp_keep_V         (extractvalue ) [ 011]
tmp_last_V         (extractvalue ) [ 011]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
spectopmodule_ln0  (spectopmodule) [ 000]
specpipeline_ln26  (specpipeline ) [ 000]
specinterface_ln27 (specinterface) [ 000]
specinterface_ln28 (specinterface) [ 000]
specinterface_ln29 (specinterface) [ 000]
specinterface_ln30 (specinterface) [ 000]
specinterface_ln31 (specinterface) [ 000]
write_ln43         (write        ) [ 000]
write_ln44         (write        ) [ 000]
br_ln45            (br           ) [ 000]
br_ln0             (br           ) [ 000]
write_ln40         (write        ) [ 000]
write_ln41         (write        ) [ 000]
br_ln42            (br           ) [ 000]
br_ln0             (br           ) [ 000]
write_ln35         (write        ) [ 000]
write_ln36         (write        ) [ 000]
br_ln37            (br           ) [ 000]
ret_ln46           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ether_mux_data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ether_mux_data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ether_mux_data_in_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ether_mux_data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ether_mux_data_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ether_mux_data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ether_mux_data_in_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ether_mux_data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sync_data_in_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sync_data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sync_data_in_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sync_data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sync_data_in_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sync_data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sync_data_in_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sync_data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mgmt_data_in_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mgmt_data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mgmt_data_in_V_user_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mgmt_data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mgmt_data_in_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mgmt_data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mgmt_data_in_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mgmt_data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="eth_data_out_V_data_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="eth_data_out_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="eth_data_out_V_keep_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="eth_data_out_V_last_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ptp_tag_filed_out_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptp_tag_filed_out_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_mux_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i1P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="0" index="3" bw="16" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_1_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="16" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_2_nbreadreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="16" slack="0"/>
<pin id="101" dir="0" index="4" bw="1" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_3_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="146" slack="0"/>
<pin id="112" dir="0" index="1" bw="128" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="0" index="3" bw="16" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="1" index="5" bw="146" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="146" slack="0"/>
<pin id="124" dir="0" index="1" bw="128" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="1" index="5" bw="146" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="empty_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="146" slack="0"/>
<pin id="136" dir="0" index="1" bw="128" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="0" index="3" bw="16" slack="0"/>
<pin id="139" dir="0" index="4" bw="1" slack="0"/>
<pin id="140" dir="1" index="5" bw="146" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="16" slack="0"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="128" slack="1"/>
<pin id="153" dir="0" index="6" bw="1" slack="1"/>
<pin id="154" dir="0" index="7" bw="16" slack="1"/>
<pin id="155" dir="0" index="8" bw="1" slack="1"/>
<pin id="156" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/2 write_ln40/2 write_ln35/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/2 write_ln41/2 write_ln36/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_data_V_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="146" slack="0"/>
<pin id="173" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_user_V_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="146" slack="0"/>
<pin id="177" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_2/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_keep_V_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="146" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_last_V_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="146" slack="0"/>
<pin id="185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_data_V_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="146" slack="0"/>
<pin id="189" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_user_V_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="146" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_keep_V_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="146" slack="0"/>
<pin id="197" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_last_V_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="146" slack="0"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="146" slack="0"/>
<pin id="205" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_user_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="146" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_keep_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="146" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_last_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="146" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_data_V_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="128" slack="1"/>
<pin id="233" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="tmp_user_V_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_keep_V_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="1"/>
<pin id="243" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_last_V_2_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_data_V_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="128" slack="1"/>
<pin id="253" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_user_V_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp_keep_V_1_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="1"/>
<pin id="263" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_last_V_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_data_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="128" slack="1"/>
<pin id="273" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="tmp_user_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_keep_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="1"/>
<pin id="283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_last_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="108"><net_src comp="22" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="10" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="167"><net_src comp="62" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="110" pin="5"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="110" pin="5"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="110" pin="5"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="110" pin="5"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="122" pin="5"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="122" pin="5"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="122" pin="5"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="122" pin="5"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="134" pin="5"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="134" pin="5"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="134" pin="5"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="134" pin="5"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="68" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="82" pin="6"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="96" pin="6"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="171" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="239"><net_src comp="175" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="244"><net_src comp="179" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="146" pin=7"/></net>

<net id="249"><net_src comp="183" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="254"><net_src comp="187" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="259"><net_src comp="191" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="264"><net_src comp="195" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="146" pin=7"/></net>

<net id="269"><net_src comp="199" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="274"><net_src comp="203" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="279"><net_src comp="207" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="284"><net_src comp="211" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="146" pin=7"/></net>

<net id="289"><net_src comp="215" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="146" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eth_data_out_V_data_V | {2 }
	Port: eth_data_out_V_user_V | {2 }
	Port: eth_data_out_V_keep_V | {2 }
	Port: eth_data_out_V_last_V | {2 }
	Port: ptp_tag_filed_out_V | {2 }
 - Input state : 
	Port: ethernet_mux : ether_mux_data_in_V_data_V | {1 }
	Port: ethernet_mux : ether_mux_data_in_V_user_V | {1 }
	Port: ethernet_mux : ether_mux_data_in_V_keep_V | {1 }
	Port: ethernet_mux : ether_mux_data_in_V_last_V | {1 }
	Port: ethernet_mux : sync_data_in_V_data_V | {1 }
	Port: ethernet_mux : sync_data_in_V_user_V | {1 }
	Port: ethernet_mux : sync_data_in_V_keep_V | {1 }
	Port: ethernet_mux : sync_data_in_V_last_V | {1 }
	Port: ethernet_mux : mgmt_data_in_V_data_V | {1 }
	Port: ethernet_mux : mgmt_data_in_V_user_V | {1 }
	Port: ethernet_mux : mgmt_data_in_V_keep_V | {1 }
	Port: ethernet_mux : mgmt_data_in_V_last_V | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|
| Operation|    Functional Unit    |
|----------|-----------------------|
|          |  tmp_nbreadreq_fu_68  |
| nbreadreq| tmp_1_nbreadreq_fu_82 |
|          | tmp_2_nbreadreq_fu_96 |
|----------|-----------------------|
|          |  empty_3_read_fu_110  |
|   read   |  empty_2_read_fu_122  |
|          |   empty_read_fu_134   |
|----------|-----------------------|
|   write  |    grp_write_fu_146   |
|          |    grp_write_fu_162   |
|----------|-----------------------|
|          |  tmp_data_V_2_fu_171  |
|          |  tmp_user_V_2_fu_175  |
|          |  tmp_keep_V_2_fu_179  |
|          |  tmp_last_V_2_fu_183  |
|          |  tmp_data_V_1_fu_187  |
|extractvalue|  tmp_user_V_1_fu_191  |
|          |  tmp_keep_V_1_fu_195  |
|          |  tmp_last_V_1_fu_199  |
|          |   tmp_data_V_fu_203   |
|          |   tmp_user_V_fu_207   |
|          |   tmp_keep_V_fu_211   |
|          |   tmp_last_V_fu_215   |
|----------|-----------------------|
|   Total  |                       |
|----------|-----------------------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    tmp_1_reg_223   |    1   |
|    tmp_2_reg_227   |    1   |
|tmp_data_V_1_reg_251|   128  |
|tmp_data_V_2_reg_231|   128  |
| tmp_data_V_reg_271 |   128  |
|tmp_keep_V_1_reg_261|   16   |
|tmp_keep_V_2_reg_241|   16   |
| tmp_keep_V_reg_281 |   16   |
|tmp_last_V_1_reg_266|    1   |
|tmp_last_V_2_reg_246|    1   |
| tmp_last_V_reg_286 |    1   |
|     tmp_reg_219    |    1   |
|tmp_user_V_1_reg_256|    1   |
|tmp_user_V_2_reg_236|    1   |
| tmp_user_V_reg_276 |    1   |
+--------------------+--------+
|        Total       |   441  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_146 |  p5  |   3  |  128 |   384  ||    15   |
| grp_write_fu_146 |  p6  |   3  |   1  |    3   ||    15   |
| grp_write_fu_146 |  p7  |   3  |  16  |   48   ||    15   |
| grp_write_fu_146 |  p8  |   3  |   1  |    3   ||    15   |
| grp_write_fu_162 |  p2  |   2  |   4  |    8   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   446  ||  3.355  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   60   |
|  Register |    -   |   441  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   441  |   60   |
+-----------+--------+--------+--------+
