// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "05/06/2024 20:42:14"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module conv (
	clk,
	rstn,
	start,
	dataX,
	sizeX,
	memX_addr,
	dataY,
	sizeY,
	memY_addr,
	dataZ,
	memZ_addr,
	writeZ,
	busy_out,
	done_out);
input 	clk;
input 	rstn;
input 	start;
input 	[7:0] dataX;
input 	[4:0] sizeX;
output 	[4:0] memX_addr;
input 	[7:0] dataY;
input 	[4:0] sizeY;
output 	[4:0] memY_addr;
output 	[15:0] dataZ;
output 	[5:0] memZ_addr;
output 	writeZ;
output 	busy_out;
output 	done_out;

// Design Ports Information
// memX_addr[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memX_addr[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memX_addr[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memX_addr[3]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memX_addr[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[2]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memY_addr[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[3]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[4]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[6]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[7]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[8]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[10]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[11]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[12]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[13]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[14]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataZ[15]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memZ_addr[5]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeZ	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busy_out	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done_out	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rstn	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeX[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeX[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeX[2]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeX[1]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeX[0]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sizeY[4]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[3]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[5]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataX[7]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[0]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[6]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataY[7]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~8 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~9 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~10 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~11 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~12 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~13 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~14 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~15 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~16 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~17 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~18 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~19 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~20 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~21 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~22 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~23 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~24 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~25 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~26 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~27 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~28 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~29 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~30 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~31 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~32 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~33 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~34 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~35 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~36 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~37 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~38 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~39 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~40 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~41 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~42 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~43 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~44 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~45 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~46 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~47 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~48 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~49 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~50 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~51 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~52 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~53 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~54 ;
wire \dataZ_block_reg|conv_dataZ_multiplier|Mult0~55 ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \jBlock|conv_cntr_adder|Add0~17_sumout ;
wire \iBlock|conv_cntr_adder|Add0~17_sumout ;
wire \rstn~input_o ;
wire \start~input_o ;
wire \sizeX[2]~input_o ;
wire \iBlock|conv_cntr_adder|Add0~18 ;
wire \iBlock|conv_cntr_adder|Add0~13_sumout ;
wire \~GND~combout ;
wire \FSM|memZ_addr_en_o~0_combout ;
wire \sizeY[2]~input_o ;
wire \iBlock|conv_cntr_adder|Add0~14 ;
wire \iBlock|conv_cntr_adder|Add0~9_sumout ;
wire \comparator_I_sizeY|LessThan0~4_combout ;
wire \iBlock|conv_cntr_adder|Add0~10 ;
wire \iBlock|conv_cntr_adder|Add0~5_sumout ;
wire \iBlock|conv_cntr_adder|Add0~6 ;
wire \iBlock|conv_cntr_adder|Add0~1_sumout ;
wire \sizeY[3]~input_o ;
wire \sizeY[4]~input_o ;
wire \comparator_I_sizeY|LessThan0~2_combout ;
wire \comparator_I_sizeY|LessThan0~0_combout ;
wire \sizeY[0]~input_o ;
wire \iBlock|c_nxt_out[0]~2_combout ;
wire \sizeY[1]~input_o ;
wire \iBlock|c_nxt_out[1]~1_combout ;
wire \comparator_I_sizeY|LessThan0~3_combout ;
wire \FSM|WideOr7~combout ;
wire \FSM|i_en_o~q ;
wire \iBlock|conv_cntr_register|data_o[5]~0_combout ;
wire \comparator_I_sizeY|LessThan0~1_combout ;
wire \FSM|Selector1~1_combout ;
wire \FSM|j_clr_o~q ;
wire \FSM|selK_o~q ;
wire \FSM|Selector7~0_combout ;
wire \sizeX[3]~input_o ;
wire \jBlock|c_nxt_out[4]~0_combout ;
wire \sizeX[4]~input_o ;
wire \jBlock|conv_cntr_adder|Add0~18 ;
wire \jBlock|conv_cntr_adder|Add0~14 ;
wire \jBlock|conv_cntr_adder|Add0~9_sumout ;
wire \jBlock|conv_cntr_adder|Add0~10 ;
wire \jBlock|conv_cntr_adder|Add0~5_sumout ;
wire \jBlock|conv_cntr_adder|Add0~6 ;
wire \jBlock|conv_cntr_adder|Add0~1_sumout ;
wire \jBlock|c_nxt_out[4]~1_combout ;
wire \jBlock|c_nxt_out[3]~2_combout ;
wire \comparator_J_sizeX|LessThan0~0_combout ;
wire \sizeX[1]~input_o ;
wire \jBlock|c_nxt_out[0]~5_combout ;
wire \sizeX[0]~input_o ;
wire \jBlock|c_nxt_out[1]~4_combout ;
wire \jBlock|c_nxt_out[2]~3_combout ;
wire \comparator_J_sizeX|LessThan0~1_combout ;
wire \comparator_J_sizeX|LessThan0~4_combout ;
wire \FSM|Selector6~0_combout ;
wire \FSM|selY_o~q ;
wire \FSM|state.S12~q ;
wire \FSM|dataZ_en_o~0_combout ;
wire \comparator_I_sizeX|LessThan0~0_combout ;
wire \comparator_I_sizeX|LessThan0~3_combout ;
wire \comparator_I_sizeX|LessThan0~2_combout ;
wire \comparator_I_sizeX|LessThan0~1_combout ;
wire \FSM|WideOr6~combout ;
wire \FSM|j_en_o~q ;
wire \jBlock|conv_cntr_register|data_o[7]~0_combout ;
wire \jBlock|conv_cntr_adder|Add0~13_sumout ;
wire \comparator_J_valid|LessThan0~1_combout ;
wire \comparator_J_valid|LessThan0~0_combout ;
wire \comp_j_valid~0_combout ;
wire \comp_j_valid~1_combout ;
wire \jBlock|c_nxt_out[4]~6_combout ;
wire \comparator_J_sizeX|LessThan0~2_combout ;
wire \FSM|Selector2~0_combout ;
wire \FSM|state.S4~q ;
wire \FSM|state.S5~q ;
wire \FSM|state.S6~q ;
wire \FSM|Selector3~0_combout ;
wire \FSM|Selector3~1_combout ;
wire \FSM|state.S7~q ;
wire \FSM|state.S8~q ;
wire \FSM|Selector1~0_combout ;
wire \FSM|Selector4~0_combout ;
wire \FSM|selI_o~q ;
wire \iBlock|c_nxt_out[2]~0_combout ;
wire \comparator_I_sizeX|LessThan0~4_combout ;
wire \FSM|Selector5~0_combout ;
wire \FSM|selJ_o~q ;
wire \comparator_J_sizeX|LessThan0~3_combout ;
wire \FSM|Selector7~1_combout ;
wire \FSM|state.S14~q ;
wire \FSM|state.S15~q ;
wire \FSM|Selector8~0_combout ;
wire \FSM|Selector8~1_combout ;
wire \FSM|state.S16~q ;
wire \FSM|state.S17~q ;
wire \FSM|Selector0~0_combout ;
wire \FSM|state.S1~q ;
wire \FSM|next.S2~0_combout ;
wire \FSM|i_clr_o~q ;
wire \FSM|memY_addr_en_o~0_combout ;
wire \FSM|memX_addr_en_o~q ;
wire \memX_addr_block_reg|data_o~0_combout ;
wire \memX_addr_block_reg|data_o[4]~1_combout ;
wire \memX_addr_block_reg|data_o~2_combout ;
wire \memX_addr_block_reg|data_o~3_combout ;
wire \memX_addr_block_reg|data_o~4_combout ;
wire \memX_addr_block_reg|data_o~5_combout ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~1_sumout ;
wire \kBlock|conv_cntr_mux2to1|data_o[0]~0_combout ;
wire \FSM|k_en_o~0_combout ;
wire \FSM|k_en_o~q ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~2 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~3 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~5_sumout ;
wire \kBlock|conv_cntr_subtractor_reg|Add0~0_combout ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~6 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~7 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~9_sumout ;
wire \kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ;
wire \kBlock|conv_cntr_subtractor_reg|Add0~1_combout ;
wire \kBlock|conv_cntr_subtractor_reg|Add0~2_combout ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~10 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~11 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~13_sumout ;
wire \kBlock|conv_cntr_mux2to1|data_o[3]~2_combout ;
wire \kBlock|conv_cntr_subtractor_reg|Add0~3_combout ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~14 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~15 ;
wire \memY_addr_block_reg|conv_memY_sub|Add0~17_sumout ;
wire \kBlock|conv_cntr_subtractor_reg|Add0~4_combout ;
wire \dataX[0]~input_o ;
wire \dataX[1]~input_o ;
wire \dataX[2]~input_o ;
wire \dataX[3]~input_o ;
wire \dataX[4]~input_o ;
wire \dataX[5]~input_o ;
wire \dataX[6]~input_o ;
wire \dataX[7]~input_o ;
wire \dataY[0]~input_o ;
wire \dataY[1]~input_o ;
wire \dataY[2]~input_o ;
wire \dataY[3]~input_o ;
wire \dataY[4]~input_o ;
wire \dataY[5]~input_o ;
wire \dataY[6]~input_o ;
wire \dataY[7]~input_o ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~1_sumout ;
wire \FSM|dataZ_en_o~q ;
wire \FSM|dataZ_clr_o~0_combout ;
wire \FSM|dataZ_clr_o~q ;
wire \dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~2 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~5_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~6 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~9_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~10 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~13_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~14 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~17_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~18 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~21_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~22 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~25_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~26 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~29_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~30 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~33_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~34 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~37_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~38 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~41_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~42 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~45_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~46 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~49_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~50 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~53_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~54 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~57_sumout ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~58 ;
wire \dataZ_block_reg|conv_dataZ_adder|Add0~61_sumout ;
wire \FSM|memZ_addr_en_o~q ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o~2_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o~5_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE_q ;
wire \memZ_addr_block_reg|A_plus_B|Add0~0_combout ;
wire \memZ_addr_block_reg|A_plus_B_register|data_o~6_combout ;
wire \FSM|writeZ_o~0_combout ;
wire \FSM|writeZ_o~q ;
wire \FSM|WideOr5~0_combout ;
wire \FSM|WideOr5~combout ;
wire \FSM|busy_o~q ;
wire \FSM|done_o~q ;
wire [4:0] \kBlock|conv_cntr_subtractor_reg|A_sub_B_o ;
wire [7:0] \memX_addr_block_reg|data_o ;
wire [15:0] \dataZ_block_reg|conv_dataZ_register|data_o ;
wire [7:0] \jBlock|conv_cntr_register|data_o ;
wire [5:0] \memZ_addr_block_reg|A_plus_B_register|data_o ;
wire [7:0] \memY_addr_block_reg|conv_memY_register|data_o ;
wire [15:0] \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o ;
wire [7:0] \iBlock|conv_cntr_register|data_o ;

wire [63:0] \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus ;

assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [0];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [1];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [2];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [3];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [4];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [5];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [6];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [7];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [8];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [9];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [10];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [11];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [12];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [13];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [14];
assign \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15] = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [15];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~8  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [16];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~9  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [17];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~10  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [18];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~11  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [19];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~12  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [20];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~13  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [21];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~14  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [22];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~15  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [23];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~16  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [24];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~17  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [25];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~18  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [26];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~19  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [27];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~20  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [28];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~21  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [29];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~22  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [30];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~23  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [31];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~24  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [32];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~25  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [33];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~26  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [34];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~27  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [35];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~28  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [36];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~29  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [37];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~30  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [38];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~31  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [39];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~32  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [40];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~33  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [41];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~34  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [42];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~35  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [43];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~36  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [44];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~37  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [45];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~38  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [46];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~39  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [47];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~40  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [48];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~41  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [49];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~42  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [50];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~43  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [51];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~44  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [52];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~45  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [53];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~46  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [54];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~47  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [55];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~48  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [56];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~49  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [57];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~50  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [58];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~51  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [59];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~52  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [60];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~53  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [61];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~54  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [62];
assign \dataZ_block_reg|conv_dataZ_multiplier|Mult0~55  = \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \memX_addr[0]~output (
	.i(\memX_addr_block_reg|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memX_addr[0]),
	.obar());
// synopsys translate_off
defparam \memX_addr[0]~output .bus_hold = "false";
defparam \memX_addr[0]~output .open_drain_output = "false";
defparam \memX_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \memX_addr[1]~output (
	.i(\memX_addr_block_reg|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memX_addr[1]),
	.obar());
// synopsys translate_off
defparam \memX_addr[1]~output .bus_hold = "false";
defparam \memX_addr[1]~output .open_drain_output = "false";
defparam \memX_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \memX_addr[2]~output (
	.i(\memX_addr_block_reg|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memX_addr[2]),
	.obar());
// synopsys translate_off
defparam \memX_addr[2]~output .bus_hold = "false";
defparam \memX_addr[2]~output .open_drain_output = "false";
defparam \memX_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \memX_addr[3]~output (
	.i(\memX_addr_block_reg|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memX_addr[3]),
	.obar());
// synopsys translate_off
defparam \memX_addr[3]~output .bus_hold = "false";
defparam \memX_addr[3]~output .open_drain_output = "false";
defparam \memX_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \memX_addr[4]~output (
	.i(\memX_addr_block_reg|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memX_addr[4]),
	.obar());
// synopsys translate_off
defparam \memX_addr[4]~output .bus_hold = "false";
defparam \memX_addr[4]~output .open_drain_output = "false";
defparam \memX_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \memY_addr[0]~output (
	.i(\memY_addr_block_reg|conv_memY_register|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[0]),
	.obar());
// synopsys translate_off
defparam \memY_addr[0]~output .bus_hold = "false";
defparam \memY_addr[0]~output .open_drain_output = "false";
defparam \memY_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \memY_addr[1]~output (
	.i(\memY_addr_block_reg|conv_memY_register|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[1]),
	.obar());
// synopsys translate_off
defparam \memY_addr[1]~output .bus_hold = "false";
defparam \memY_addr[1]~output .open_drain_output = "false";
defparam \memY_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \memY_addr[2]~output (
	.i(\memY_addr_block_reg|conv_memY_register|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[2]),
	.obar());
// synopsys translate_off
defparam \memY_addr[2]~output .bus_hold = "false";
defparam \memY_addr[2]~output .open_drain_output = "false";
defparam \memY_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \memY_addr[3]~output (
	.i(\memY_addr_block_reg|conv_memY_register|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[3]),
	.obar());
// synopsys translate_off
defparam \memY_addr[3]~output .bus_hold = "false";
defparam \memY_addr[3]~output .open_drain_output = "false";
defparam \memY_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \memY_addr[4]~output (
	.i(\memY_addr_block_reg|conv_memY_register|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memY_addr[4]),
	.obar());
// synopsys translate_off
defparam \memY_addr[4]~output .bus_hold = "false";
defparam \memY_addr[4]~output .open_drain_output = "false";
defparam \memY_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \dataZ[0]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[0]),
	.obar());
// synopsys translate_off
defparam \dataZ[0]~output .bus_hold = "false";
defparam \dataZ[0]~output .open_drain_output = "false";
defparam \dataZ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \dataZ[1]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[1]),
	.obar());
// synopsys translate_off
defparam \dataZ[1]~output .bus_hold = "false";
defparam \dataZ[1]~output .open_drain_output = "false";
defparam \dataZ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \dataZ[2]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[2]),
	.obar());
// synopsys translate_off
defparam \dataZ[2]~output .bus_hold = "false";
defparam \dataZ[2]~output .open_drain_output = "false";
defparam \dataZ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \dataZ[3]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[3]),
	.obar());
// synopsys translate_off
defparam \dataZ[3]~output .bus_hold = "false";
defparam \dataZ[3]~output .open_drain_output = "false";
defparam \dataZ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \dataZ[4]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[4]),
	.obar());
// synopsys translate_off
defparam \dataZ[4]~output .bus_hold = "false";
defparam \dataZ[4]~output .open_drain_output = "false";
defparam \dataZ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \dataZ[5]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[5]),
	.obar());
// synopsys translate_off
defparam \dataZ[5]~output .bus_hold = "false";
defparam \dataZ[5]~output .open_drain_output = "false";
defparam \dataZ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \dataZ[6]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[6]),
	.obar());
// synopsys translate_off
defparam \dataZ[6]~output .bus_hold = "false";
defparam \dataZ[6]~output .open_drain_output = "false";
defparam \dataZ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \dataZ[7]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[7]),
	.obar());
// synopsys translate_off
defparam \dataZ[7]~output .bus_hold = "false";
defparam \dataZ[7]~output .open_drain_output = "false";
defparam \dataZ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \dataZ[8]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[8]),
	.obar());
// synopsys translate_off
defparam \dataZ[8]~output .bus_hold = "false";
defparam \dataZ[8]~output .open_drain_output = "false";
defparam \dataZ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \dataZ[9]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[9]),
	.obar());
// synopsys translate_off
defparam \dataZ[9]~output .bus_hold = "false";
defparam \dataZ[9]~output .open_drain_output = "false";
defparam \dataZ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \dataZ[10]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[10]),
	.obar());
// synopsys translate_off
defparam \dataZ[10]~output .bus_hold = "false";
defparam \dataZ[10]~output .open_drain_output = "false";
defparam \dataZ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \dataZ[11]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[11]),
	.obar());
// synopsys translate_off
defparam \dataZ[11]~output .bus_hold = "false";
defparam \dataZ[11]~output .open_drain_output = "false";
defparam \dataZ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \dataZ[12]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[12]),
	.obar());
// synopsys translate_off
defparam \dataZ[12]~output .bus_hold = "false";
defparam \dataZ[12]~output .open_drain_output = "false";
defparam \dataZ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \dataZ[13]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[13]),
	.obar());
// synopsys translate_off
defparam \dataZ[13]~output .bus_hold = "false";
defparam \dataZ[13]~output .open_drain_output = "false";
defparam \dataZ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \dataZ[14]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[14]),
	.obar());
// synopsys translate_off
defparam \dataZ[14]~output .bus_hold = "false";
defparam \dataZ[14]~output .open_drain_output = "false";
defparam \dataZ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \dataZ[15]~output (
	.i(\dataZ_block_reg|conv_dataZ_register|data_o [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataZ[15]),
	.obar());
// synopsys translate_off
defparam \dataZ[15]~output .bus_hold = "false";
defparam \dataZ[15]~output .open_drain_output = "false";
defparam \dataZ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \memZ_addr[0]~output (
	.i(\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[0]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[0]~output .bus_hold = "false";
defparam \memZ_addr[0]~output .open_drain_output = "false";
defparam \memZ_addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \memZ_addr[1]~output (
	.i(\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[1]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[1]~output .bus_hold = "false";
defparam \memZ_addr[1]~output .open_drain_output = "false";
defparam \memZ_addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \memZ_addr[2]~output (
	.i(\memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[2]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[2]~output .bus_hold = "false";
defparam \memZ_addr[2]~output .open_drain_output = "false";
defparam \memZ_addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \memZ_addr[3]~output (
	.i(\memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[3]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[3]~output .bus_hold = "false";
defparam \memZ_addr[3]~output .open_drain_output = "false";
defparam \memZ_addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \memZ_addr[4]~output (
	.i(\memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[4]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[4]~output .bus_hold = "false";
defparam \memZ_addr[4]~output .open_drain_output = "false";
defparam \memZ_addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \memZ_addr[5]~output (
	.i(\memZ_addr_block_reg|A_plus_B_register|data_o [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(memZ_addr[5]),
	.obar());
// synopsys translate_off
defparam \memZ_addr[5]~output .bus_hold = "false";
defparam \memZ_addr[5]~output .open_drain_output = "false";
defparam \memZ_addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \writeZ~output (
	.i(\FSM|writeZ_o~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeZ),
	.obar());
// synopsys translate_off
defparam \writeZ~output .bus_hold = "false";
defparam \writeZ~output .open_drain_output = "false";
defparam \writeZ~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \busy_out~output (
	.i(\FSM|busy_o~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(busy_out),
	.obar());
// synopsys translate_off
defparam \busy_out~output .bus_hold = "false";
defparam \busy_out~output .open_drain_output = "false";
defparam \busy_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \done_out~output (
	.i(\FSM|done_o~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(done_out),
	.obar());
// synopsys translate_off
defparam \done_out~output .bus_hold = "false";
defparam \done_out~output .open_drain_output = "false";
defparam \done_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \jBlock|conv_cntr_adder|Add0~17 (
// Equation(s):
// \jBlock|conv_cntr_adder|Add0~17_sumout  = SUM(( \jBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))
// \jBlock|conv_cntr_adder|Add0~18  = CARRY(( \jBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\jBlock|conv_cntr_adder|Add0~17_sumout ),
	.cout(\jBlock|conv_cntr_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \jBlock|conv_cntr_adder|Add0~17 .extended_lut = "off";
defparam \jBlock|conv_cntr_adder|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \jBlock|conv_cntr_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \iBlock|conv_cntr_adder|Add0~17 (
// Equation(s):
// \iBlock|conv_cntr_adder|Add0~17_sumout  = SUM(( \iBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))
// \iBlock|conv_cntr_adder|Add0~18  = CARRY(( \iBlock|conv_cntr_register|data_o [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\iBlock|conv_cntr_adder|Add0~17_sumout ),
	.cout(\iBlock|conv_cntr_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \iBlock|conv_cntr_adder|Add0~17 .extended_lut = "off";
defparam \iBlock|conv_cntr_adder|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \iBlock|conv_cntr_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \rstn~input (
	.i(rstn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rstn~input_o ));
// synopsys translate_off
defparam \rstn~input .bus_hold = "false";
defparam \rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \sizeX[2]~input (
	.i(sizeX[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeX[2]~input_o ));
// synopsys translate_off
defparam \sizeX[2]~input .bus_hold = "false";
defparam \sizeX[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \iBlock|conv_cntr_adder|Add0~13 (
// Equation(s):
// \iBlock|conv_cntr_adder|Add0~13_sumout  = SUM(( \iBlock|conv_cntr_register|data_o [1] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~18  ))
// \iBlock|conv_cntr_adder|Add0~14  = CARRY(( \iBlock|conv_cntr_register|data_o [1] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_register|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iBlock|conv_cntr_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iBlock|conv_cntr_adder|Add0~13_sumout ),
	.cout(\iBlock|conv_cntr_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \iBlock|conv_cntr_adder|Add0~13 .extended_lut = "off";
defparam \iBlock|conv_cntr_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \iBlock|conv_cntr_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \FSM|memZ_addr_en_o~0 (
// Equation(s):
// \FSM|memZ_addr_en_o~0_combout  = (\FSM|state.S14~q ) # (\FSM|state.S7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|state.S7~q ),
	.datad(!\FSM|state.S14~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|memZ_addr_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|memZ_addr_en_o~0 .extended_lut = "off";
defparam \FSM|memZ_addr_en_o~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \FSM|memZ_addr_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \sizeY[2]~input (
	.i(sizeY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[2]~input_o ));
// synopsys translate_off
defparam \sizeY[2]~input .bus_hold = "false";
defparam \sizeY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \iBlock|conv_cntr_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iBlock|conv_cntr_adder|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|i_clr_o~q ),
	.sload(\FSM|selI_o~q ),
	.ena(\iBlock|conv_cntr_register|data_o[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iBlock|conv_cntr_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \iBlock|conv_cntr_register|data_o[2] .is_wysiwyg = "true";
defparam \iBlock|conv_cntr_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \iBlock|conv_cntr_adder|Add0~9 (
// Equation(s):
// \iBlock|conv_cntr_adder|Add0~9_sumout  = SUM(( \iBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~14  ))
// \iBlock|conv_cntr_adder|Add0~10  = CARRY(( \iBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_register|data_o [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iBlock|conv_cntr_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iBlock|conv_cntr_adder|Add0~9_sumout ),
	.cout(\iBlock|conv_cntr_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \iBlock|conv_cntr_adder|Add0~9 .extended_lut = "off";
defparam \iBlock|conv_cntr_adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \iBlock|conv_cntr_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \comparator_I_sizeY|LessThan0~4 (
// Equation(s):
// \comparator_I_sizeY|LessThan0~4_combout  = ( \FSM|selI_o~q  & ( \sizeY[2]~input_o  ) ) # ( !\FSM|selI_o~q  & ( (\sizeY[2]~input_o  & ((!\iBlock|conv_cntr_adder|Add0~9_sumout ) # (\FSM|i_clr_o~q ))) ) )

	.dataa(!\FSM|i_clr_o~q ),
	.datab(!\sizeY[2]~input_o ),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\FSM|selI_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeY|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeY|LessThan0~4 .extended_lut = "off";
defparam \comparator_I_sizeY|LessThan0~4 .lut_mask = 64'h3311331133333333;
defparam \comparator_I_sizeY|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \iBlock|conv_cntr_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iBlock|conv_cntr_adder|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|i_clr_o~q ),
	.sload(\FSM|selI_o~q ),
	.ena(\iBlock|conv_cntr_register|data_o[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iBlock|conv_cntr_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \iBlock|conv_cntr_register|data_o[3] .is_wysiwyg = "true";
defparam \iBlock|conv_cntr_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \iBlock|conv_cntr_adder|Add0~5 (
// Equation(s):
// \iBlock|conv_cntr_adder|Add0~5_sumout  = SUM(( \iBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~10  ))
// \iBlock|conv_cntr_adder|Add0~6  = CARRY(( \iBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_register|data_o [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iBlock|conv_cntr_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iBlock|conv_cntr_adder|Add0~5_sumout ),
	.cout(\iBlock|conv_cntr_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \iBlock|conv_cntr_adder|Add0~5 .extended_lut = "off";
defparam \iBlock|conv_cntr_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \iBlock|conv_cntr_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \iBlock|conv_cntr_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iBlock|conv_cntr_adder|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|i_clr_o~q ),
	.sload(\FSM|selI_o~q ),
	.ena(\iBlock|conv_cntr_register|data_o[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iBlock|conv_cntr_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \iBlock|conv_cntr_register|data_o[4] .is_wysiwyg = "true";
defparam \iBlock|conv_cntr_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \iBlock|conv_cntr_adder|Add0~1 (
// Equation(s):
// \iBlock|conv_cntr_adder|Add0~1_sumout  = SUM(( \iBlock|conv_cntr_register|data_o [4] ) + ( GND ) + ( \iBlock|conv_cntr_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_register|data_o [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\iBlock|conv_cntr_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\iBlock|conv_cntr_adder|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iBlock|conv_cntr_adder|Add0~1 .extended_lut = "off";
defparam \iBlock|conv_cntr_adder|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \iBlock|conv_cntr_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \sizeY[3]~input (
	.i(sizeY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[3]~input_o ));
// synopsys translate_off
defparam \sizeY[3]~input .bus_hold = "false";
defparam \sizeY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \sizeY[4]~input (
	.i(sizeY[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[4]~input_o ));
// synopsys translate_off
defparam \sizeY[4]~input .bus_hold = "false";
defparam \sizeY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \comparator_I_sizeY|LessThan0~2 (
// Equation(s):
// \comparator_I_sizeY|LessThan0~2_combout  = ( \sizeY[3]~input_o  & ( \sizeY[4]~input_o  & ( (!\FSM|selI_o~q  & (\iBlock|conv_cntr_adder|Add0~5_sumout  & (\iBlock|conv_cntr_adder|Add0~1_sumout  & !\FSM|i_clr_o~q ))) ) ) ) # ( !\sizeY[3]~input_o  & ( 
// \sizeY[4]~input_o  & ( (!\FSM|selI_o~q  & (\iBlock|conv_cntr_adder|Add0~1_sumout  & !\FSM|i_clr_o~q )) ) ) ) # ( \sizeY[3]~input_o  & ( !\sizeY[4]~input_o  & ( (!\FSM|selI_o~q  & (!\FSM|i_clr_o~q  & ((\iBlock|conv_cntr_adder|Add0~1_sumout ) # 
// (\iBlock|conv_cntr_adder|Add0~5_sumout )))) ) ) ) # ( !\sizeY[3]~input_o  & ( !\sizeY[4]~input_o  ) )

	.dataa(!\FSM|selI_o~q ),
	.datab(!\iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datac(!\iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datad(!\FSM|i_clr_o~q ),
	.datae(!\sizeY[3]~input_o ),
	.dataf(!\sizeY[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeY|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeY|LessThan0~2 .extended_lut = "off";
defparam \comparator_I_sizeY|LessThan0~2 .lut_mask = 64'hFFFF2A000A000200;
defparam \comparator_I_sizeY|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \comparator_I_sizeY|LessThan0~0 (
// Equation(s):
// \comparator_I_sizeY|LessThan0~0_combout  = ( \sizeY[3]~input_o  & ( \sizeY[4]~input_o  & ( (!\FSM|i_clr_o~q  & (\iBlock|conv_cntr_adder|Add0~5_sumout  & (\iBlock|conv_cntr_adder|Add0~1_sumout  & !\FSM|selI_o~q ))) ) ) ) # ( !\sizeY[3]~input_o  & ( 
// \sizeY[4]~input_o  & ( (!\FSM|i_clr_o~q  & (!\iBlock|conv_cntr_adder|Add0~5_sumout  & (\iBlock|conv_cntr_adder|Add0~1_sumout  & !\FSM|selI_o~q ))) ) ) ) # ( \sizeY[3]~input_o  & ( !\sizeY[4]~input_o  & ( (!\FSM|i_clr_o~q  & 
// (\iBlock|conv_cntr_adder|Add0~5_sumout  & (!\iBlock|conv_cntr_adder|Add0~1_sumout  & !\FSM|selI_o~q ))) ) ) ) # ( !\sizeY[3]~input_o  & ( !\sizeY[4]~input_o  & ( (((!\iBlock|conv_cntr_adder|Add0~5_sumout  & !\iBlock|conv_cntr_adder|Add0~1_sumout )) # 
// (\FSM|selI_o~q )) # (\FSM|i_clr_o~q ) ) ) )

	.dataa(!\FSM|i_clr_o~q ),
	.datab(!\iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datac(!\iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datad(!\FSM|selI_o~q ),
	.datae(!\sizeY[3]~input_o ),
	.dataf(!\sizeY[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeY|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeY|LessThan0~0 .extended_lut = "off";
defparam \comparator_I_sizeY|LessThan0~0 .lut_mask = 64'hD5FF200008000200;
defparam \comparator_I_sizeY|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \sizeY[0]~input (
	.i(sizeY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[0]~input_o ));
// synopsys translate_off
defparam \sizeY[0]~input .bus_hold = "false";
defparam \sizeY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \iBlock|c_nxt_out[0]~2 (
// Equation(s):
// \iBlock|c_nxt_out[0]~2_combout  = (!\FSM|i_clr_o~q  & ((\iBlock|conv_cntr_adder|Add0~17_sumout ) # (\FSM|selI_o~q )))

	.dataa(!\FSM|i_clr_o~q ),
	.datab(!\FSM|selI_o~q ),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iBlock|c_nxt_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iBlock|c_nxt_out[0]~2 .extended_lut = "off";
defparam \iBlock|c_nxt_out[0]~2 .lut_mask = 64'h22AA22AA22AA22AA;
defparam \iBlock|c_nxt_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \sizeY[1]~input (
	.i(sizeY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeY[1]~input_o ));
// synopsys translate_off
defparam \sizeY[1]~input .bus_hold = "false";
defparam \sizeY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \iBlock|c_nxt_out[1]~1 (
// Equation(s):
// \iBlock|c_nxt_out[1]~1_combout  = ( !\FSM|i_clr_o~q  & ( (!\FSM|selI_o~q  & \iBlock|conv_cntr_adder|Add0~13_sumout ) ) )

	.dataa(!\FSM|selI_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\FSM|i_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iBlock|c_nxt_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iBlock|c_nxt_out[1]~1 .extended_lut = "off";
defparam \iBlock|c_nxt_out[1]~1 .lut_mask = 64'h00AA00AA00000000;
defparam \iBlock|c_nxt_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \comparator_I_sizeY|LessThan0~3 (
// Equation(s):
// \comparator_I_sizeY|LessThan0~3_combout  = ( \iBlock|c_nxt_out[2]~0_combout  & ( \iBlock|c_nxt_out[1]~1_combout  & ( (\sizeY[0]~input_o  & (\sizeY[2]~input_o  & (!\iBlock|c_nxt_out[0]~2_combout  & \sizeY[1]~input_o ))) ) ) ) # ( 
// !\iBlock|c_nxt_out[2]~0_combout  & ( \iBlock|c_nxt_out[1]~1_combout  & ( (\sizeY[0]~input_o  & (!\sizeY[2]~input_o  & (!\iBlock|c_nxt_out[0]~2_combout  & \sizeY[1]~input_o ))) ) ) ) # ( \iBlock|c_nxt_out[2]~0_combout  & ( !\iBlock|c_nxt_out[1]~1_combout  
// & ( (\sizeY[2]~input_o  & (((\sizeY[0]~input_o  & !\iBlock|c_nxt_out[0]~2_combout )) # (\sizeY[1]~input_o ))) ) ) ) # ( !\iBlock|c_nxt_out[2]~0_combout  & ( !\iBlock|c_nxt_out[1]~1_combout  & ( (!\sizeY[2]~input_o  & (((\sizeY[0]~input_o  & 
// !\iBlock|c_nxt_out[0]~2_combout )) # (\sizeY[1]~input_o ))) ) ) )

	.dataa(!\sizeY[0]~input_o ),
	.datab(!\sizeY[2]~input_o ),
	.datac(!\iBlock|c_nxt_out[0]~2_combout ),
	.datad(!\sizeY[1]~input_o ),
	.datae(!\iBlock|c_nxt_out[2]~0_combout ),
	.dataf(!\iBlock|c_nxt_out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeY|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeY|LessThan0~3 .extended_lut = "off";
defparam \comparator_I_sizeY|LessThan0~3 .lut_mask = 64'h40CC103300400010;
defparam \comparator_I_sizeY|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \FSM|WideOr7 (
// Equation(s):
// \FSM|WideOr7~combout  = ( \comparator_I_sizeY|LessThan0~3_combout  & ( \FSM|Selector1~0_combout  & ( \FSM|memZ_addr_en_o~0_combout  ) ) ) # ( !\comparator_I_sizeY|LessThan0~3_combout  & ( \FSM|Selector1~0_combout  & ( \FSM|memZ_addr_en_o~0_combout  ) ) ) 
// # ( \comparator_I_sizeY|LessThan0~3_combout  & ( !\FSM|Selector1~0_combout  & ( ((\comparator_I_sizeY|LessThan0~2_combout  & !\comparator_I_sizeY|LessThan0~0_combout )) # (\FSM|memZ_addr_en_o~0_combout ) ) ) ) # ( !\comparator_I_sizeY|LessThan0~3_combout  
// & ( !\FSM|Selector1~0_combout  & ( ((\comparator_I_sizeY|LessThan0~2_combout  & ((!\comparator_I_sizeY|LessThan0~4_combout ) # (!\comparator_I_sizeY|LessThan0~0_combout )))) # (\FSM|memZ_addr_en_o~0_combout ) ) ) )

	.dataa(!\FSM|memZ_addr_en_o~0_combout ),
	.datab(!\comparator_I_sizeY|LessThan0~4_combout ),
	.datac(!\comparator_I_sizeY|LessThan0~2_combout ),
	.datad(!\comparator_I_sizeY|LessThan0~0_combout ),
	.datae(!\comparator_I_sizeY|LessThan0~3_combout ),
	.dataf(!\FSM|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|WideOr7 .extended_lut = "off";
defparam \FSM|WideOr7 .lut_mask = 64'h5F5D5F5555555555;
defparam \FSM|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \FSM|i_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|WideOr7~combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|i_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|i_en_o .is_wysiwyg = "true";
defparam \FSM|i_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \iBlock|conv_cntr_register|data_o[5]~0 (
// Equation(s):
// \iBlock|conv_cntr_register|data_o[5]~0_combout  = (\FSM|i_clr_o~q ) # (\FSM|i_en_o~q )

	.dataa(!\FSM|i_en_o~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|i_clr_o~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iBlock|conv_cntr_register|data_o[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iBlock|conv_cntr_register|data_o[5]~0 .extended_lut = "off";
defparam \iBlock|conv_cntr_register|data_o[5]~0 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \iBlock|conv_cntr_register|data_o[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N5
dffeas \iBlock|conv_cntr_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iBlock|conv_cntr_adder|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|i_clr_o~q ),
	.sload(\FSM|selI_o~q ),
	.ena(\iBlock|conv_cntr_register|data_o[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iBlock|conv_cntr_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \iBlock|conv_cntr_register|data_o[1] .is_wysiwyg = "true";
defparam \iBlock|conv_cntr_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \comparator_I_sizeY|LessThan0~1 (
// Equation(s):
// \comparator_I_sizeY|LessThan0~1_combout  = ( \sizeY[0]~input_o  & ( \sizeY[1]~input_o  & ( (\iBlock|conv_cntr_adder|Add0~17_sumout  & (!\FSM|selI_o~q  & (\iBlock|conv_cntr_adder|Add0~13_sumout  & !\FSM|i_clr_o~q ))) ) ) ) # ( !\sizeY[0]~input_o  & ( 
// \sizeY[1]~input_o  & ( (!\FSM|selI_o~q  & (\iBlock|conv_cntr_adder|Add0~13_sumout  & !\FSM|i_clr_o~q )) ) ) ) # ( \sizeY[0]~input_o  & ( !\sizeY[1]~input_o  & ( (!\FSM|i_clr_o~q  & (((\iBlock|conv_cntr_adder|Add0~13_sumout ) # (\FSM|selI_o~q )) # 
// (\iBlock|conv_cntr_adder|Add0~17_sumout ))) ) ) ) # ( !\sizeY[0]~input_o  & ( !\sizeY[1]~input_o  ) )

	.dataa(!\iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datab(!\FSM|selI_o~q ),
	.datac(!\iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datad(!\FSM|i_clr_o~q ),
	.datae(!\sizeY[0]~input_o ),
	.dataf(!\sizeY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeY|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeY|LessThan0~1 .extended_lut = "off";
defparam \comparator_I_sizeY|LessThan0~1 .lut_mask = 64'hFFFF7F000C000400;
defparam \comparator_I_sizeY|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \FSM|Selector1~1 (
// Equation(s):
// \FSM|Selector1~1_combout  = ( \comparator_I_sizeY|LessThan0~2_combout  & ( \comparator_I_sizeY|LessThan0~0_combout  & ( (!\FSM|Selector1~0_combout  & ((!\iBlock|c_nxt_out[2]~0_combout  & ((!\comparator_I_sizeY|LessThan0~1_combout ) # (\sizeY[2]~input_o 
// ))) # (\iBlock|c_nxt_out[2]~0_combout  & (\sizeY[2]~input_o  & !\comparator_I_sizeY|LessThan0~1_combout )))) ) ) ) # ( !\comparator_I_sizeY|LessThan0~2_combout  & ( \comparator_I_sizeY|LessThan0~0_combout  & ( !\FSM|Selector1~0_combout  ) ) ) # ( 
// !\comparator_I_sizeY|LessThan0~2_combout  & ( !\comparator_I_sizeY|LessThan0~0_combout  & ( !\FSM|Selector1~0_combout  ) ) )

	.dataa(!\iBlock|c_nxt_out[2]~0_combout ),
	.datab(!\sizeY[2]~input_o ),
	.datac(!\FSM|Selector1~0_combout ),
	.datad(!\comparator_I_sizeY|LessThan0~1_combout ),
	.datae(!\comparator_I_sizeY|LessThan0~2_combout ),
	.dataf(!\comparator_I_sizeY|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector1~1 .extended_lut = "off";
defparam \FSM|Selector1~1 .lut_mask = 64'hF0F00000F0F0B020;
defparam \FSM|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N44
dffeas \FSM|j_clr_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector1~1_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|j_clr_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|j_clr_o .is_wysiwyg = "true";
defparam \FSM|j_clr_o .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \FSM|selK_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S12~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selK_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selK_o .is_wysiwyg = "true";
defparam \FSM|selK_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \FSM|Selector7~0 (
// Equation(s):
// \FSM|Selector7~0_combout  = ( !\FSM|selJ_o~q  & ( !\FSM|selK_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|selK_o~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector7~0 .extended_lut = "off";
defparam \FSM|Selector7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \FSM|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \sizeX[3]~input (
	.i(sizeX[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeX[3]~input_o ));
// synopsys translate_off
defparam \sizeX[3]~input .bus_hold = "false";
defparam \sizeX[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \jBlock|c_nxt_out[4]~0 (
// Equation(s):
// \jBlock|c_nxt_out[4]~0_combout  = ( \iBlock|conv_cntr_register|data_o [4] & ( !\FSM|j_clr_o~q  & ( \FSM|selJ_o~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|selJ_o~q ),
	.datad(gnd),
	.datae(!\iBlock|conv_cntr_register|data_o [4]),
	.dataf(!\FSM|j_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[4]~0 .extended_lut = "off";
defparam \jBlock|c_nxt_out[4]~0 .lut_mask = 64'h00000F0F00000000;
defparam \jBlock|c_nxt_out[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \sizeX[4]~input (
	.i(sizeX[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeX[4]~input_o ));
// synopsys translate_off
defparam \sizeX[4]~input .bus_hold = "false";
defparam \sizeX[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \jBlock|conv_cntr_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.asdata(\iBlock|conv_cntr_register|data_o [4]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|j_clr_o~q ),
	.sload(\FSM|selJ_o~q ),
	.ena(\jBlock|conv_cntr_register|data_o[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jBlock|conv_cntr_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \jBlock|conv_cntr_register|data_o[4] .is_wysiwyg = "true";
defparam \jBlock|conv_cntr_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \jBlock|conv_cntr_adder|Add0~13 (
// Equation(s):
// \jBlock|conv_cntr_adder|Add0~13_sumout  = SUM(( \jBlock|conv_cntr_register|data_o [1] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~18  ))
// \jBlock|conv_cntr_adder|Add0~14  = CARRY(( \jBlock|conv_cntr_register|data_o [1] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jBlock|conv_cntr_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jBlock|conv_cntr_adder|Add0~13_sumout ),
	.cout(\jBlock|conv_cntr_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \jBlock|conv_cntr_adder|Add0~13 .extended_lut = "off";
defparam \jBlock|conv_cntr_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \jBlock|conv_cntr_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \jBlock|conv_cntr_adder|Add0~9 (
// Equation(s):
// \jBlock|conv_cntr_adder|Add0~9_sumout  = SUM(( \jBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~14  ))
// \jBlock|conv_cntr_adder|Add0~10  = CARRY(( \jBlock|conv_cntr_register|data_o [2] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jBlock|conv_cntr_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jBlock|conv_cntr_adder|Add0~9_sumout ),
	.cout(\jBlock|conv_cntr_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \jBlock|conv_cntr_adder|Add0~9 .extended_lut = "off";
defparam \jBlock|conv_cntr_adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \jBlock|conv_cntr_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \jBlock|conv_cntr_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\jBlock|conv_cntr_adder|Add0~9_sumout ),
	.asdata(\iBlock|conv_cntr_register|data_o [2]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|j_clr_o~q ),
	.sload(\FSM|selJ_o~q ),
	.ena(\jBlock|conv_cntr_register|data_o[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jBlock|conv_cntr_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \jBlock|conv_cntr_register|data_o[2] .is_wysiwyg = "true";
defparam \jBlock|conv_cntr_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \jBlock|conv_cntr_adder|Add0~5 (
// Equation(s):
// \jBlock|conv_cntr_adder|Add0~5_sumout  = SUM(( \jBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~10  ))
// \jBlock|conv_cntr_adder|Add0~6  = CARRY(( \jBlock|conv_cntr_register|data_o [3] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jBlock|conv_cntr_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jBlock|conv_cntr_adder|Add0~5_sumout ),
	.cout(\jBlock|conv_cntr_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \jBlock|conv_cntr_adder|Add0~5 .extended_lut = "off";
defparam \jBlock|conv_cntr_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \jBlock|conv_cntr_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N41
dffeas \jBlock|conv_cntr_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\jBlock|conv_cntr_adder|Add0~5_sumout ),
	.asdata(\iBlock|conv_cntr_register|data_o [3]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|j_clr_o~q ),
	.sload(\FSM|selJ_o~q ),
	.ena(\jBlock|conv_cntr_register|data_o[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jBlock|conv_cntr_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \jBlock|conv_cntr_register|data_o[3] .is_wysiwyg = "true";
defparam \jBlock|conv_cntr_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \jBlock|conv_cntr_adder|Add0~1 (
// Equation(s):
// \jBlock|conv_cntr_adder|Add0~1_sumout  = SUM(( \jBlock|conv_cntr_register|data_o [4] ) + ( GND ) + ( \jBlock|conv_cntr_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\jBlock|conv_cntr_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|conv_cntr_adder|Add0~1 .extended_lut = "off";
defparam \jBlock|conv_cntr_adder|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \jBlock|conv_cntr_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \jBlock|c_nxt_out[4]~1 (
// Equation(s):
// \jBlock|c_nxt_out[4]~1_combout  = ( !\FSM|selJ_o~q  & ( !\FSM|j_clr_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|j_clr_o~q ),
	.datae(gnd),
	.dataf(!\FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[4]~1 .extended_lut = "off";
defparam \jBlock|c_nxt_out[4]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \jBlock|c_nxt_out[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \jBlock|c_nxt_out[3]~2 (
// Equation(s):
// \jBlock|c_nxt_out[3]~2_combout  = ( \jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\FSM|j_clr_o~q  & ((!\FSM|selJ_o~q ) # (\iBlock|conv_cntr_register|data_o [3]))) ) ) # ( !\jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\FSM|j_clr_o~q  & (\FSM|selJ_o~q  & 
// \iBlock|conv_cntr_register|data_o [3])) ) )

	.dataa(!\FSM|j_clr_o~q ),
	.datab(!\FSM|selJ_o~q ),
	.datac(!\iBlock|conv_cntr_register|data_o [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[3]~2 .extended_lut = "off";
defparam \jBlock|c_nxt_out[3]~2 .lut_mask = 64'h020202028A8A8A8A;
defparam \jBlock|c_nxt_out[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \comparator_J_sizeX|LessThan0~0 (
// Equation(s):
// \comparator_J_sizeX|LessThan0~0_combout  = ( \jBlock|c_nxt_out[4]~1_combout  & ( \jBlock|c_nxt_out[3]~2_combout  & ( (\sizeX[3]~input_o  & (!\sizeX[4]~input_o  $ (((\jBlock|conv_cntr_adder|Add0~1_sumout ) # (\jBlock|c_nxt_out[4]~0_combout ))))) ) ) ) # ( 
// !\jBlock|c_nxt_out[4]~1_combout  & ( \jBlock|c_nxt_out[3]~2_combout  & ( (\sizeX[3]~input_o  & (!\jBlock|c_nxt_out[4]~0_combout  $ (\sizeX[4]~input_o ))) ) ) ) # ( \jBlock|c_nxt_out[4]~1_combout  & ( !\jBlock|c_nxt_out[3]~2_combout  & ( 
// (!\sizeX[3]~input_o  & (!\sizeX[4]~input_o  $ (((\jBlock|conv_cntr_adder|Add0~1_sumout ) # (\jBlock|c_nxt_out[4]~0_combout ))))) ) ) ) # ( !\jBlock|c_nxt_out[4]~1_combout  & ( !\jBlock|c_nxt_out[3]~2_combout  & ( (!\sizeX[3]~input_o  & 
// (!\jBlock|c_nxt_out[4]~0_combout  $ (\sizeX[4]~input_o ))) ) ) )

	.dataa(!\sizeX[3]~input_o ),
	.datab(!\jBlock|c_nxt_out[4]~0_combout ),
	.datac(!\sizeX[4]~input_o ),
	.datad(!\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.datae(!\jBlock|c_nxt_out[4]~1_combout ),
	.dataf(!\jBlock|c_nxt_out[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_sizeX|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_sizeX|LessThan0~0 .extended_lut = "off";
defparam \comparator_J_sizeX|LessThan0~0 .lut_mask = 64'h8282820A41414105;
defparam \comparator_J_sizeX|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \sizeX[1]~input (
	.i(sizeX[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeX[1]~input_o ));
// synopsys translate_off
defparam \sizeX[1]~input .bus_hold = "false";
defparam \sizeX[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \jBlock|c_nxt_out[0]~5 (
// Equation(s):
// \jBlock|c_nxt_out[0]~5_combout  = ( \jBlock|conv_cntr_adder|Add0~17_sumout  & ( (!\FSM|j_clr_o~q  & ((!\FSM|selJ_o~q ) # (\iBlock|conv_cntr_register|data_o [0]))) ) ) # ( !\jBlock|conv_cntr_adder|Add0~17_sumout  & ( (\iBlock|conv_cntr_register|data_o [0] 
// & (\FSM|selJ_o~q  & !\FSM|j_clr_o~q )) ) )

	.dataa(!\iBlock|conv_cntr_register|data_o [0]),
	.datab(!\FSM|selJ_o~q ),
	.datac(gnd),
	.datad(!\FSM|j_clr_o~q ),
	.datae(gnd),
	.dataf(!\jBlock|conv_cntr_adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[0]~5 .extended_lut = "off";
defparam \jBlock|c_nxt_out[0]~5 .lut_mask = 64'h11001100DD00DD00;
defparam \jBlock|c_nxt_out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \sizeX[0]~input (
	.i(sizeX[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sizeX[0]~input_o ));
// synopsys translate_off
defparam \sizeX[0]~input .bus_hold = "false";
defparam \sizeX[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \jBlock|c_nxt_out[1]~4 (
// Equation(s):
// \jBlock|c_nxt_out[1]~4_combout  = ( \jBlock|conv_cntr_adder|Add0~13_sumout  & ( (!\FSM|j_clr_o~q  & ((!\FSM|selJ_o~q ) # (\iBlock|conv_cntr_register|data_o [1]))) ) ) # ( !\jBlock|conv_cntr_adder|Add0~13_sumout  & ( (\iBlock|conv_cntr_register|data_o [1] 
// & (\FSM|selJ_o~q  & !\FSM|j_clr_o~q )) ) )

	.dataa(gnd),
	.datab(!\iBlock|conv_cntr_register|data_o [1]),
	.datac(!\FSM|selJ_o~q ),
	.datad(!\FSM|j_clr_o~q ),
	.datae(gnd),
	.dataf(!\jBlock|conv_cntr_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[1]~4 .extended_lut = "off";
defparam \jBlock|c_nxt_out[1]~4 .lut_mask = 64'h03000300F300F300;
defparam \jBlock|c_nxt_out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \jBlock|c_nxt_out[2]~3 (
// Equation(s):
// \jBlock|c_nxt_out[2]~3_combout  = ( \FSM|selJ_o~q  & ( (!\FSM|j_clr_o~q  & \iBlock|conv_cntr_register|data_o [2]) ) ) # ( !\FSM|selJ_o~q  & ( (!\FSM|j_clr_o~q  & \jBlock|conv_cntr_adder|Add0~9_sumout ) ) )

	.dataa(!\FSM|j_clr_o~q ),
	.datab(gnd),
	.datac(!\iBlock|conv_cntr_register|data_o [2]),
	.datad(!\jBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\FSM|selJ_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[2]~3 .extended_lut = "off";
defparam \jBlock|c_nxt_out[2]~3 .lut_mask = 64'h00AA00AA0A0A0A0A;
defparam \jBlock|c_nxt_out[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \comparator_J_sizeX|LessThan0~1 (
// Equation(s):
// \comparator_J_sizeX|LessThan0~1_combout  = ( \jBlock|c_nxt_out[1]~4_combout  & ( \jBlock|c_nxt_out[2]~3_combout  & ( (\sizeX[1]~input_o  & (\sizeX[2]~input_o  & (!\jBlock|c_nxt_out[0]~5_combout  & \sizeX[0]~input_o ))) ) ) ) # ( 
// !\jBlock|c_nxt_out[1]~4_combout  & ( \jBlock|c_nxt_out[2]~3_combout  & ( (\sizeX[2]~input_o  & (((!\jBlock|c_nxt_out[0]~5_combout  & \sizeX[0]~input_o )) # (\sizeX[1]~input_o ))) ) ) ) # ( \jBlock|c_nxt_out[1]~4_combout  & ( 
// !\jBlock|c_nxt_out[2]~3_combout  & ( (\sizeX[1]~input_o  & (!\sizeX[2]~input_o  & (!\jBlock|c_nxt_out[0]~5_combout  & \sizeX[0]~input_o ))) ) ) ) # ( !\jBlock|c_nxt_out[1]~4_combout  & ( !\jBlock|c_nxt_out[2]~3_combout  & ( (!\sizeX[2]~input_o  & 
// (((!\jBlock|c_nxt_out[0]~5_combout  & \sizeX[0]~input_o )) # (\sizeX[1]~input_o ))) ) ) )

	.dataa(!\sizeX[1]~input_o ),
	.datab(!\sizeX[2]~input_o ),
	.datac(!\jBlock|c_nxt_out[0]~5_combout ),
	.datad(!\sizeX[0]~input_o ),
	.datae(!\jBlock|c_nxt_out[1]~4_combout ),
	.dataf(!\jBlock|c_nxt_out[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_sizeX|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_sizeX|LessThan0~1 .extended_lut = "off";
defparam \comparator_J_sizeX|LessThan0~1 .lut_mask = 64'h44C4004011310010;
defparam \comparator_J_sizeX|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N24
cyclonev_lcell_comb \comparator_J_sizeX|LessThan0~4 (
// Equation(s):
// \comparator_J_sizeX|LessThan0~4_combout  = ( \jBlock|conv_cntr_adder|Add0~1_sumout  & ( \jBlock|c_nxt_out[3]~2_combout  & ( (!\jBlock|c_nxt_out[4]~0_combout  & (!\jBlock|c_nxt_out[4]~1_combout  & \sizeX[4]~input_o )) ) ) ) # ( 
// !\jBlock|conv_cntr_adder|Add0~1_sumout  & ( \jBlock|c_nxt_out[3]~2_combout  & ( (!\jBlock|c_nxt_out[4]~0_combout  & \sizeX[4]~input_o ) ) ) ) # ( \jBlock|conv_cntr_adder|Add0~1_sumout  & ( !\jBlock|c_nxt_out[3]~2_combout  & ( (!\sizeX[3]~input_o  & 
// (!\jBlock|c_nxt_out[4]~0_combout  & (!\jBlock|c_nxt_out[4]~1_combout  & \sizeX[4]~input_o ))) # (\sizeX[3]~input_o  & (((!\jBlock|c_nxt_out[4]~0_combout  & !\jBlock|c_nxt_out[4]~1_combout )) # (\sizeX[4]~input_o ))) ) ) ) # ( 
// !\jBlock|conv_cntr_adder|Add0~1_sumout  & ( !\jBlock|c_nxt_out[3]~2_combout  & ( (!\jBlock|c_nxt_out[4]~0_combout  & ((\sizeX[4]~input_o ) # (\sizeX[3]~input_o ))) # (\jBlock|c_nxt_out[4]~0_combout  & (\sizeX[3]~input_o  & \sizeX[4]~input_o )) ) ) )

	.dataa(!\jBlock|c_nxt_out[4]~0_combout ),
	.datab(!\sizeX[3]~input_o ),
	.datac(!\jBlock|c_nxt_out[4]~1_combout ),
	.datad(!\sizeX[4]~input_o ),
	.datae(!\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.dataf(!\jBlock|c_nxt_out[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_sizeX|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_sizeX|LessThan0~4 .extended_lut = "off";
defparam \comparator_J_sizeX|LessThan0~4 .lut_mask = 64'h22BB20B300AA00A0;
defparam \comparator_J_sizeX|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \FSM|Selector6~0 (
// Equation(s):
// \FSM|Selector6~0_combout  = ( \comparator_J_sizeX|LessThan0~4_combout  & ( !\FSM|Selector7~0_combout  ) ) # ( !\comparator_J_sizeX|LessThan0~4_combout  & ( (!\FSM|Selector7~0_combout  & (\comparator_J_sizeX|LessThan0~0_combout  & 
// ((\comparator_J_sizeX|LessThan0~1_combout ) # (\comparator_J_sizeX|LessThan0~3_combout )))) ) )

	.dataa(!\comparator_J_sizeX|LessThan0~3_combout ),
	.datab(!\FSM|Selector7~0_combout ),
	.datac(!\comparator_J_sizeX|LessThan0~0_combout ),
	.datad(!\comparator_J_sizeX|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\comparator_J_sizeX|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector6~0 .extended_lut = "off";
defparam \FSM|Selector6~0 .lut_mask = 64'h040C040CCCCCCCCC;
defparam \FSM|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N53
dffeas \FSM|selY_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selY_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selY_o .is_wysiwyg = "true";
defparam \FSM|selY_o .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N58
dffeas \FSM|state.S12 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|selY_o~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S12 .is_wysiwyg = "true";
defparam \FSM|state.S12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \FSM|dataZ_en_o~0 (
// Equation(s):
// \FSM|dataZ_en_o~0_combout  = ( \FSM|state.S12~q  & ( \FSM|state.S5~q  ) ) # ( !\FSM|state.S12~q  & ( \FSM|state.S5~q  ) ) # ( \FSM|state.S12~q  & ( !\FSM|state.S5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|state.S12~q ),
	.dataf(!\FSM|state.S5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|dataZ_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|dataZ_en_o~0 .extended_lut = "off";
defparam \FSM|dataZ_en_o~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \FSM|dataZ_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \comparator_I_sizeX|LessThan0~0 (
// Equation(s):
// \comparator_I_sizeX|LessThan0~0_combout  = ( \sizeX[3]~input_o  & ( \sizeX[4]~input_o  & ( (!\FSM|i_clr_o~q  & (\iBlock|conv_cntr_adder|Add0~5_sumout  & (!\FSM|selI_o~q  & \iBlock|conv_cntr_adder|Add0~1_sumout ))) ) ) ) # ( !\sizeX[3]~input_o  & ( 
// \sizeX[4]~input_o  & ( (!\FSM|i_clr_o~q  & (!\iBlock|conv_cntr_adder|Add0~5_sumout  & (!\FSM|selI_o~q  & \iBlock|conv_cntr_adder|Add0~1_sumout ))) ) ) ) # ( \sizeX[3]~input_o  & ( !\sizeX[4]~input_o  & ( (!\FSM|i_clr_o~q  & 
// (\iBlock|conv_cntr_adder|Add0~5_sumout  & (!\FSM|selI_o~q  & !\iBlock|conv_cntr_adder|Add0~1_sumout ))) ) ) ) # ( !\sizeX[3]~input_o  & ( !\sizeX[4]~input_o  & ( (((!\iBlock|conv_cntr_adder|Add0~5_sumout  & !\iBlock|conv_cntr_adder|Add0~1_sumout )) # 
// (\FSM|selI_o~q )) # (\FSM|i_clr_o~q ) ) ) )

	.dataa(!\FSM|i_clr_o~q ),
	.datab(!\iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datac(!\FSM|selI_o~q ),
	.datad(!\iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datae(!\sizeX[3]~input_o ),
	.dataf(!\sizeX[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeX|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeX|LessThan0~0 .extended_lut = "off";
defparam \comparator_I_sizeX|LessThan0~0 .lut_mask = 64'hDF5F200000800020;
defparam \comparator_I_sizeX|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \comparator_I_sizeX|LessThan0~3 (
// Equation(s):
// \comparator_I_sizeX|LessThan0~3_combout  = ( \sizeX[3]~input_o  & ( \sizeX[4]~input_o  & ( (!\FSM|selI_o~q  & (\iBlock|conv_cntr_adder|Add0~5_sumout  & (!\FSM|i_clr_o~q  & \iBlock|conv_cntr_adder|Add0~1_sumout ))) ) ) ) # ( !\sizeX[3]~input_o  & ( 
// \sizeX[4]~input_o  & ( (!\FSM|selI_o~q  & (!\FSM|i_clr_o~q  & \iBlock|conv_cntr_adder|Add0~1_sumout )) ) ) ) # ( \sizeX[3]~input_o  & ( !\sizeX[4]~input_o  & ( (!\FSM|selI_o~q  & (!\FSM|i_clr_o~q  & ((\iBlock|conv_cntr_adder|Add0~1_sumout ) # 
// (\iBlock|conv_cntr_adder|Add0~5_sumout )))) ) ) ) # ( !\sizeX[3]~input_o  & ( !\sizeX[4]~input_o  ) )

	.dataa(!\FSM|selI_o~q ),
	.datab(!\iBlock|conv_cntr_adder|Add0~5_sumout ),
	.datac(!\FSM|i_clr_o~q ),
	.datad(!\iBlock|conv_cntr_adder|Add0~1_sumout ),
	.datae(!\sizeX[3]~input_o ),
	.dataf(!\sizeX[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeX|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeX|LessThan0~3 .extended_lut = "off";
defparam \comparator_I_sizeX|LessThan0~3 .lut_mask = 64'hFFFF20A000A00020;
defparam \comparator_I_sizeX|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \comparator_I_sizeX|LessThan0~2 (
// Equation(s):
// \comparator_I_sizeX|LessThan0~2_combout  = ( \FSM|i_clr_o~q  & ( \sizeX[2]~input_o  ) ) # ( !\FSM|i_clr_o~q  & ( (\sizeX[2]~input_o  & ((!\iBlock|conv_cntr_adder|Add0~9_sumout ) # (\FSM|selI_o~q ))) ) )

	.dataa(!\sizeX[2]~input_o ),
	.datab(gnd),
	.datac(!\FSM|selI_o~q ),
	.datad(!\iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\FSM|i_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeX|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeX|LessThan0~2 .extended_lut = "off";
defparam \comparator_I_sizeX|LessThan0~2 .lut_mask = 64'h5505550555555555;
defparam \comparator_I_sizeX|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \comparator_I_sizeX|LessThan0~1 (
// Equation(s):
// \comparator_I_sizeX|LessThan0~1_combout  = ( !\iBlock|c_nxt_out[1]~1_combout  & ( \iBlock|c_nxt_out[0]~2_combout  & ( (\sizeX[1]~input_o  & (!\sizeX[2]~input_o  $ (\iBlock|c_nxt_out[2]~0_combout ))) ) ) ) # ( \iBlock|c_nxt_out[1]~1_combout  & ( 
// !\iBlock|c_nxt_out[0]~2_combout  & ( (\sizeX[0]~input_o  & (\sizeX[1]~input_o  & (!\sizeX[2]~input_o  $ (\iBlock|c_nxt_out[2]~0_combout )))) ) ) ) # ( !\iBlock|c_nxt_out[1]~1_combout  & ( !\iBlock|c_nxt_out[0]~2_combout  & ( (!\sizeX[0]~input_o  & 
// (\sizeX[1]~input_o  & (!\sizeX[2]~input_o  $ (\iBlock|c_nxt_out[2]~0_combout )))) # (\sizeX[0]~input_o  & (!\sizeX[2]~input_o  $ ((\iBlock|c_nxt_out[2]~0_combout )))) ) ) )

	.dataa(!\sizeX[2]~input_o ),
	.datab(!\sizeX[0]~input_o ),
	.datac(!\iBlock|c_nxt_out[2]~0_combout ),
	.datad(!\sizeX[1]~input_o ),
	.datae(!\iBlock|c_nxt_out[1]~1_combout ),
	.dataf(!\iBlock|c_nxt_out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeX|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeX|LessThan0~1 .extended_lut = "off";
defparam \comparator_I_sizeX|LessThan0~1 .lut_mask = 64'h21A5002100A50000;
defparam \comparator_I_sizeX|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \FSM|WideOr6 (
// Equation(s):
// \FSM|WideOr6~combout  = ( \comparator_I_sizeX|LessThan0~2_combout  & ( \comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~3_combout ) # (\comparator_I_sizeX|LessThan0~0_combout )))) # 
// (\FSM|dataZ_en_o~0_combout ) ) ) ) # ( !\comparator_I_sizeX|LessThan0~2_combout  & ( \comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~3_combout ) # (\comparator_I_sizeX|LessThan0~0_combout )))) # 
// (\FSM|dataZ_en_o~0_combout ) ) ) ) # ( \comparator_I_sizeX|LessThan0~2_combout  & ( !\comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~3_combout ) # (\comparator_I_sizeX|LessThan0~0_combout )))) # 
// (\FSM|dataZ_en_o~0_combout ) ) ) ) # ( !\comparator_I_sizeX|LessThan0~2_combout  & ( !\comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & !\comparator_I_sizeX|LessThan0~3_combout )) # (\FSM|dataZ_en_o~0_combout ) ) ) )

	.dataa(!\FSM|dataZ_en_o~0_combout ),
	.datab(!\FSM|Selector8~0_combout ),
	.datac(!\comparator_I_sizeX|LessThan0~0_combout ),
	.datad(!\comparator_I_sizeX|LessThan0~3_combout ),
	.datae(!\comparator_I_sizeX|LessThan0~2_combout ),
	.dataf(!\comparator_I_sizeX|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|WideOr6 .extended_lut = "off";
defparam \FSM|WideOr6 .lut_mask = 64'hDD55DD5DDD5DDD5D;
defparam \FSM|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \FSM|j_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|WideOr6~combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|j_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|j_en_o .is_wysiwyg = "true";
defparam \FSM|j_en_o .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \jBlock|conv_cntr_register|data_o[7]~0 (
// Equation(s):
// \jBlock|conv_cntr_register|data_o[7]~0_combout  = ( \FSM|j_en_o~q  ) # ( !\FSM|j_en_o~q  & ( \FSM|j_clr_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|j_clr_o~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|j_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|conv_cntr_register|data_o[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|conv_cntr_register|data_o[7]~0 .extended_lut = "off";
defparam \jBlock|conv_cntr_register|data_o[7]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \jBlock|conv_cntr_register|data_o[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N35
dffeas \jBlock|conv_cntr_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\jBlock|conv_cntr_adder|Add0~13_sumout ),
	.asdata(\iBlock|conv_cntr_register|data_o [1]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|j_clr_o~q ),
	.sload(\FSM|selJ_o~q ),
	.ena(\jBlock|conv_cntr_register|data_o[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jBlock|conv_cntr_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \jBlock|conv_cntr_register|data_o[1] .is_wysiwyg = "true";
defparam \jBlock|conv_cntr_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \comparator_J_valid|LessThan0~1 (
// Equation(s):
// \comparator_J_valid|LessThan0~1_combout  = ( !\FSM|j_clr_o~q  & ( \jBlock|conv_cntr_adder|Add0~13_sumout  & ( (!\FSM|selJ_o~q  & ((!\iBlock|conv_cntr_register|data_o [1]) # ((\jBlock|conv_cntr_adder|Add0~17_sumout  & !\iBlock|conv_cntr_register|data_o 
// [0])))) ) ) ) # ( !\FSM|j_clr_o~q  & ( !\jBlock|conv_cntr_adder|Add0~13_sumout  & ( (!\iBlock|conv_cntr_register|data_o [1] & (!\FSM|selJ_o~q  & (\jBlock|conv_cntr_adder|Add0~17_sumout  & !\iBlock|conv_cntr_register|data_o [0]))) ) ) )

	.dataa(!\iBlock|conv_cntr_register|data_o [1]),
	.datab(!\FSM|selJ_o~q ),
	.datac(!\jBlock|conv_cntr_adder|Add0~17_sumout ),
	.datad(!\iBlock|conv_cntr_register|data_o [0]),
	.datae(!\FSM|j_clr_o~q ),
	.dataf(!\jBlock|conv_cntr_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_valid|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_valid|LessThan0~1 .extended_lut = "off";
defparam \comparator_J_valid|LessThan0~1 .lut_mask = 64'h080000008C880000;
defparam \comparator_J_valid|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \comparator_J_valid|LessThan0~0 (
// Equation(s):
// \comparator_J_valid|LessThan0~0_combout  = ( \FSM|j_clr_o~q  & ( \jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\iBlock|conv_cntr_register|data_o [3] & !\iBlock|conv_cntr_register|data_o [4]) ) ) ) # ( !\FSM|j_clr_o~q  & ( 
// \jBlock|conv_cntr_adder|Add0~5_sumout  & ( ((\iBlock|conv_cntr_register|data_o [3] & (!\iBlock|conv_cntr_register|data_o [4] $ (\jBlock|conv_cntr_adder|Add0~1_sumout )))) # (\FSM|selJ_o~q ) ) ) ) # ( \FSM|j_clr_o~q  & ( 
// !\jBlock|conv_cntr_adder|Add0~5_sumout  & ( (!\iBlock|conv_cntr_register|data_o [3] & !\iBlock|conv_cntr_register|data_o [4]) ) ) ) # ( !\FSM|j_clr_o~q  & ( !\jBlock|conv_cntr_adder|Add0~5_sumout  & ( ((!\iBlock|conv_cntr_register|data_o [3] & 
// (!\iBlock|conv_cntr_register|data_o [4] $ (\jBlock|conv_cntr_adder|Add0~1_sumout )))) # (\FSM|selJ_o~q ) ) ) )

	.dataa(!\iBlock|conv_cntr_register|data_o [3]),
	.datab(!\iBlock|conv_cntr_register|data_o [4]),
	.datac(!\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.datad(!\FSM|selJ_o~q ),
	.datae(!\FSM|j_clr_o~q ),
	.dataf(!\jBlock|conv_cntr_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_valid|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_valid|LessThan0~0 .extended_lut = "off";
defparam \comparator_J_valid|LessThan0~0 .lut_mask = 64'h82FF888841FF8888;
defparam \comparator_J_valid|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \comp_j_valid~0 (
// Equation(s):
// \comp_j_valid~0_combout  = ( \jBlock|conv_cntr_adder|Add0~5_sumout  & ( \jBlock|conv_cntr_adder|Add0~1_sumout  & ( (!\FSM|selJ_o~q  & (!\FSM|j_clr_o~q  & ((!\iBlock|conv_cntr_register|data_o [4]) # (!\iBlock|conv_cntr_register|data_o [3])))) ) ) ) # ( 
// !\jBlock|conv_cntr_adder|Add0~5_sumout  & ( \jBlock|conv_cntr_adder|Add0~1_sumout  & ( (!\iBlock|conv_cntr_register|data_o [4] & (!\FSM|selJ_o~q  & !\FSM|j_clr_o~q )) ) ) ) # ( \jBlock|conv_cntr_adder|Add0~5_sumout  & ( 
// !\jBlock|conv_cntr_adder|Add0~1_sumout  & ( (!\iBlock|conv_cntr_register|data_o [4] & (!\iBlock|conv_cntr_register|data_o [3] & (!\FSM|selJ_o~q  & !\FSM|j_clr_o~q ))) ) ) )

	.dataa(!\iBlock|conv_cntr_register|data_o [4]),
	.datab(!\iBlock|conv_cntr_register|data_o [3]),
	.datac(!\FSM|selJ_o~q ),
	.datad(!\FSM|j_clr_o~q ),
	.datae(!\jBlock|conv_cntr_adder|Add0~5_sumout ),
	.dataf(!\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp_j_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp_j_valid~0 .extended_lut = "off";
defparam \comp_j_valid~0 .lut_mask = 64'h00008000A000E000;
defparam \comp_j_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \comp_j_valid~1 (
// Equation(s):
// \comp_j_valid~1_combout  = ( !\comp_j_valid~0_combout  & ( (!\comparator_J_valid|LessThan0~0_combout ) # ((!\comparator_J_valid|LessThan0~1_combout  & ((!\jBlock|c_nxt_out[2]~3_combout ) # (\iBlock|conv_cntr_register|data_o [2]))) # 
// (\comparator_J_valid|LessThan0~1_combout  & (!\jBlock|c_nxt_out[2]~3_combout  & \iBlock|conv_cntr_register|data_o [2]))) ) )

	.dataa(!\comparator_J_valid|LessThan0~1_combout ),
	.datab(!\jBlock|c_nxt_out[2]~3_combout ),
	.datac(!\comparator_J_valid|LessThan0~0_combout ),
	.datad(!\iBlock|conv_cntr_register|data_o [2]),
	.datae(gnd),
	.dataf(!\comp_j_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp_j_valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp_j_valid~1 .extended_lut = "off";
defparam \comp_j_valid~1 .lut_mask = 64'hF8FEF8FE00000000;
defparam \comp_j_valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N30
cyclonev_lcell_comb \jBlock|c_nxt_out[4]~6 (
// Equation(s):
// \jBlock|c_nxt_out[4]~6_combout  = ( \iBlock|conv_cntr_register|data_o [4] & ( \jBlock|conv_cntr_adder|Add0~1_sumout  & ( !\FSM|j_clr_o~q  ) ) ) # ( !\iBlock|conv_cntr_register|data_o [4] & ( \jBlock|conv_cntr_adder|Add0~1_sumout  & ( (!\FSM|selJ_o~q  & 
// !\FSM|j_clr_o~q ) ) ) ) # ( \iBlock|conv_cntr_register|data_o [4] & ( !\jBlock|conv_cntr_adder|Add0~1_sumout  & ( (\FSM|selJ_o~q  & !\FSM|j_clr_o~q ) ) ) )

	.dataa(gnd),
	.datab(!\FSM|selJ_o~q ),
	.datac(gnd),
	.datad(!\FSM|j_clr_o~q ),
	.datae(!\iBlock|conv_cntr_register|data_o [4]),
	.dataf(!\jBlock|conv_cntr_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jBlock|c_nxt_out[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jBlock|c_nxt_out[4]~6 .extended_lut = "off";
defparam \jBlock|c_nxt_out[4]~6 .lut_mask = 64'h00003300CC00FF00;
defparam \jBlock|c_nxt_out[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \comparator_J_sizeX|LessThan0~2 (
// Equation(s):
// \comparator_J_sizeX|LessThan0~2_combout  = ( \sizeX[3]~input_o  & ( \jBlock|c_nxt_out[4]~6_combout  & ( (\sizeX[4]~input_o  & ((!\jBlock|c_nxt_out[3]~2_combout ) # ((\sizeX[2]~input_o  & !\jBlock|c_nxt_out[2]~3_combout )))) ) ) ) # ( !\sizeX[3]~input_o  & 
// ( \jBlock|c_nxt_out[4]~6_combout  & ( (\sizeX[4]~input_o  & (!\jBlock|c_nxt_out[3]~2_combout  & (\sizeX[2]~input_o  & !\jBlock|c_nxt_out[2]~3_combout ))) ) ) ) # ( \sizeX[3]~input_o  & ( !\jBlock|c_nxt_out[4]~6_combout  & ( 
// ((!\jBlock|c_nxt_out[3]~2_combout ) # ((\sizeX[2]~input_o  & !\jBlock|c_nxt_out[2]~3_combout ))) # (\sizeX[4]~input_o ) ) ) ) # ( !\sizeX[3]~input_o  & ( !\jBlock|c_nxt_out[4]~6_combout  & ( ((!\jBlock|c_nxt_out[3]~2_combout  & (\sizeX[2]~input_o  & 
// !\jBlock|c_nxt_out[2]~3_combout ))) # (\sizeX[4]~input_o ) ) ) )

	.dataa(!\sizeX[4]~input_o ),
	.datab(!\jBlock|c_nxt_out[3]~2_combout ),
	.datac(!\sizeX[2]~input_o ),
	.datad(!\jBlock|c_nxt_out[2]~3_combout ),
	.datae(!\sizeX[3]~input_o ),
	.dataf(!\jBlock|c_nxt_out[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_sizeX|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_sizeX|LessThan0~2 .extended_lut = "off";
defparam \comparator_J_sizeX|LessThan0~2 .lut_mask = 64'h5D55DFDD04004544;
defparam \comparator_J_sizeX|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \FSM|Selector2~0 (
// Equation(s):
// \FSM|Selector2~0_combout  = ( \comparator_J_sizeX|LessThan0~1_combout  & ( (!\FSM|Selector3~0_combout  & (\comp_j_valid~1_combout  & ((\comparator_J_sizeX|LessThan0~0_combout ) # (\comparator_J_sizeX|LessThan0~2_combout )))) ) ) # ( 
// !\comparator_J_sizeX|LessThan0~1_combout  & ( (!\FSM|Selector3~0_combout  & (\comp_j_valid~1_combout  & \comparator_J_sizeX|LessThan0~2_combout )) ) )

	.dataa(!\FSM|Selector3~0_combout ),
	.datab(!\comp_j_valid~1_combout ),
	.datac(!\comparator_J_sizeX|LessThan0~2_combout ),
	.datad(!\comparator_J_sizeX|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\comparator_J_sizeX|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector2~0 .extended_lut = "off";
defparam \FSM|Selector2~0 .lut_mask = 64'h0202020202220222;
defparam \FSM|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N22
dffeas \FSM|state.S4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S4 .is_wysiwyg = "true";
defparam \FSM|state.S4 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N53
dffeas \FSM|state.S5 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S4~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S5 .is_wysiwyg = "true";
defparam \FSM|state.S5 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \FSM|state.S6 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S5~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S6 .is_wysiwyg = "true";
defparam \FSM|state.S6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \FSM|Selector3~0 (
// Equation(s):
// \FSM|Selector3~0_combout  = ( !\FSM|j_clr_o~q  & ( !\FSM|state.S6~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|state.S6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|j_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector3~0 .extended_lut = "off";
defparam \FSM|Selector3~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \FSM|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \FSM|Selector3~1 (
// Equation(s):
// \FSM|Selector3~1_combout  = ( \comparator_J_sizeX|LessThan0~2_combout  & ( (!\FSM|Selector3~0_combout  & !\comp_j_valid~1_combout ) ) ) # ( !\comparator_J_sizeX|LessThan0~2_combout  & ( (!\FSM|Selector3~0_combout  & ((!\comp_j_valid~1_combout ) # 
// ((!\comparator_J_sizeX|LessThan0~0_combout ) # (!\comparator_J_sizeX|LessThan0~1_combout )))) ) )

	.dataa(!\FSM|Selector3~0_combout ),
	.datab(!\comp_j_valid~1_combout ),
	.datac(!\comparator_J_sizeX|LessThan0~0_combout ),
	.datad(!\comparator_J_sizeX|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\comparator_J_sizeX|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector3~1 .extended_lut = "off";
defparam \FSM|Selector3~1 .lut_mask = 64'hAAA8AAA888888888;
defparam \FSM|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N20
dffeas \FSM|state.S7 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S7 .is_wysiwyg = "true";
defparam \FSM|state.S7 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N31
dffeas \FSM|state.S8 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S7~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S8 .is_wysiwyg = "true";
defparam \FSM|state.S8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \FSM|Selector1~0 (
// Equation(s):
// \FSM|Selector1~0_combout  = ( !\FSM|state.S8~q  & ( !\FSM|i_clr_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FSM|i_clr_o~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|state.S8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector1~0 .extended_lut = "off";
defparam \FSM|Selector1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \FSM|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \FSM|Selector4~0 (
// Equation(s):
// \FSM|Selector4~0_combout  = ( \comparator_I_sizeY|LessThan0~0_combout  & ( \comparator_I_sizeY|LessThan0~2_combout  & ( (!\FSM|Selector1~0_combout  & ((!\sizeY[2]~input_o  & ((\comparator_I_sizeY|LessThan0~1_combout ) # (\iBlock|c_nxt_out[2]~0_combout ))) 
// # (\sizeY[2]~input_o  & (\iBlock|c_nxt_out[2]~0_combout  & \comparator_I_sizeY|LessThan0~1_combout )))) ) ) ) # ( !\comparator_I_sizeY|LessThan0~0_combout  & ( \comparator_I_sizeY|LessThan0~2_combout  & ( !\FSM|Selector1~0_combout  ) ) )

	.dataa(!\FSM|Selector1~0_combout ),
	.datab(!\sizeY[2]~input_o ),
	.datac(!\iBlock|c_nxt_out[2]~0_combout ),
	.datad(!\comparator_I_sizeY|LessThan0~1_combout ),
	.datae(!\comparator_I_sizeY|LessThan0~0_combout ),
	.dataf(!\comparator_I_sizeY|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector4~0 .extended_lut = "off";
defparam \FSM|Selector4~0 .lut_mask = 64'h00000000AAAA088A;
defparam \FSM|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \FSM|selI_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selI_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selI_o .is_wysiwyg = "true";
defparam \FSM|selI_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \iBlock|c_nxt_out[2]~0 (
// Equation(s):
// \iBlock|c_nxt_out[2]~0_combout  = ( \iBlock|conv_cntr_adder|Add0~9_sumout  & ( (!\FSM|i_clr_o~q  & !\FSM|selI_o~q ) ) )

	.dataa(!\FSM|i_clr_o~q ),
	.datab(gnd),
	.datac(!\FSM|selI_o~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\iBlock|conv_cntr_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\iBlock|c_nxt_out[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \iBlock|c_nxt_out[2]~0 .extended_lut = "off";
defparam \iBlock|c_nxt_out[2]~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \iBlock|c_nxt_out[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \comparator_I_sizeX|LessThan0~4 (
// Equation(s):
// \comparator_I_sizeX|LessThan0~4_combout  = ( \sizeX[0]~input_o  & ( \sizeX[1]~input_o  & ( (\iBlock|conv_cntr_adder|Add0~17_sumout  & (!\FSM|selI_o~q  & (!\FSM|i_clr_o~q  & \iBlock|conv_cntr_adder|Add0~13_sumout ))) ) ) ) # ( !\sizeX[0]~input_o  & ( 
// \sizeX[1]~input_o  & ( (!\FSM|selI_o~q  & (!\FSM|i_clr_o~q  & \iBlock|conv_cntr_adder|Add0~13_sumout )) ) ) ) # ( \sizeX[0]~input_o  & ( !\sizeX[1]~input_o  & ( (!\FSM|i_clr_o~q  & (((\iBlock|conv_cntr_adder|Add0~13_sumout ) # (\FSM|selI_o~q )) # 
// (\iBlock|conv_cntr_adder|Add0~17_sumout ))) ) ) ) # ( !\sizeX[0]~input_o  & ( !\sizeX[1]~input_o  ) )

	.dataa(!\iBlock|conv_cntr_adder|Add0~17_sumout ),
	.datab(!\FSM|selI_o~q ),
	.datac(!\FSM|i_clr_o~q ),
	.datad(!\iBlock|conv_cntr_adder|Add0~13_sumout ),
	.datae(!\sizeX[0]~input_o ),
	.dataf(!\sizeX[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_I_sizeX|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_I_sizeX|LessThan0~4 .extended_lut = "off";
defparam \comparator_I_sizeX|LessThan0~4 .lut_mask = 64'hFFFF70F000C00040;
defparam \comparator_I_sizeX|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \FSM|Selector5~0 (
// Equation(s):
// \FSM|Selector5~0_combout  = ( \comparator_I_sizeX|LessThan0~4_combout  & ( \comparator_I_sizeX|LessThan0~3_combout  & ( (\sizeX[2]~input_o  & (!\FSM|Selector8~0_combout  & (!\iBlock|c_nxt_out[2]~0_combout  & \comparator_I_sizeX|LessThan0~0_combout ))) ) ) 
// ) # ( !\comparator_I_sizeX|LessThan0~4_combout  & ( \comparator_I_sizeX|LessThan0~3_combout  & ( (!\FSM|Selector8~0_combout  & (\comparator_I_sizeX|LessThan0~0_combout  & ((!\iBlock|c_nxt_out[2]~0_combout ) # (\sizeX[2]~input_o )))) ) ) ) # ( 
// \comparator_I_sizeX|LessThan0~4_combout  & ( !\comparator_I_sizeX|LessThan0~3_combout  & ( !\FSM|Selector8~0_combout  ) ) ) # ( !\comparator_I_sizeX|LessThan0~4_combout  & ( !\comparator_I_sizeX|LessThan0~3_combout  & ( !\FSM|Selector8~0_combout  ) ) )

	.dataa(!\sizeX[2]~input_o ),
	.datab(!\FSM|Selector8~0_combout ),
	.datac(!\iBlock|c_nxt_out[2]~0_combout ),
	.datad(!\comparator_I_sizeX|LessThan0~0_combout ),
	.datae(!\comparator_I_sizeX|LessThan0~4_combout ),
	.dataf(!\comparator_I_sizeX|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector5~0 .extended_lut = "off";
defparam \FSM|Selector5~0 .lut_mask = 64'hCCCCCCCC00C40040;
defparam \FSM|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N41
dffeas \FSM|selJ_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector5~0_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selJ_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selJ_o .is_wysiwyg = "true";
defparam \FSM|selJ_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \comparator_J_sizeX|LessThan0~3 (
// Equation(s):
// \comparator_J_sizeX|LessThan0~3_combout  = ( \jBlock|conv_cntr_adder|Add0~9_sumout  & ( (\sizeX[2]~input_o  & (((\FSM|selJ_o~q  & !\iBlock|conv_cntr_register|data_o [2])) # (\FSM|j_clr_o~q ))) ) ) # ( !\jBlock|conv_cntr_adder|Add0~9_sumout  & ( 
// (\sizeX[2]~input_o  & ((!\FSM|selJ_o~q ) # ((!\iBlock|conv_cntr_register|data_o [2]) # (\FSM|j_clr_o~q )))) ) )

	.dataa(!\FSM|selJ_o~q ),
	.datab(!\iBlock|conv_cntr_register|data_o [2]),
	.datac(!\sizeX[2]~input_o ),
	.datad(!\FSM|j_clr_o~q ),
	.datae(gnd),
	.dataf(!\jBlock|conv_cntr_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comparator_J_sizeX|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comparator_J_sizeX|LessThan0~3 .extended_lut = "off";
defparam \comparator_J_sizeX|LessThan0~3 .lut_mask = 64'h0E0F0E0F040F040F;
defparam \comparator_J_sizeX|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \FSM|Selector7~1 (
// Equation(s):
// \FSM|Selector7~1_combout  = ( !\comparator_J_sizeX|LessThan0~4_combout  & ( (!\FSM|Selector7~0_combout  & ((!\comparator_J_sizeX|LessThan0~0_combout ) # ((!\comparator_J_sizeX|LessThan0~3_combout  & !\comparator_J_sizeX|LessThan0~1_combout )))) ) )

	.dataa(!\comparator_J_sizeX|LessThan0~3_combout ),
	.datab(!\FSM|Selector7~0_combout ),
	.datac(!\comparator_J_sizeX|LessThan0~1_combout ),
	.datad(!\comparator_J_sizeX|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\comparator_J_sizeX|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector7~1 .extended_lut = "off";
defparam \FSM|Selector7~1 .lut_mask = 64'hCC80CC8000000000;
defparam \FSM|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \FSM|state.S14 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S14 .is_wysiwyg = "true";
defparam \FSM|state.S14 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \FSM|state.S15 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S14~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S15 .is_wysiwyg = "true";
defparam \FSM|state.S15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \FSM|Selector8~0 (
// Equation(s):
// \FSM|Selector8~0_combout  = ( !\FSM|state.S15~q  & ( !\FSM|selI_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|state.S15~q ),
	.dataf(!\FSM|selI_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector8~0 .extended_lut = "off";
defparam \FSM|Selector8~0 .lut_mask = 64'hFFFF000000000000;
defparam \FSM|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \FSM|Selector8~1 (
// Equation(s):
// \FSM|Selector8~1_combout  = ( \comparator_I_sizeX|LessThan0~4_combout  & ( \comparator_I_sizeX|LessThan0~3_combout  & ( (!\FSM|Selector8~0_combout  & ((!\sizeX[2]~input_o ) # ((!\comparator_I_sizeX|LessThan0~0_combout ) # (\iBlock|c_nxt_out[2]~0_combout 
// )))) ) ) ) # ( !\comparator_I_sizeX|LessThan0~4_combout  & ( \comparator_I_sizeX|LessThan0~3_combout  & ( (!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~0_combout ) # ((!\sizeX[2]~input_o  & \iBlock|c_nxt_out[2]~0_combout )))) ) ) )

	.dataa(!\sizeX[2]~input_o ),
	.datab(!\FSM|Selector8~0_combout ),
	.datac(!\iBlock|c_nxt_out[2]~0_combout ),
	.datad(!\comparator_I_sizeX|LessThan0~0_combout ),
	.datae(!\comparator_I_sizeX|LessThan0~4_combout ),
	.dataf(!\comparator_I_sizeX|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector8~1 .extended_lut = "off";
defparam \FSM|Selector8~1 .lut_mask = 64'h00000000CC08CC8C;
defparam \FSM|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N50
dffeas \FSM|state.S16 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S16 .is_wysiwyg = "true";
defparam \FSM|state.S16 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \FSM|state.S17 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|state.S16~q ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S17 .is_wysiwyg = "true";
defparam \FSM|state.S17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \FSM|Selector0~0 (
// Equation(s):
// \FSM|Selector0~0_combout  = ( !\FSM|state.S17~q  & ( (\FSM|state.S1~q ) # (\start~input_o ) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(gnd),
	.datad(!\FSM|state.S1~q ),
	.datae(gnd),
	.dataf(!\FSM|state.S17~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|Selector0~0 .extended_lut = "off";
defparam \FSM|Selector0~0 .lut_mask = 64'h33FF33FF00000000;
defparam \FSM|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N47
dffeas \FSM|state.S1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|state.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|state.S1 .is_wysiwyg = "true";
defparam \FSM|state.S1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \FSM|next.S2~0 (
// Equation(s):
// \FSM|next.S2~0_combout  = ( !\FSM|state.S1~q  & ( \start~input_o  ) )

	.dataa(!\start~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|state.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|next.S2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|next.S2~0 .extended_lut = "off";
defparam \FSM|next.S2~0 .lut_mask = 64'h5555555500000000;
defparam \FSM|next.S2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N29
dffeas \FSM|i_clr_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|next.S2~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|i_clr_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|i_clr_o .is_wysiwyg = "true";
defparam \FSM|i_clr_o .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \iBlock|conv_cntr_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\iBlock|conv_cntr_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|i_clr_o~q ),
	.sload(\FSM|selI_o~q ),
	.ena(\iBlock|conv_cntr_register|data_o[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\iBlock|conv_cntr_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \iBlock|conv_cntr_register|data_o[0] .is_wysiwyg = "true";
defparam \iBlock|conv_cntr_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \jBlock|conv_cntr_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\jBlock|conv_cntr_adder|Add0~17_sumout ),
	.asdata(\iBlock|conv_cntr_register|data_o [0]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(\FSM|j_clr_o~q ),
	.sload(\FSM|selJ_o~q ),
	.ena(\jBlock|conv_cntr_register|data_o[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\jBlock|conv_cntr_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \jBlock|conv_cntr_register|data_o[0] .is_wysiwyg = "true";
defparam \jBlock|conv_cntr_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \FSM|memY_addr_en_o~0 (
// Equation(s):
// \FSM|memY_addr_en_o~0_combout  = ( \comp_j_valid~1_combout  & ( \comparator_J_sizeX|LessThan0~2_combout  & ( (!\FSM|Selector3~0_combout ) # (!\FSM|Selector7~0_combout ) ) ) ) # ( !\comp_j_valid~1_combout  & ( \comparator_J_sizeX|LessThan0~2_combout  & ( 
// !\FSM|Selector7~0_combout  ) ) ) # ( \comp_j_valid~1_combout  & ( !\comparator_J_sizeX|LessThan0~2_combout  & ( (\comparator_J_sizeX|LessThan0~1_combout  & (\comparator_J_sizeX|LessThan0~0_combout  & ((!\FSM|Selector3~0_combout ) # 
// (!\FSM|Selector7~0_combout )))) ) ) ) # ( !\comp_j_valid~1_combout  & ( !\comparator_J_sizeX|LessThan0~2_combout  & ( (!\FSM|Selector7~0_combout  & (\comparator_J_sizeX|LessThan0~1_combout  & \comparator_J_sizeX|LessThan0~0_combout )) ) ) )

	.dataa(!\FSM|Selector3~0_combout ),
	.datab(!\FSM|Selector7~0_combout ),
	.datac(!\comparator_J_sizeX|LessThan0~1_combout ),
	.datad(!\comparator_J_sizeX|LessThan0~0_combout ),
	.datae(!\comp_j_valid~1_combout ),
	.dataf(!\comparator_J_sizeX|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|memY_addr_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|memY_addr_en_o~0 .extended_lut = "off";
defparam \FSM|memY_addr_en_o~0 .lut_mask = 64'h000C000ECCCCEEEE;
defparam \FSM|memY_addr_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N14
dffeas \FSM|memX_addr_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|memY_addr_en_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|memX_addr_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|memX_addr_en_o .is_wysiwyg = "true";
defparam \FSM|memX_addr_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \memX_addr_block_reg|data_o~0 (
// Equation(s):
// \memX_addr_block_reg|data_o~0_combout  = ( \FSM|memX_addr_en_o~q  & ( \jBlock|conv_cntr_register|data_o [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [0]),
	.datae(gnd),
	.dataf(!\FSM|memX_addr_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memX_addr_block_reg|data_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memX_addr_block_reg|data_o~0 .extended_lut = "off";
defparam \memX_addr_block_reg|data_o~0 .lut_mask = 64'h0000000000FF00FF;
defparam \memX_addr_block_reg|data_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \memX_addr_block_reg|data_o[4]~1 (
// Equation(s):
// \memX_addr_block_reg|data_o[4]~1_combout  = ( \FSM|i_clr_o~q  ) # ( !\FSM|i_clr_o~q  & ( \FSM|memX_addr_en_o~q  ) )

	.dataa(gnd),
	.datab(!\FSM|memX_addr_en_o~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|i_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memX_addr_block_reg|data_o[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memX_addr_block_reg|data_o[4]~1 .extended_lut = "off";
defparam \memX_addr_block_reg|data_o[4]~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \memX_addr_block_reg|data_o[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N25
dffeas \memX_addr_block_reg|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memX_addr_block_reg|data_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memX_addr_block_reg|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memX_addr_block_reg|data_o[0] .is_wysiwyg = "true";
defparam \memX_addr_block_reg|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \memX_addr_block_reg|data_o~2 (
// Equation(s):
// \memX_addr_block_reg|data_o~2_combout  = ( \jBlock|conv_cntr_register|data_o [1] & ( \FSM|memX_addr_en_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\jBlock|conv_cntr_register|data_o [1]),
	.dataf(!\FSM|memX_addr_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memX_addr_block_reg|data_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memX_addr_block_reg|data_o~2 .extended_lut = "off";
defparam \memX_addr_block_reg|data_o~2 .lut_mask = 64'h000000000000FFFF;
defparam \memX_addr_block_reg|data_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \memX_addr_block_reg|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memX_addr_block_reg|data_o~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memX_addr_block_reg|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memX_addr_block_reg|data_o[1] .is_wysiwyg = "true";
defparam \memX_addr_block_reg|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \memX_addr_block_reg|data_o~3 (
// Equation(s):
// \memX_addr_block_reg|data_o~3_combout  = ( \FSM|memX_addr_en_o~q  & ( \jBlock|conv_cntr_register|data_o [2] ) )

	.dataa(!\jBlock|conv_cntr_register|data_o [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|memX_addr_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memX_addr_block_reg|data_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memX_addr_block_reg|data_o~3 .extended_lut = "off";
defparam \memX_addr_block_reg|data_o~3 .lut_mask = 64'h0000000055555555;
defparam \memX_addr_block_reg|data_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N58
dffeas \memX_addr_block_reg|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memX_addr_block_reg|data_o~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memX_addr_block_reg|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memX_addr_block_reg|data_o[2] .is_wysiwyg = "true";
defparam \memX_addr_block_reg|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \memX_addr_block_reg|data_o~4 (
// Equation(s):
// \memX_addr_block_reg|data_o~4_combout  = ( \FSM|memX_addr_en_o~q  & ( \jBlock|conv_cntr_register|data_o [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\jBlock|conv_cntr_register|data_o [3]),
	.datae(gnd),
	.dataf(!\FSM|memX_addr_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memX_addr_block_reg|data_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memX_addr_block_reg|data_o~4 .extended_lut = "off";
defparam \memX_addr_block_reg|data_o~4 .lut_mask = 64'h0000000000FF00FF;
defparam \memX_addr_block_reg|data_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N19
dffeas \memX_addr_block_reg|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memX_addr_block_reg|data_o~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memX_addr_block_reg|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memX_addr_block_reg|data_o[3] .is_wysiwyg = "true";
defparam \memX_addr_block_reg|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N3
cyclonev_lcell_comb \memX_addr_block_reg|data_o~5 (
// Equation(s):
// \memX_addr_block_reg|data_o~5_combout  = ( \FSM|memX_addr_en_o~q  & ( \jBlock|conv_cntr_register|data_o [4] ) )

	.dataa(!\jBlock|conv_cntr_register|data_o [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|memX_addr_en_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memX_addr_block_reg|data_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memX_addr_block_reg|data_o~5 .extended_lut = "off";
defparam \memX_addr_block_reg|data_o~5 .lut_mask = 64'h0000000055555555;
defparam \memX_addr_block_reg|data_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N4
dffeas \memX_addr_block_reg|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memX_addr_block_reg|data_o~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memX_addr_block_reg|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memX_addr_block_reg|data_o[4] .is_wysiwyg = "true";
defparam \memX_addr_block_reg|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \memY_addr_block_reg|conv_memY_sub|Add0~1 (
// Equation(s):
// \memY_addr_block_reg|conv_memY_sub|Add0~1_sumout  = SUM(( !\iBlock|conv_cntr_register|data_o [0] $ (!\jBlock|conv_cntr_register|data_o [0]) ) + ( !VCC ) + ( !VCC ))
// \memY_addr_block_reg|conv_memY_sub|Add0~2  = CARRY(( !\iBlock|conv_cntr_register|data_o [0] $ (!\jBlock|conv_cntr_register|data_o [0]) ) + ( !VCC ) + ( !VCC ))
// \memY_addr_block_reg|conv_memY_sub|Add0~3  = SHARE((!\jBlock|conv_cntr_register|data_o [0]) # (\iBlock|conv_cntr_register|data_o [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iBlock|conv_cntr_register|data_o [0]),
	.datad(!\jBlock|conv_cntr_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\memY_addr_block_reg|conv_memY_sub|Add0~1_sumout ),
	.cout(\memY_addr_block_reg|conv_memY_sub|Add0~2 ),
	.shareout(\memY_addr_block_reg|conv_memY_sub|Add0~3 ));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_sub|Add0~1 .extended_lut = "off";
defparam \memY_addr_block_reg|conv_memY_sub|Add0~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \memY_addr_block_reg|conv_memY_sub|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \kBlock|conv_cntr_mux2to1|data_o[0]~0 (
// Equation(s):
// \kBlock|conv_cntr_mux2to1|data_o[0]~0_combout  = (!\FSM|selK_o~q  & (!\sizeY[0]~input_o )) # (\FSM|selK_o~q  & ((!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0])))

	.dataa(!\FSM|selK_o~q ),
	.datab(!\sizeY[0]~input_o ),
	.datac(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_mux2to1|data_o[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_mux2to1|data_o[0]~0 .extended_lut = "off";
defparam \kBlock|conv_cntr_mux2to1|data_o[0]~0 .lut_mask = 64'hD8D8D8D8D8D8D8D8;
defparam \kBlock|conv_cntr_mux2to1|data_o[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \FSM|k_en_o~0 (
// Equation(s):
// \FSM|k_en_o~0_combout  = ( \comparator_I_sizeX|LessThan0~2_combout  & ( \comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~3_combout ) # (\comparator_I_sizeX|LessThan0~0_combout )))) # 
// (\FSM|state.S12~q ) ) ) ) # ( !\comparator_I_sizeX|LessThan0~2_combout  & ( \comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~3_combout ) # (\comparator_I_sizeX|LessThan0~0_combout )))) # 
// (\FSM|state.S12~q ) ) ) ) # ( \comparator_I_sizeX|LessThan0~2_combout  & ( !\comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & ((!\comparator_I_sizeX|LessThan0~3_combout ) # (\comparator_I_sizeX|LessThan0~0_combout )))) # 
// (\FSM|state.S12~q ) ) ) ) # ( !\comparator_I_sizeX|LessThan0~2_combout  & ( !\comparator_I_sizeX|LessThan0~1_combout  & ( ((!\FSM|Selector8~0_combout  & !\comparator_I_sizeX|LessThan0~3_combout )) # (\FSM|state.S12~q ) ) ) )

	.dataa(!\FSM|state.S12~q ),
	.datab(!\FSM|Selector8~0_combout ),
	.datac(!\comparator_I_sizeX|LessThan0~3_combout ),
	.datad(!\comparator_I_sizeX|LessThan0~0_combout ),
	.datae(!\comparator_I_sizeX|LessThan0~2_combout ),
	.dataf(!\comparator_I_sizeX|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|k_en_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|k_en_o~0 .extended_lut = "off";
defparam \FSM|k_en_o~0 .lut_mask = 64'hD5D5D5DDD5DDD5DD;
defparam \FSM|k_en_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N22
dffeas \FSM|k_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|k_en_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|k_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|k_en_o .is_wysiwyg = "true";
defparam \FSM|k_en_o .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\kBlock|conv_cntr_mux2to1|data_o[0]~0_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|k_en_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[0] .is_wysiwyg = "true";
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N31
dffeas \memY_addr_block_reg|conv_memY_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memY_addr_block_reg|conv_memY_sub|Add0~1_sumout ),
	.asdata(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|memX_addr_en_o~q ),
	.sload(\FSM|selY_o~q ),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memY_addr_block_reg|conv_memY_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_register|data_o[0] .is_wysiwyg = "true";
defparam \memY_addr_block_reg|conv_memY_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \memY_addr_block_reg|conv_memY_sub|Add0~5 (
// Equation(s):
// \memY_addr_block_reg|conv_memY_sub|Add0~5_sumout  = SUM(( !\iBlock|conv_cntr_register|data_o [1] $ (\jBlock|conv_cntr_register|data_o [1]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~3  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~2  ))
// \memY_addr_block_reg|conv_memY_sub|Add0~6  = CARRY(( !\iBlock|conv_cntr_register|data_o [1] $ (\jBlock|conv_cntr_register|data_o [1]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~3  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~2  ))
// \memY_addr_block_reg|conv_memY_sub|Add0~7  = SHARE((\iBlock|conv_cntr_register|data_o [1] & !\jBlock|conv_cntr_register|data_o [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\iBlock|conv_cntr_register|data_o [1]),
	.datad(!\jBlock|conv_cntr_register|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memY_addr_block_reg|conv_memY_sub|Add0~2 ),
	.sharein(\memY_addr_block_reg|conv_memY_sub|Add0~3 ),
	.combout(),
	.sumout(\memY_addr_block_reg|conv_memY_sub|Add0~5_sumout ),
	.cout(\memY_addr_block_reg|conv_memY_sub|Add0~6 ),
	.shareout(\memY_addr_block_reg|conv_memY_sub|Add0~7 ));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_sub|Add0~5 .extended_lut = "off";
defparam \memY_addr_block_reg|conv_memY_sub|Add0~5 .lut_mask = 64'h00000F000000F00F;
defparam \memY_addr_block_reg|conv_memY_sub|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \kBlock|conv_cntr_subtractor_reg|Add0~0 (
// Equation(s):
// \kBlock|conv_cntr_subtractor_reg|Add0~0_combout  = ( \FSM|selK_o~q  & ( !\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0] $ (\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1]) ) ) # ( !\FSM|selK_o~q  & ( !\sizeY[0]~input_o  $ (\sizeY[1]~input_o ) ) )

	.dataa(!\sizeY[0]~input_o ),
	.datab(!\sizeY[1]~input_o ),
	.datac(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0]),
	.datad(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1]),
	.datae(gnd),
	.dataf(!\FSM|selK_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_subtractor_reg|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|Add0~0 .extended_lut = "off";
defparam \kBlock|conv_cntr_subtractor_reg|Add0~0 .lut_mask = 64'h99999999F00FF00F;
defparam \kBlock|conv_cntr_subtractor_reg|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N26
dffeas \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\kBlock|conv_cntr_subtractor_reg|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|k_en_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[1] .is_wysiwyg = "true";
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N34
dffeas \memY_addr_block_reg|conv_memY_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memY_addr_block_reg|conv_memY_sub|Add0~5_sumout ),
	.asdata(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|memX_addr_en_o~q ),
	.sload(\FSM|selY_o~q ),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memY_addr_block_reg|conv_memY_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_register|data_o[1] .is_wysiwyg = "true";
defparam \memY_addr_block_reg|conv_memY_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \memY_addr_block_reg|conv_memY_sub|Add0~9 (
// Equation(s):
// \memY_addr_block_reg|conv_memY_sub|Add0~9_sumout  = SUM(( !\jBlock|conv_cntr_register|data_o [2] $ (\iBlock|conv_cntr_register|data_o [2]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~7  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~6  ))
// \memY_addr_block_reg|conv_memY_sub|Add0~10  = CARRY(( !\jBlock|conv_cntr_register|data_o [2] $ (\iBlock|conv_cntr_register|data_o [2]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~7  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~6  ))
// \memY_addr_block_reg|conv_memY_sub|Add0~11  = SHARE((!\jBlock|conv_cntr_register|data_o [2] & \iBlock|conv_cntr_register|data_o [2]))

	.dataa(!\jBlock|conv_cntr_register|data_o [2]),
	.datab(gnd),
	.datac(!\iBlock|conv_cntr_register|data_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memY_addr_block_reg|conv_memY_sub|Add0~6 ),
	.sharein(\memY_addr_block_reg|conv_memY_sub|Add0~7 ),
	.combout(),
	.sumout(\memY_addr_block_reg|conv_memY_sub|Add0~9_sumout ),
	.cout(\memY_addr_block_reg|conv_memY_sub|Add0~10 ),
	.shareout(\memY_addr_block_reg|conv_memY_sub|Add0~11 ));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_sub|Add0~9 .extended_lut = "off";
defparam \memY_addr_block_reg|conv_memY_sub|Add0~9 .lut_mask = 64'h00000A0A0000A5A5;
defparam \memY_addr_block_reg|conv_memY_sub|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \kBlock|conv_cntr_mux2to1|data_o[2]~1 (
// Equation(s):
// \kBlock|conv_cntr_mux2to1|data_o[2]~1_combout  = ( \FSM|selK_o~q  & ( \kBlock|conv_cntr_subtractor_reg|A_sub_B_o [2] ) ) # ( !\FSM|selK_o~q  & ( \sizeY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [2]),
	.datad(!\sizeY[2]~input_o ),
	.datae(gnd),
	.dataf(!\FSM|selK_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_mux2to1|data_o[2]~1 .extended_lut = "off";
defparam \kBlock|conv_cntr_mux2to1|data_o[2]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \kBlock|conv_cntr_mux2to1|data_o[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \kBlock|conv_cntr_subtractor_reg|Add0~1 (
// Equation(s):
// \kBlock|conv_cntr_subtractor_reg|Add0~1_combout  = ( \kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1] & ( (!\FSM|selK_o~q  & (!\sizeY[0]~input_o  & !\sizeY[1]~input_o )) ) ) # ( !\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1] & ( (!\FSM|selK_o~q  & 
// (!\sizeY[0]~input_o  & (!\sizeY[1]~input_o ))) # (\FSM|selK_o~q  & (((!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0])))) ) )

	.dataa(!\FSM|selK_o~q ),
	.datab(!\sizeY[0]~input_o ),
	.datac(!\sizeY[1]~input_o ),
	.datad(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [0]),
	.datae(gnd),
	.dataf(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|Add0~1 .extended_lut = "off";
defparam \kBlock|conv_cntr_subtractor_reg|Add0~1 .lut_mask = 64'hD580D58080808080;
defparam \kBlock|conv_cntr_subtractor_reg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \kBlock|conv_cntr_subtractor_reg|Add0~2 (
// Equation(s):
// \kBlock|conv_cntr_subtractor_reg|Add0~2_combout  = ( \kBlock|conv_cntr_subtractor_reg|Add0~1_combout  & ( !\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout  ) ) # ( !\kBlock|conv_cntr_subtractor_reg|Add0~1_combout  & ( 
// \kBlock|conv_cntr_mux2to1|data_o[2]~1_combout  ) )

	.dataa(gnd),
	.datab(!\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_subtractor_reg|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|Add0~2 .extended_lut = "off";
defparam \kBlock|conv_cntr_subtractor_reg|Add0~2 .lut_mask = 64'h33333333CCCCCCCC;
defparam \kBlock|conv_cntr_subtractor_reg|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\kBlock|conv_cntr_subtractor_reg|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|k_en_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[2] .is_wysiwyg = "true";
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \memY_addr_block_reg|conv_memY_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memY_addr_block_reg|conv_memY_sub|Add0~9_sumout ),
	.asdata(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [2]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|memX_addr_en_o~q ),
	.sload(\FSM|selY_o~q ),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memY_addr_block_reg|conv_memY_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_register|data_o[2] .is_wysiwyg = "true";
defparam \memY_addr_block_reg|conv_memY_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \memY_addr_block_reg|conv_memY_sub|Add0~13 (
// Equation(s):
// \memY_addr_block_reg|conv_memY_sub|Add0~13_sumout  = SUM(( !\jBlock|conv_cntr_register|data_o [3] $ (\iBlock|conv_cntr_register|data_o [3]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~11  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~10  ))
// \memY_addr_block_reg|conv_memY_sub|Add0~14  = CARRY(( !\jBlock|conv_cntr_register|data_o [3] $ (\iBlock|conv_cntr_register|data_o [3]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~11  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~10  ))
// \memY_addr_block_reg|conv_memY_sub|Add0~15  = SHARE((!\jBlock|conv_cntr_register|data_o [3] & \iBlock|conv_cntr_register|data_o [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\jBlock|conv_cntr_register|data_o [3]),
	.datad(!\iBlock|conv_cntr_register|data_o [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memY_addr_block_reg|conv_memY_sub|Add0~10 ),
	.sharein(\memY_addr_block_reg|conv_memY_sub|Add0~11 ),
	.combout(),
	.sumout(\memY_addr_block_reg|conv_memY_sub|Add0~13_sumout ),
	.cout(\memY_addr_block_reg|conv_memY_sub|Add0~14 ),
	.shareout(\memY_addr_block_reg|conv_memY_sub|Add0~15 ));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_sub|Add0~13 .extended_lut = "off";
defparam \memY_addr_block_reg|conv_memY_sub|Add0~13 .lut_mask = 64'h000000F00000F00F;
defparam \memY_addr_block_reg|conv_memY_sub|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \kBlock|conv_cntr_mux2to1|data_o[3]~2 (
// Equation(s):
// \kBlock|conv_cntr_mux2to1|data_o[3]~2_combout  = ( \kBlock|conv_cntr_subtractor_reg|A_sub_B_o [3] & ( (\FSM|selK_o~q ) # (\sizeY[3]~input_o ) ) ) # ( !\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [3] & ( (\sizeY[3]~input_o  & !\FSM|selK_o~q ) ) )

	.dataa(!\sizeY[3]~input_o ),
	.datab(gnd),
	.datac(!\FSM|selK_o~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_mux2to1|data_o[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_mux2to1|data_o[3]~2 .extended_lut = "off";
defparam \kBlock|conv_cntr_mux2to1|data_o[3]~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \kBlock|conv_cntr_mux2to1|data_o[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \kBlock|conv_cntr_subtractor_reg|Add0~3 (
// Equation(s):
// \kBlock|conv_cntr_subtractor_reg|Add0~3_combout  = ( \kBlock|conv_cntr_subtractor_reg|Add0~1_combout  & ( !\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout  $ (\kBlock|conv_cntr_mux2to1|data_o[3]~2_combout ) ) ) # ( 
// !\kBlock|conv_cntr_subtractor_reg|Add0~1_combout  & ( \kBlock|conv_cntr_mux2to1|data_o[3]~2_combout  ) )

	.dataa(gnd),
	.datab(!\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ),
	.datac(!\kBlock|conv_cntr_mux2to1|data_o[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_subtractor_reg|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|Add0~3 .extended_lut = "off";
defparam \kBlock|conv_cntr_subtractor_reg|Add0~3 .lut_mask = 64'h0F0F0F0FC3C3C3C3;
defparam \kBlock|conv_cntr_subtractor_reg|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N17
dffeas \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\kBlock|conv_cntr_subtractor_reg|Add0~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|k_en_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[3] .is_wysiwyg = "true";
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \memY_addr_block_reg|conv_memY_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memY_addr_block_reg|conv_memY_sub|Add0~13_sumout ),
	.asdata(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [3]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|memX_addr_en_o~q ),
	.sload(\FSM|selY_o~q ),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memY_addr_block_reg|conv_memY_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_register|data_o[3] .is_wysiwyg = "true";
defparam \memY_addr_block_reg|conv_memY_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \memY_addr_block_reg|conv_memY_sub|Add0~17 (
// Equation(s):
// \memY_addr_block_reg|conv_memY_sub|Add0~17_sumout  = SUM(( !\jBlock|conv_cntr_register|data_o [4] $ (\iBlock|conv_cntr_register|data_o [4]) ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~15  ) + ( \memY_addr_block_reg|conv_memY_sub|Add0~14  ))

	.dataa(!\jBlock|conv_cntr_register|data_o [4]),
	.datab(gnd),
	.datac(!\iBlock|conv_cntr_register|data_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\memY_addr_block_reg|conv_memY_sub|Add0~14 ),
	.sharein(\memY_addr_block_reg|conv_memY_sub|Add0~15 ),
	.combout(),
	.sumout(\memY_addr_block_reg|conv_memY_sub|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_sub|Add0~17 .extended_lut = "off";
defparam \memY_addr_block_reg|conv_memY_sub|Add0~17 .lut_mask = 64'h000000000000A5A5;
defparam \memY_addr_block_reg|conv_memY_sub|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \kBlock|conv_cntr_subtractor_reg|Add0~4 (
// Equation(s):
// \kBlock|conv_cntr_subtractor_reg|Add0~4_combout  = ( \kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4] & ( \kBlock|conv_cntr_mux2to1|data_o[3]~2_combout  & ( (\sizeY[4]~input_o ) # (\FSM|selK_o~q ) ) ) ) # ( !\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4] & 
// ( \kBlock|conv_cntr_mux2to1|data_o[3]~2_combout  & ( (!\FSM|selK_o~q  & \sizeY[4]~input_o ) ) ) ) # ( \kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4] & ( !\kBlock|conv_cntr_mux2to1|data_o[3]~2_combout  & ( (!\FSM|selK_o~q  & (!\sizeY[4]~input_o  $ 
// (((!\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ) # (\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ))))) # (\FSM|selK_o~q  & (((!\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ) # (\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout )))) ) ) ) # ( 
// !\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4] & ( !\kBlock|conv_cntr_mux2to1|data_o[3]~2_combout  & ( (!\FSM|selK_o~q  & (!\sizeY[4]~input_o  $ (((!\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ) # (\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ))))) 
// # (\FSM|selK_o~q  & (((\kBlock|conv_cntr_subtractor_reg|Add0~1_combout  & !\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout )))) ) ) )

	.dataa(!\FSM|selK_o~q ),
	.datab(!\sizeY[4]~input_o ),
	.datac(!\kBlock|conv_cntr_subtractor_reg|Add0~1_combout ),
	.datad(!\kBlock|conv_cntr_mux2to1|data_o[2]~1_combout ),
	.datae(!\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4]),
	.dataf(!\kBlock|conv_cntr_mux2to1|data_o[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\kBlock|conv_cntr_subtractor_reg|Add0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|Add0~4 .extended_lut = "off";
defparam \kBlock|conv_cntr_subtractor_reg|Add0~4 .lut_mask = 64'h2D22787722227777;
defparam \kBlock|conv_cntr_subtractor_reg|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\kBlock|conv_cntr_subtractor_reg|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|k_en_o~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[4] .is_wysiwyg = "true";
defparam \kBlock|conv_cntr_subtractor_reg|A_sub_B_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N43
dffeas \memY_addr_block_reg|conv_memY_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memY_addr_block_reg|conv_memY_sub|Add0~17_sumout ),
	.asdata(\kBlock|conv_cntr_subtractor_reg|A_sub_B_o [4]),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|memX_addr_en_o~q ),
	.sload(\FSM|selY_o~q ),
	.ena(\memX_addr_block_reg|data_o[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memY_addr_block_reg|conv_memY_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memY_addr_block_reg|conv_memY_register|data_o[4] .is_wysiwyg = "true";
defparam \memY_addr_block_reg|conv_memY_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \dataX[0]~input (
	.i(dataX[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[0]~input_o ));
// synopsys translate_off
defparam \dataX[0]~input .bus_hold = "false";
defparam \dataX[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \dataX[1]~input (
	.i(dataX[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[1]~input_o ));
// synopsys translate_off
defparam \dataX[1]~input .bus_hold = "false";
defparam \dataX[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \dataX[2]~input (
	.i(dataX[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[2]~input_o ));
// synopsys translate_off
defparam \dataX[2]~input .bus_hold = "false";
defparam \dataX[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \dataX[3]~input (
	.i(dataX[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[3]~input_o ));
// synopsys translate_off
defparam \dataX[3]~input .bus_hold = "false";
defparam \dataX[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \dataX[4]~input (
	.i(dataX[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[4]~input_o ));
// synopsys translate_off
defparam \dataX[4]~input .bus_hold = "false";
defparam \dataX[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \dataX[5]~input (
	.i(dataX[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[5]~input_o ));
// synopsys translate_off
defparam \dataX[5]~input .bus_hold = "false";
defparam \dataX[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \dataX[6]~input (
	.i(dataX[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[6]~input_o ));
// synopsys translate_off
defparam \dataX[6]~input .bus_hold = "false";
defparam \dataX[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \dataX[7]~input (
	.i(dataX[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataX[7]~input_o ));
// synopsys translate_off
defparam \dataX[7]~input .bus_hold = "false";
defparam \dataX[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \dataY[0]~input (
	.i(dataY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[0]~input_o ));
// synopsys translate_off
defparam \dataY[0]~input .bus_hold = "false";
defparam \dataY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \dataY[1]~input (
	.i(dataY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[1]~input_o ));
// synopsys translate_off
defparam \dataY[1]~input .bus_hold = "false";
defparam \dataY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \dataY[2]~input (
	.i(dataY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[2]~input_o ));
// synopsys translate_off
defparam \dataY[2]~input .bus_hold = "false";
defparam \dataY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \dataY[3]~input (
	.i(dataY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[3]~input_o ));
// synopsys translate_off
defparam \dataY[3]~input .bus_hold = "false";
defparam \dataY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \dataY[4]~input (
	.i(dataY[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[4]~input_o ));
// synopsys translate_off
defparam \dataY[4]~input .bus_hold = "false";
defparam \dataY[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \dataY[5]~input (
	.i(dataY[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[5]~input_o ));
// synopsys translate_off
defparam \dataY[5]~input .bus_hold = "false";
defparam \dataY[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \dataY[6]~input (
	.i(dataY[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[6]~input_o ));
// synopsys translate_off
defparam \dataY[6]~input .bus_hold = "false";
defparam \dataY[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \dataY[7]~input (
	.i(dataY[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\dataY[7]~input_o ));
// synopsys translate_off
defparam \dataY[7]~input .bus_hold = "false";
defparam \dataY[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X20_Y2_N0
cyclonev_mac \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\dataX[7]~input_o ,\dataX[6]~input_o ,\dataX[5]~input_o ,\dataX[4]~input_o ,\dataX[3]~input_o ,\dataX[2]~input_o ,\dataX[1]~input_o ,\dataX[0]~input_o }),
	.ay({\dataY[7]~input_o ,\dataY[6]~input_o ,\dataY[5]~input_o ,\dataY[4]~input_o ,\dataY[3]~input_o ,\dataY[2]~input_o ,\dataY[1]~input_o ,\dataY[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .accumulate_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .ax_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .ax_width = 8;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .ay_scan_in_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .ay_scan_in_width = 8;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .ay_use_scan_in = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .az_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .bx_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .by_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .by_use_scan_in = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .bz_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_0 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_1 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_2 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_3 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_4 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_5 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_6 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_a_7 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_0 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_1 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_2 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_3 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_4 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_5 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_6 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_b_7 = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_sel_a_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .coef_sel_b_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .delay_scan_out_ay = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .delay_scan_out_by = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .enable_double_accum = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .load_const_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .load_const_value = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .mode_sub_location = 0;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .negate_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .operand_source_max = "input";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .operand_source_may = "input";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .operand_source_mbx = "input";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .operand_source_mby = "input";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .operation_mode = "m9x9";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .output_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .preadder_subtract_a = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .preadder_subtract_b = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .result_a_width = 64;
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .signed_max = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .signed_may = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .signed_mbx = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .signed_mby = "false";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .sub_clock = "none";
defparam \dataZ_block_reg|conv_dataZ_multiplier|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N0
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~1 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~1_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [0] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] ) + ( !VCC ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~2  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [0] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [0]),
	.datac(gnd),
	.datad(!\dataZ_block_reg|conv_dataZ_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~1_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~1 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \FSM|dataZ_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|dataZ_en_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|dataZ_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|dataZ_en_o .is_wysiwyg = "true";
defparam \FSM|dataZ_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \FSM|dataZ_clr_o~0 (
// Equation(s):
// \FSM|dataZ_clr_o~0_combout  = ( \FSM|Selector5~0_combout  ) # ( !\FSM|Selector5~0_combout  & ( \FSM|Selector1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FSM|Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\FSM|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|dataZ_clr_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|dataZ_clr_o~0 .extended_lut = "off";
defparam \FSM|dataZ_clr_o~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \FSM|dataZ_clr_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \FSM|dataZ_clr_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|dataZ_clr_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|dataZ_clr_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|dataZ_clr_o .is_wysiwyg = "true";
defparam \FSM|dataZ_clr_o .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N48
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_register|data_o[6]~0 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout  = ( \FSM|dataZ_en_o~q  & ( \FSM|dataZ_clr_o~q  ) ) # ( !\FSM|dataZ_en_o~q  & ( \FSM|dataZ_clr_o~q  ) ) # ( \FSM|dataZ_en_o~q  & ( !\FSM|dataZ_clr_o~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FSM|dataZ_en_o~q ),
	.dataf(!\FSM|dataZ_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[6]~0 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[6]~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \dataZ_block_reg|conv_dataZ_register|data_o[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[0] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N3
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~5 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~5_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [1] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~2  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~6  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [1] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [1]),
	.datad(!\dataZ_block_reg|conv_dataZ_register|data_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~5_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~5 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N5
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[1] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N6
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~9 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~9_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [2] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~6  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~10  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [2] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~6  ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_register|data_o [2]),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~9_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~9 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N8
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[2] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N9
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~13 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~13_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [3] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~10  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~14  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [3] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~10  ))

	.dataa(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [3]),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_register|data_o [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~13_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~13 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N11
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[3] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N12
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~17 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~17_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [4] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~14  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~18  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [4] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~14  ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_register|data_o [4]),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~17_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~17 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~17 .lut_mask = 64'h0000F0F000003333;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N14
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[4] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N15
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~21 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~21_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [5] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~18  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~22  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [5] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_register|data_o [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [5]),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~21_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~21 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N17
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[5] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N18
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~25 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~25_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [6] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~22  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~26  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [6] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [6]),
	.datac(!\dataZ_block_reg|conv_dataZ_register|data_o [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~25_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~25 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N20
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[6] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N21
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~29 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~29_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [7] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~26  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~30  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [7] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [7]),
	.datad(!\dataZ_block_reg|conv_dataZ_register|data_o [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~29_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~29 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N23
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[7] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N24
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~33 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~33_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [8] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~30  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~34  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [8] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~30  ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [8]),
	.datac(!\dataZ_block_reg|conv_dataZ_register|data_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~33_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~33 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N26
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[8] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N27
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~37 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~37_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [9] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~34  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~38  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [9] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~34  ))

	.dataa(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataZ_block_reg|conv_dataZ_register|data_o [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~37_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~37 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N29
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[9] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N30
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~41 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~41_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [10] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~38  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~42  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [10] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~38  ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_register|data_o [10]),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~41_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~41 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N32
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[10] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N33
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~45 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~45_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [11] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~42  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~46  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [11] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~42  ))

	.dataa(!\dataZ_block_reg|conv_dataZ_register|data_o [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [11]),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~45_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~45 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~45 .lut_mask = 64'h0000FF0000005555;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N35
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[11] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N36
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~49 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~49_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [12] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~46  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~50  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [12] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [12]),
	.datad(!\dataZ_block_reg|conv_dataZ_register|data_o [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~49_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~49 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N38
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[12] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~53 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~53_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [13] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~50  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~54  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [13] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~50  ))

	.dataa(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [13]),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_register|data_o [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~53_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~53 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N41
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[13] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N42
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~57 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~57_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [14] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~54  ))
// \dataZ_block_reg|conv_dataZ_adder|Add0~58  = CARRY(( \dataZ_block_reg|conv_dataZ_register|data_o [14] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~54  ))

	.dataa(gnd),
	.datab(!\dataZ_block_reg|conv_dataZ_register|data_o [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [14]),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~57_sumout ),
	.cout(\dataZ_block_reg|conv_dataZ_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~57 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~57 .lut_mask = 64'h0000FF0000003333;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[14] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N45
cyclonev_lcell_comb \dataZ_block_reg|conv_dataZ_adder|Add0~61 (
// Equation(s):
// \dataZ_block_reg|conv_dataZ_adder|Add0~61_sumout  = SUM(( \dataZ_block_reg|conv_dataZ_register|data_o [15] ) + ( \dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15] ) + ( \dataZ_block_reg|conv_dataZ_adder|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dataZ_block_reg|conv_dataZ_multiplier|A_times_B_o [15]),
	.datad(!\dataZ_block_reg|conv_dataZ_register|data_o [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataZ_block_reg|conv_dataZ_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataZ_block_reg|conv_dataZ_adder|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~61 .extended_lut = "off";
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \dataZ_block_reg|conv_dataZ_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N47
dffeas \dataZ_block_reg|conv_dataZ_register|data_o[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\dataZ_block_reg|conv_dataZ_adder|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(!\FSM|dataZ_en_o~q ),
	.sload(gnd),
	.ena(\dataZ_block_reg|conv_dataZ_register|data_o[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataZ_block_reg|conv_dataZ_register|data_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dataZ_block_reg|conv_dataZ_register|data_o[15] .is_wysiwyg = "true";
defparam \dataZ_block_reg|conv_dataZ_register|data_o[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \FSM|memZ_addr_en_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|memZ_addr_en_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|memZ_addr_en_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|memZ_addr_en_o .is_wysiwyg = "true";
defparam \FSM|memZ_addr_en_o .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N51
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o~0 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o~0_combout  = (\FSM|memZ_addr_en_o~q  & !\memZ_addr_block_reg|A_plus_B_register|data_o [0])

	.dataa(gnd),
	.datab(!\FSM|memZ_addr_en_o~q ),
	.datac(gnd),
	.datad(!\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~0 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~0 .lut_mask = 64'h3300330033003300;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o[0]~1 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout  = ( \FSM|i_clr_o~q  ) # ( !\FSM|i_clr_o~q  & ( \FSM|memZ_addr_en_o~q  ) )

	.dataa(gnd),
	.datab(!\FSM|memZ_addr_en_o~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\FSM|i_clr_o~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[0]~1 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[0]~1 .lut_mask = 64'h33333333FFFFFFFF;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N53
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[0] .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o~2 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o~2_combout  = ( \memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( (\FSM|memZ_addr_en_o~q  & !\memZ_addr_block_reg|A_plus_B_register|data_o [1]) ) ) # ( !\memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( 
// (\FSM|memZ_addr_en_o~q  & \memZ_addr_block_reg|A_plus_B_register|data_o [1]) ) )

	.dataa(gnd),
	.datab(!\FSM|memZ_addr_en_o~q ),
	.datac(gnd),
	.datad(!\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datae(gnd),
	.dataf(!\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~2 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~2 .lut_mask = 64'h0033003333003300;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N50
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~2_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[1] .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o~3 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o~3_combout  = ( \memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( (\FSM|memZ_addr_en_o~q  & (!\memZ_addr_block_reg|A_plus_B_register|data_o [1] $ (!\memZ_addr_block_reg|A_plus_B_register|data_o [2]))) ) ) # 
// ( !\memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( (\FSM|memZ_addr_en_o~q  & \memZ_addr_block_reg|A_plus_B_register|data_o [2]) ) )

	.dataa(gnd),
	.datab(!\FSM|memZ_addr_en_o~q ),
	.datac(!\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datad(!\memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.datae(gnd),
	.dataf(!\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~3 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~3 .lut_mask = 64'h0033003303300330;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N31
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[2] .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N32
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~3_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o~4 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o~4_combout  = ( \memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( (\FSM|memZ_addr_en_o~q  & (!\memZ_addr_block_reg|A_plus_B_register|data_o [3] $ (((!\memZ_addr_block_reg|A_plus_B_register|data_o [1]) # 
// (!\memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ))))) ) ) # ( !\memZ_addr_block_reg|A_plus_B_register|data_o [0] & ( (\FSM|memZ_addr_en_o~q  & \memZ_addr_block_reg|A_plus_B_register|data_o [3]) ) )

	.dataa(!\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datab(!\memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ),
	.datac(!\FSM|memZ_addr_en_o~q ),
	.datad(!\memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.datae(gnd),
	.dataf(!\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~4 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~4 .lut_mask = 64'h000F000F010E010E;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N28
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[3] .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o~5 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o~5_combout  = ( \memZ_addr_block_reg|A_plus_B_register|data_o [4] & ( \memZ_addr_block_reg|A_plus_B_register|data_o [3] & ( (\FSM|memZ_addr_en_o~q  & ((!\memZ_addr_block_reg|A_plus_B_register|data_o [0]) # 
// ((!\memZ_addr_block_reg|A_plus_B_register|data_o [1]) # (!\memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q )))) ) ) ) # ( !\memZ_addr_block_reg|A_plus_B_register|data_o [4] & ( \memZ_addr_block_reg|A_plus_B_register|data_o [3] & ( 
// (\memZ_addr_block_reg|A_plus_B_register|data_o [0] & (\FSM|memZ_addr_en_o~q  & (\memZ_addr_block_reg|A_plus_B_register|data_o [1] & \memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ))) ) ) ) # ( \memZ_addr_block_reg|A_plus_B_register|data_o 
// [4] & ( !\memZ_addr_block_reg|A_plus_B_register|data_o [3] & ( \FSM|memZ_addr_en_o~q  ) ) )

	.dataa(!\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datab(!\FSM|memZ_addr_en_o~q ),
	.datac(!\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datad(!\memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ),
	.datae(!\memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.dataf(!\memZ_addr_block_reg|A_plus_B_register|data_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~5 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~5 .lut_mask = 64'h0000333300013332;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N56
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~5_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[4] .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N29
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~4_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B|Add0~0 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B|Add0~0_combout  = ( \memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q  & ( (\memZ_addr_block_reg|A_plus_B_register|data_o [1] & (\memZ_addr_block_reg|A_plus_B_register|data_o [0] & 
// \memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE_q )) ) )

	.dataa(!\memZ_addr_block_reg|A_plus_B_register|data_o [1]),
	.datab(gnd),
	.datac(!\memZ_addr_block_reg|A_plus_B_register|data_o [0]),
	.datad(!\memZ_addr_block_reg|A_plus_B_register|data_o[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\memZ_addr_block_reg|A_plus_B_register|data_o[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B|Add0~0 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B|Add0~0 .lut_mask = 64'h0000000000050005;
defparam \memZ_addr_block_reg|A_plus_B|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \memZ_addr_block_reg|A_plus_B_register|data_o~6 (
// Equation(s):
// \memZ_addr_block_reg|A_plus_B_register|data_o~6_combout  = ( \memZ_addr_block_reg|A_plus_B_register|data_o [5] & ( \memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( (!\memZ_addr_block_reg|A_plus_B_register|data_o [4] & \FSM|memZ_addr_en_o~q ) ) ) ) # ( 
// !\memZ_addr_block_reg|A_plus_B_register|data_o [5] & ( \memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( (\memZ_addr_block_reg|A_plus_B_register|data_o [4] & \FSM|memZ_addr_en_o~q ) ) ) ) # ( \memZ_addr_block_reg|A_plus_B_register|data_o [5] & ( 
// !\memZ_addr_block_reg|A_plus_B|Add0~0_combout  & ( \FSM|memZ_addr_en_o~q  ) ) )

	.dataa(!\memZ_addr_block_reg|A_plus_B_register|data_o [4]),
	.datab(!\FSM|memZ_addr_en_o~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memZ_addr_block_reg|A_plus_B_register|data_o [5]),
	.dataf(!\memZ_addr_block_reg|A_plus_B|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memZ_addr_block_reg|A_plus_B_register|data_o~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~6 .extended_lut = "off";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~6 .lut_mask = 64'h0000333311112222;
defparam \memZ_addr_block_reg|A_plus_B_register|data_o~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N37
dffeas \memZ_addr_block_reg|A_plus_B_register|data_o[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memZ_addr_block_reg|A_plus_B_register|data_o~6_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memZ_addr_block_reg|A_plus_B_register|data_o[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memZ_addr_block_reg|A_plus_B_register|data_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[5] .is_wysiwyg = "true";
defparam \memZ_addr_block_reg|A_plus_B_register|data_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \FSM|writeZ_o~0 (
// Equation(s):
// \FSM|writeZ_o~0_combout  = ( !\comp_j_valid~1_combout  & ( \comparator_J_sizeX|LessThan0~2_combout  & ( !\FSM|Selector3~0_combout  ) ) ) # ( \comp_j_valid~1_combout  & ( !\comparator_J_sizeX|LessThan0~2_combout  & ( (!\FSM|Selector3~0_combout  & 
// (((!\comparator_J_sizeX|LessThan0~1_combout ) # (!\comparator_J_sizeX|LessThan0~0_combout )))) # (\FSM|Selector3~0_combout  & (!\FSM|Selector7~0_combout  & ((!\comparator_J_sizeX|LessThan0~1_combout ) # (!\comparator_J_sizeX|LessThan0~0_combout )))) ) ) ) 
// # ( !\comp_j_valid~1_combout  & ( !\comparator_J_sizeX|LessThan0~2_combout  & ( (!\FSM|Selector3~0_combout ) # ((!\FSM|Selector7~0_combout  & ((!\comparator_J_sizeX|LessThan0~1_combout ) # (!\comparator_J_sizeX|LessThan0~0_combout )))) ) ) )

	.dataa(!\FSM|Selector3~0_combout ),
	.datab(!\FSM|Selector7~0_combout ),
	.datac(!\comparator_J_sizeX|LessThan0~1_combout ),
	.datad(!\comparator_J_sizeX|LessThan0~0_combout ),
	.datae(!\comp_j_valid~1_combout ),
	.dataf(!\comparator_J_sizeX|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|writeZ_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|writeZ_o~0 .extended_lut = "off";
defparam \FSM|writeZ_o~0 .lut_mask = 64'hEEEAEEE0AAAA0000;
defparam \FSM|writeZ_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N7
dffeas \FSM|writeZ_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|writeZ_o~0_combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|writeZ_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|writeZ_o .is_wysiwyg = "true";
defparam \FSM|writeZ_o .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \FSM|WideOr5~0 (
// Equation(s):
// \FSM|WideOr5~0_combout  = ( \FSM|state.S1~q  & ( (!\FSM|state.S17~q  & !\FSM|state.S16~q ) ) ) # ( !\FSM|state.S1~q  & ( (!\FSM|state.S17~q  & (\start~input_o  & !\FSM|state.S16~q )) ) )

	.dataa(!\FSM|state.S17~q ),
	.datab(!\start~input_o ),
	.datac(gnd),
	.datad(!\FSM|state.S16~q ),
	.datae(gnd),
	.dataf(!\FSM|state.S1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|WideOr5~0 .extended_lut = "off";
defparam \FSM|WideOr5~0 .lut_mask = 64'h22002200AA00AA00;
defparam \FSM|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \FSM|WideOr5 (
// Equation(s):
// \FSM|WideOr5~combout  = ( \comparator_I_sizeX|LessThan0~2_combout  & ( \comparator_I_sizeX|LessThan0~3_combout  & ( (\FSM|WideOr5~0_combout  & ((\comparator_I_sizeX|LessThan0~0_combout ) # (\FSM|Selector8~0_combout ))) ) ) ) # ( 
// !\comparator_I_sizeX|LessThan0~2_combout  & ( \comparator_I_sizeX|LessThan0~3_combout  & ( (\FSM|WideOr5~0_combout  & (((\comparator_I_sizeX|LessThan0~1_combout  & \comparator_I_sizeX|LessThan0~0_combout )) # (\FSM|Selector8~0_combout ))) ) ) ) # ( 
// \comparator_I_sizeX|LessThan0~2_combout  & ( !\comparator_I_sizeX|LessThan0~3_combout  & ( \FSM|WideOr5~0_combout  ) ) ) # ( !\comparator_I_sizeX|LessThan0~2_combout  & ( !\comparator_I_sizeX|LessThan0~3_combout  & ( \FSM|WideOr5~0_combout  ) ) )

	.dataa(!\comparator_I_sizeX|LessThan0~1_combout ),
	.datab(!\FSM|Selector8~0_combout ),
	.datac(!\comparator_I_sizeX|LessThan0~0_combout ),
	.datad(!\FSM|WideOr5~0_combout ),
	.datae(!\comparator_I_sizeX|LessThan0~2_combout ),
	.dataf(!\comparator_I_sizeX|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FSM|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FSM|WideOr5 .extended_lut = "off";
defparam \FSM|WideOr5 .lut_mask = 64'h00FF00FF0037003F;
defparam \FSM|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N37
dffeas \FSM|busy_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FSM|WideOr5~combout ),
	.asdata(vcc),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|busy_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|busy_o .is_wysiwyg = "true";
defparam \FSM|busy_o .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N37
dffeas \FSM|done_o (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\FSM|Selector8~1_combout ),
	.clrn(\rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|done_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|done_o .is_wysiwyg = "true";
defparam \FSM|done_o .power_up = "low";
// synopsys translate_on

endmodule
