STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 1  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

   1                         stm8/     
   2                         
   0  000000                                 #include "mapping.inc"
   1                                                          ;-------------------------------
                                                                ;-----------------------
   2                                                          ; SEGMENT MAPPING FILE 
                                                                ;AUTOMATICALLY GENERATED BY 
                                                                ;STVD
   3                                                          ; SHOULD NOT BE MANUALLY 
                                                                ;MODIFIED.
   4                                                          ; CHANGES WILL BE LOST WHEN FILE
                                                                ; IS REGENERATED.
   5                                                          ;-------------------------------
                                                                ;-----------------------
   6  000000                                 #define  RAM0 1
   7  000000                                 #define  ram0_segment_start 0
   8  000000                                 #define  ram0_segment_end FF
   9  000000                                 #define  RAM1 1
  10  000000                                 #define  ram1_segment_start 100
  11  000000                                 #define  ram1_segment_end 5FF
  12  000000                                 #define  stack_segment_start 600
  13  000000                                 #define  stack_segment_end 7FF
<END_OF_INCLUSION>
   0  000000                                 #include "stm8s105k.inc"
   1                         ; STM8S105K.inc
   2                         
   3                         ; Copyright (c) 2003-2017 STMicroelectronics
   4                         
   5  000000 U                               #ifdef   __STM8S105K__
   8  000000                                 #define  __STM8S105K__ 1
   9                         
  10                         ; STM8S105K
  11                         
  12                         
  13                         ; Port A
  14                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  15                         
  16  000000                                 EXTERN   PA_ODR.w      ; Port A data output latch 
                                                                ;register
  17                         
  18  000000                                 EXTERN   PA_IDR.w      ; Port A input pin value 
                                                                ;register
  19                         
  20  000000                                 EXTERN   PA_DDR.w      ; Port A data direction 
                                                                ;register
  21                         
  22  000000                                 EXTERN   PA_CR1.w      ; Port A control register 1
  23                         
  24  000000                                 EXTERN   PA_CR2.w      ; Port A control register 2
  25                         
  26                         ; Port B
  27                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  28                         
  29  000000                                 EXTERN   PB_ODR.w      ; Port B data output latch 
                                                                ;register
  30                         
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 2  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

  31  000000                                 EXTERN   PB_IDR.w      ; Port B input pin value 
                                                                ;register
  32                         
  33  000000                                 EXTERN   PB_DDR.w      ; Port B data direction 
                                                                ;register
  34                         
  35  000000                                 EXTERN   PB_CR1.w      ; Port B control register 1
  36                         
  37  000000                                 EXTERN   PB_CR2.w      ; Port B control register 2
  38                         
  39                         ; Port C
  40                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  41                         
  42  000000                                 EXTERN   PC_ODR.w      ; Port C data output latch 
                                                                ;register
  43                         
  44  000000                                 EXTERN   PC_IDR.w      ; Port C input pin value 
                                                                ;register
  45                         
  46  000000                                 EXTERN   PC_DDR.w      ; Port C data direction 
                                                                ;register
  47                         
  48  000000                                 EXTERN   PC_CR1.w      ; Port C control register 1
  49                         
  50  000000                                 EXTERN   PC_CR2.w      ; Port C control register 2
  51                         
  52                         ; Port D
  53                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  54                         
  55  000000                                 EXTERN   PD_ODR.w      ; Port D data output latch 
                                                                ;register
  56                         
  57  000000                                 EXTERN   PD_IDR.w      ; Port D input pin value 
                                                                ;register
  58                         
  59  000000                                 EXTERN   PD_DDR.w      ; Port D data direction 
                                                                ;register
  60                         
  61  000000                                 EXTERN   PD_CR1.w      ; Port D control register 1
  62                         
  63  000000                                 EXTERN   PD_CR2.w      ; Port D control register 2
  64                         
  65                         ; Port E
  66                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  67                         
  68  000000                                 EXTERN   PE_ODR.w      ; Port E data output latch 
                                                                ;register
  69                         
  70  000000                                 EXTERN   PE_IDR.w      ; Port E input pin value 
                                                                ;register
  71                         
  72  000000                                 EXTERN   PE_DDR.w      ; Port E data direction 
                                                                ;register
  73                         
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 3  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

  74  000000                                 EXTERN   PE_CR1.w      ; Port E control register 1
  75                         
  76  000000                                 EXTERN   PE_CR2.w      ; Port E control register 2
  77                         
  78                         ; Port F
  79                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  80                         
  81  000000                                 EXTERN   PF_ODR.w      ; Port F data output latch 
                                                                ;register
  82                         
  83  000000                                 EXTERN   PF_IDR.w      ; Port F input pin value 
                                                                ;register
  84                         
  85  000000                                 EXTERN   PF_DDR.w      ; Port F data direction 
                                                                ;register
  86                         
  87  000000                                 EXTERN   PF_CR1.w      ; Port F control register 1
  88                         
  89  000000                                 EXTERN   PF_CR2.w      ; Port F control register 2
  90                         
  91                         ; Flash
  92                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
  93                         
  94  000000                                 EXTERN   FLASH_CR1.w   ; Flash control register 1
  95                         
  96  000000                                 EXTERN   FLASH_CR2.w   ; Flash control register 2
  97                         
  98  000000                                 EXTERN   FLASH_NCR2.w  ; Flash complementary control 
                                                                ;register 2
  99                         
 100  000000                                 EXTERN   FLASH_FPR.w   ; Flash protection register
 101                         
 102  000000                                 EXTERN   FLASH_NFPR.w  ; Flash complementary protection
                                                                ; register
 103                         
 104  000000                                 EXTERN   FLASH_IAPSR.w  ; Flash in-application 
                                                                ;programming status register
 105                         
 106  000000                                 EXTERN   FLASH_PUKR.w  ; Flash Program memory 
                                                                ;unprotection register
 107                         
 108  000000                                 EXTERN   FLASH_DUKR.w  ; Data EEPROM unprotection 
                                                                ;register
 109                         
 110                         ; External Interrupt Control Register (ITC)
 111                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 112                         
 113  000000                                 EXTERN   EXTI_CR1.w    ; External interrupt control 
                                                                ;register 1
 114                         
 115  000000                                 EXTERN   EXTI_CR2.w    ; External interrupt control 
                                                                ;register 2
 116                         
 117                         ; Reset (RST)
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 4  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 118                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 119                         
 120  000000                                 EXTERN   RST_SR.w      ; Reset status register 1
 121                         
 122                         ; Clock Control (CLK)
 123                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 124                         
 125  000000                                 EXTERN   CLK_ICKR.w    ; Internal clock control 
                                                                ;register
 126                         
 127  000000                                 EXTERN   CLK_ECKR.w    ; External clock control 
                                                                ;register
 128                         
 129  000000                                 EXTERN   CLK_CMSR.w    ; Clock master status register
 130                         
 131  000000                                 EXTERN   CLK_SWR.w     ; Clock master switch register
 132                         
 133  000000                                 EXTERN   CLK_SWCR.w    ; Clock switch control register
 134                         
 135  000000                                 EXTERN   CLK_CKDIVR.w  ; Clock divider register
 136                         
 137  000000                                 EXTERN   CLK_PCKENR1.w  ; Peripheral clock gating 
                                                                ;register 1
 138                         
 139  000000                                 EXTERN   CLK_CSSR.w    ; Clock security system 
                                                                ;register
 140                         
 141  000000                                 EXTERN   CLK_CCOR.w    ; Configurable clock control 
                                                                ;register
 142                         
 143  000000                                 EXTERN   CLK_PCKENR2.w  ; Peripheral clock gating 
                                                                ;register 2
 144                         
 145  000000                                 EXTERN   CLK_CANCCR.w  ; CAN clock control register
 146                         
 147  000000                                 EXTERN   CLK_HSITRIMR.w  ; HSI clock calibration trimming
                                                                ; register
 148                         
 149  000000                                 EXTERN   CLK_SWIMCCR.w  ; SWIM clock control register
 150                         
 151                         ; Window Watchdog (WWDG)
 152                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 153                         
 154  000000                                 EXTERN   WWDG_CR.w     ; WWDG Control Register
 155                         
 156  000000                                 EXTERN   WWDG_WR.w     ; WWDR Window Register
 157                         
 158                         ; Independent Watchdog (IWDG)
 159                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 160                         
 161  000000                                 EXTERN   IWDG_KR.w     ; IWDG Key Register
 162                         
 163  000000                                 EXTERN   IWDG_PR.w     ; IWDG Prescaler Register
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 5  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 164                         
 165  000000                                 EXTERN   IWDG_RLR.w    ; IWDG Reload Register
 166                         
 167                         ; Auto Wake-Up (AWU)
 168                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 169                         
 170  000000                                 EXTERN   AWU_CSR.w     ; AWU Control/Status Register
 171                         
 172  000000                                 EXTERN   AWU_APR.w     ; AWU asynchronous prescaler 
                                                                ;buffer register
 173                         
 174  000000                                 EXTERN   AWU_TBR.w     ; AWU Timebase selection 
                                                                ;register
 175                         
 176                         ; Beeper (BEEP)
 177                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 178                         
 179  000000                                 EXTERN   BEEP_CSR.w    ; BEEP Control/Status Register
 180                         
 181                         ; Serial Peripheral Interface (SPI)
 182                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 183                         
 184  000000                                 EXTERN   SPI_CR1.w     ; SPI Control Register 1
 185                         
 186  000000                                 EXTERN   SPI_CR2.w     ; SPI Control Register 2
 187                         
 188  000000                                 EXTERN   SPI_ICR.w     ; SPI Interrupt Control 
                                                                ;Register
 189                         
 190  000000                                 EXTERN   SPI_SR.w      ; SPI Status Register
 191                         
 192  000000                                 EXTERN   SPI_DR.w      ; SPI Data Register
 193                         
 194  000000                                 EXTERN   SPI_CRCPR.w   ; SPI CRC Polynomial Register
 195                         
 196  000000                                 EXTERN   SPI_RXCRCR.w  ; SPI Rx CRC Register
 197                         
 198  000000                                 EXTERN   SPI_TXCRCR.w  ; SPI Tx CRC Register
 199                         
 200                         ; I2C Bus Interface (I2C)
 201                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 202                         
 203  000000                                 EXTERN   I2C_CR1.w     ; I2C control register 1
 204                         
 205  000000                                 EXTERN   I2C_CR2.w     ; I2C control register 2
 206                         
 207  000000                                 EXTERN   I2C_FREQR.w   ; I2C frequency register
 208                         
 209  000000                                 EXTERN   I2C_OARL.w    ; I2C Own address register low
 210                         
 211  000000                                 EXTERN   I2C_OARH.w    ; I2C Own address register high
 212                         
 213  000000                                 EXTERN   I2C_DR.w      ; I2C data register
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 6  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 214                         
 215  000000                                 EXTERN   I2C_SR1.w     ; I2C status register 1
 216                         
 217  000000                                 EXTERN   I2C_SR2.w     ; I2C status register 2
 218                         
 219  000000                                 EXTERN   I2C_SR3.w     ; I2C status register 3
 220                         
 221  000000                                 EXTERN   I2C_ITR.w     ; I2C interrupt control 
                                                                ;register
 222                         
 223  000000                                 EXTERN   I2C_CCRL.w    ; I2C Clock control register 
                                                                ;low
 224                         
 225  000000                                 EXTERN   I2C_CCRH.w    ; I2C Clock control register 
                                                                ;high
 226                         
 227  000000                                 EXTERN   I2C_TRISER.w  ; I2C TRISE register
 228                         
 229  000000                                 EXTERN   I2C_PECR.w    ; I2C packet error checking 
                                                                ;register
 230                         
 231                         ; LIN Universal asynch. receiver transmitter (UART2)
 232                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 233                         
 234  000000                                 EXTERN   UART2_SR.w    ; UART2 Status Register
 235                         
 236  000000                                 EXTERN   UART2_DR.w    ; UART2 Data Register
 237                         
 238  000000                                 EXTERN   UART2_BRR1.w  ; UART2 Baud Rate Register 1
 239                         
 240  000000                                 EXTERN   UART2_BRR2.w  ; UART2 Baud Rate Register 2
 241                         
 242  000000                                 EXTERN   UART2_CR1.w   ; UART2 Control Register 1
 243                         
 244  000000                                 EXTERN   UART2_CR2.w   ; UART2 Control Register 2
 245                         
 246  000000                                 EXTERN   UART2_CR3.w   ; UART2 Control Register 3
 247                         
 248  000000                                 EXTERN   UART2_CR4.w   ; UART2 Control Register 4
 249                         
 250  000000                                 EXTERN   UART2_CR5.w   ; UART2 Control Register 5
 251                         
 252  000000                                 EXTERN   UART2_CR6.w   ; UART2 Control Register 6
 253                         
 254  000000                                 EXTERN   UART2_GTR.w   ; UART2 Guard time Register
 255                         
 256  000000                                 EXTERN   UART2_PSCR.w  ; UART2 Prescaler Register
 257                         
 258                         ; 16-Bit Timer 1 (TIM1)
 259                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 260                         
 261  000000                                 EXTERN   TIM1_CR1.w    ; TIM1 Control register 1
 262                         
 263  000000                                 EXTERN   TIM1_CR2.w    ; TIM1 Control register 2
 264                         
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 7  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 265  000000                                 EXTERN   TIM1_SMCR.w   ; TIM1 Slave Mode Control 
                                                                ;register
 266                         
 267  000000                                 EXTERN   TIM1_ETR.w    ; TIM1 external trigger 
                                                                ;register
 268                         
 269  000000                                 EXTERN   TIM1_IER.w    ; TIM1 Interrupt enable 
                                                                ;register
 270                         
 271  000000                                 EXTERN   TIM1_SR1.w    ; TIM1 Status register 1
 272                         
 273  000000                                 EXTERN   TIM1_SR2.w    ; TIM1 Status register 2
 274                         
 275  000000                                 EXTERN   TIM1_EGR.w    ; TIM1 Event Generation 
                                                                ;register
 276                         
 277  000000                                 EXTERN   TIM1_CCMR1.w  ; TIM1 Capture/Compare mode 
                                                                ;register 1
 278                         
 279  000000                                 EXTERN   TIM1_CCMR2.w  ; TIM1 Capture/Compare mode 
                                                                ;register 2
 280                         
 281  000000                                 EXTERN   TIM1_CCMR3.w  ; TIM1 Capture/Compare mode 
                                                                ;register 3
 282                         
 283  000000                                 EXTERN   TIM1_CCMR4.w  ; TIM1 Capture/Compare mode 
                                                                ;register 4
 284                         
 285  000000                                 EXTERN   TIM1_CCER1.w  ; TIM1 Capture/Compare enable 
                                                                ;register 1
 286                         
 287  000000                                 EXTERN   TIM1_CCER2.w  ; TIM1 Capture/Compare enable 
                                                                ;register 2
 288                         
 289  000000                                 EXTERN   TIM1_CNTRH.w  ; Data bits High
 290                         
 291  000000                                 EXTERN   TIM1_CNTRL.w  ; Data bits Low
 292                         
 293  000000                                 EXTERN   TIM1_PSCRH.w  ; Data bits High
 294                         
 295  000000                                 EXTERN   TIM1_PSCRL.w  ; Data bits Low
 296                         
 297  000000                                 EXTERN   TIM1_ARRH.w   ; Data bits High
 298                         
 299  000000                                 EXTERN   TIM1_ARRL.w   ; Data bits Low
 300                         
 301  000000                                 EXTERN   TIM1_RCR.w    ; TIM1 Repetition counter 
                                                                ;register
 302                         
 303  000000                                 EXTERN   TIM1_CCR1H.w  ; Data bits High
 304                         
 305  000000                                 EXTERN   TIM1_CCR1L.w  ; Data bits Low
 306                         
 307  000000                                 EXTERN   TIM1_CCR2H.w  ; Data bits High
 308                         
 309  000000                                 EXTERN   TIM1_CCR2L.w  ; Data bits Low
 310                         
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 8  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 311  000000                                 EXTERN   TIM1_CCR3H.w  ; Data bits High
 312                         
 313  000000                                 EXTERN   TIM1_CCR3L.w  ; Data bits Low
 314                         
 315  000000                                 EXTERN   TIM1_CCR4H.w  ; Data bits High
 316                         
 317  000000                                 EXTERN   TIM1_CCR4L.w  ; Data bits Low
 318                         
 319  000000                                 EXTERN   TIM1_BKR.w    ; TIM1 Break register
 320                         
 321  000000                                 EXTERN   TIM1_DTR.w    ; TIM1 Dead-time register
 322                         
 323  000000                                 EXTERN   TIM1_OISR.w   ; TIM1 Output idle state 
                                                                ;register
 324                         
 325                         ; 16-Bit Timer 2 (TIM2)
 326                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 327                         
 328  000000                                 EXTERN   TIM2_CR1.w    ; TIM2 Control register 1
 329                         
 330  000000                                 EXTERN   TIM2_IER.w    ; TIM2 Interrupt enable 
                                                                ;register
 331                         
 332  000000                                 EXTERN   TIM2_SR1.w    ; TIM2 Status register 1
 333                         
 334  000000                                 EXTERN   TIM2_SR2.w    ; TIM2 Status register 2
 335                         
 336  000000                                 EXTERN   TIM2_EGR.w    ; TIM2 Event Generation 
                                                                ;register
 337                         
 338  000000                                 EXTERN   TIM2_CCMR1.w  ; TIM2 Capture/Compare mode 
                                                                ;register 1
 339                         
 340  000000                                 EXTERN   TIM2_CCMR2.w  ; TIM2 Capture/Compare mode 
                                                                ;register 2
 341                         
 342  000000                                 EXTERN   TIM2_CCMR3.w  ; TIM2 Capture/Compare mode 
                                                                ;register 3
 343                         
 344  000000                                 EXTERN   TIM2_CCER1.w  ; TIM2 Capture/Compare enable 
                                                                ;register 1
 345                         
 346  000000                                 EXTERN   TIM2_CCER2.w  ; TIM2 Capture/Compare enable 
                                                                ;register 2
 347                         
 348  000000                                 EXTERN   TIM2_CNTRH.w  ; Data bits High
 349                         
 350  000000                                 EXTERN   TIM2_CNTRL.w  ; Data bits Low
 351                         
 352  000000                                 EXTERN   TIM2_PSCR.w   ; TIM2 Prescaler register
 353                         
 354  000000                                 EXTERN   TIM2_ARRH.w   ; Data bits High
 355                         
 356  000000                                 EXTERN   TIM2_ARRL.w   ; Data bits Low
 357                         
 358  000000                                 EXTERN   TIM2_CCR1H.w  ; Data bits High
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 9  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 359                         
 360  000000                                 EXTERN   TIM2_CCR1L.w  ; Data bits Low
 361                         
 362  000000                                 EXTERN   TIM2_CCR2H.w  ; Data bits High
 363                         
 364  000000                                 EXTERN   TIM2_CCR2L.w  ; Data bits Low
 365                         
 366  000000                                 EXTERN   TIM2_CCR3H.w  ; Data bits High
 367                         
 368  000000                                 EXTERN   TIM2_CCR3L.w  ; Data bits Low
 369                         
 370                         ; 16-Bit Timer 3 (TIM3)
 371                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 372                         
 373  000000                                 EXTERN   TIM3_CR1.w    ; TIM3 Control register 1
 374                         
 375  000000                                 EXTERN   TIM3_IER.w    ; TIM3 Interrupt enable 
                                                                ;register
 376                         
 377  000000                                 EXTERN   TIM3_SR1.w    ; TIM3 Status register 1
 378                         
 379  000000                                 EXTERN   TIM3_SR2.w    ; TIM3 Status register 2
 380                         
 381  000000                                 EXTERN   TIM3_EGR.w    ; TIM3 Event Generation 
                                                                ;register
 382                         
 383  000000                                 EXTERN   TIM3_CCMR1.w  ; TIM3 Capture/Compare mode 
                                                                ;register 1
 384                         
 385  000000                                 EXTERN   TIM3_CCMR2.w  ; TIM3 Capture/Compare mode 
                                                                ;register 2
 386                         
 387  000000                                 EXTERN   TIM3_CCER1.w  ; TIM3 Capture/Compare enable 
                                                                ;register 1
 388                         
 389  000000                                 EXTERN   TIM3_CNTRH.w  ; Data bits High
 390                         
 391  000000                                 EXTERN   TIM3_CNTRL.w  ; Data bits Low
 392                         
 393  000000                                 EXTERN   TIM3_PSCR.w   ; TIM3 Prescaler register
 394                         
 395  000000                                 EXTERN   TIM3_ARRH.w   ; Data bits High
 396                         
 397  000000                                 EXTERN   TIM3_ARRL.w   ; Data bits Low
 398                         
 399  000000                                 EXTERN   TIM3_CCR1H.w  ; Data bits High
 400                         
 401  000000                                 EXTERN   TIM3_CCR1L.w  ; Data bits Low
 402                         
 403  000000                                 EXTERN   TIM3_CCR2H.w  ; Data bits High
 404                         
 405  000000                                 EXTERN   TIM3_CCR2L.w  ; Data bits Low
 406                         
 407                         ; 8-Bit  Timer 4 (TIM4)
 408                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 10  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 409                         
 410  000000                                 EXTERN   TIM4_CR1.w    ; TIM4 Control register 1
 411                         
 412  000000                                 EXTERN   TIM4_IER.w    ; TIM4 Interrupt enable 
                                                                ;register
 413                         
 414  000000                                 EXTERN   TIM4_SR.w     ; TIM4 Status register
 415                         
 416  000000                                 EXTERN   TIM4_EGR.w    ; TIM4 Event Generation 
                                                                ;register
 417                         
 418  000000                                 EXTERN   TIM4_CNTR.w   ; TIM4 Counter
 419                         
 420  000000                                 EXTERN   TIM4_PSCR.w   ; TIM4 Prescaler register
 421                         
 422  000000                                 EXTERN   TIM4_ARR.w    ; TIM4 Auto-reload register
 423                         
 424                         ; 10-Bit A/D Converter (ADC1)
 425                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 426                         
 427  000000                                 EXTERN   ADC_DB0RH.w   ; Data Buffer register 0 High
 428                         
 429  000000                                 EXTERN   ADC_DB0RL.w   ; Data Buffer register 0 Low
 430                         
 431  000000                                 EXTERN   ADC_DB1RH.w   ; Data Buffer register 1 High
 432                         
 433  000000                                 EXTERN   ADC_DB1RL.w   ; Data Buffer register 1 Low
 434                         
 435  000000                                 EXTERN   ADC_DB2RH.w   ; Data Buffer register 2 High
 436                         
 437  000000                                 EXTERN   ADC_DB2RL.w   ; Data Buffer register 2 Low
 438                         
 439  000000                                 EXTERN   ADC_DB3RH.w   ; Data Buffer register 3 High
 440                         
 441  000000                                 EXTERN   ADC_DB3RL.w   ; Data Buffer register 3 Low
 442                         
 443  000000                                 EXTERN   ADC_DB4RH.w   ; Data Buffer register 4 High
 444                         
 445  000000                                 EXTERN   ADC_DB4RL.w   ; Data Buffer register 4 Low
 446                         
 447  000000                                 EXTERN   ADC_DB5RH.w   ; Data Buffer register 5 High
 448                         
 449  000000                                 EXTERN   ADC_DB5RL.w   ; Data Buffer register 5 Low
 450                         
 451  000000                                 EXTERN   ADC_DB6RH.w   ; Data Buffer register 6 High
 452                         
 453  000000                                 EXTERN   ADC_DB6RL.w   ; Data Buffer register 6 Low
 454                         
 455  000000                                 EXTERN   ADC_DB7RH.w   ; Data Buffer register 7 High
 456                         
 457  000000                                 EXTERN   ADC_DB7RL.w   ; Data Buffer register 7 Low
 458                         
 459  000000                                 EXTERN   ADC_DB8RH.w   ; Data Buffer register 8 High
 460                         
 461  000000                                 EXTERN   ADC_DB8RL.w   ; Data Buffer register 8 Low
 462                         
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 11  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 463  000000                                 EXTERN   ADC_DB9RH.w   ; Data Buffer register 9 High
 464                         
 465  000000                                 EXTERN   ADC_DB9RL.w   ; Data Buffer register 9 Low
 466                         
 467  000000                                 EXTERN   ADC_CSR.w     ; ADC Control/Status Register
 468                         
 469  000000                                 EXTERN   ADC_CR1.w     ; ADC Configuration Register 1
 470                         
 471  000000                                 EXTERN   ADC_CR2.w     ; ADC Configuration Register 2
 472                         
 473  000000                                 EXTERN   ADC_CR3.w     ; ADC Configuration Register 3
 474                         
 475  000000                                 EXTERN   ADC_DRH.w     ; Data bits High
 476                         
 477  000000                                 EXTERN   ADC_DRL.w     ; Data bits Low
 478                         
 479  000000                                 EXTERN   ADC_TDRH.w    ; Schmitt trigger disable High
 480                         
 481  000000                                 EXTERN   ADC_TDRL.w    ; Schmitt trigger disable Low
 482                         
 483  000000                                 EXTERN   ADC_HTRH.w    ; High Threshold Register High
 484                         
 485  000000                                 EXTERN   ADC_HTRL.w    ; High Threshold Register Low
 486                         
 487  000000                                 EXTERN   ADC_LTRH.w    ; Low Threshold Register High
 488                         
 489  000000                                 EXTERN   ADC_LTRL.w    ; Low Threshold Register Low
 490                         
 491  000000                                 EXTERN   ADC_AWSRH.w   ; Analog Watchdog Status 
                                                                ;register High
 492                         
 493  000000                                 EXTERN   ADC_AWSRL.w   ; Analog Watchdog Status 
                                                                ;register Low
 494                         
 495  000000                                 EXTERN   ADC_AWCRH.w   ; Analog Watchdog Control 
                                                                ;register High
 496                         
 497  000000                                 EXTERN   ADC_AWCRL.w   ; Analog Watchdog Control 
                                                                ;register Low
 498                         
 499                         ;  Global configuration register (CFG)
 500                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 501                         
 502  000000                                 EXTERN   CFG_GCR.w     ; CFG Global configuration 
                                                                ;register
 503                         
 504                         ; Interrupt Software Priority Register (ITC)
 505                         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                               ;;;;;;
 506                         
 507  000000                                 EXTERN   ITC_SPR1.w    ; Interrupt Software priority 
                                                                ;register 1
 508                         
 509  000000                                 EXTERN   ITC_SPR2.w    ; Interrupt Software priority 
                                                                ;register 2
 510                         
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 12  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 511  000000                                 EXTERN   ITC_SPR3.w    ; Interrupt Software priority 
                                                                ;register 3
 512                         
 513  000000                                 EXTERN   ITC_SPR4.w    ; Interrupt Software priority 
                                                                ;register 4
 514                         
 515  000000                                 EXTERN   ITC_SPR5.w    ; Interrupt Software priority 
                                                                ;register 5
 516                         
 517  000000                                 EXTERN   ITC_SPR6.w    ; Interrupt Software priority 
                                                                ;register 6
 518                         
 519  000000                                 EXTERN   ITC_SPR7.w    ; Interrupt Software priority 
                                                                ;register 7
 520                         
 521  000000                                 #endif                 ; __STM8S105K__
<END_OF_INCLUSION>
   5                                   
   6                                   segment  'ram0'
   7  000000                       delay_index1  ds.b     
   8  000001                       delay_index2  ds.b     
   9  000010                       index     EQU      16
  10  000002                       mode_flag  ds.b                   ; 0 is forward mode 1 is reverse
                                                                ; mode
  11                         
  12                                   segment  'rom'
  13  008080   03                  FORWARD_LIMIT  DC.B     3
  14  008081   00                  REVERSE_LIMIT  DC.B     0
  15                         
  16  008082   3501500F                      mov      PD_ODR, #$1
  17                         main.l    
  18                                                          ; initialize SP
  19  008086   AE07FF                        ldw      X,#stack_end
  20  008089   94                            ldw      SP,X
  21                         
  22  00808A                                 #ifdef   1             
  23                                                          ; clear RAM0
  24  000000                       ram0_start.b  EQU      $0
  25  0000FF                       ram0_end.b  EQU      $FF
  26  00808A   AE0000                        ldw      X,#ram0_start
  27                         clear_ram0.l  
  28  00808D   7F                            clr      (X)
  29  00808E   5C                            incw     X
  30  00808F   A300FF                        cpw      X,#ram0_end   
  31  008092   23F9                          jrule    clear_ram0
  32  008094                                 #endif   
  33                         
  34  008094                                 #ifdef   1
  35                                                          ; clear RAM1
  36  000100                       ram1_start.w  EQU      $100
  37  0005FF                       ram1_end.w  EQU      $5FF          
  38  008094   AE0100                        ldw      X,#ram1_start
  39                         clear_ram1.l  
  40  008097   7F                            clr      (X)
  41  008098   5C                            incw     X
  42  008099   A305FF                        cpw      X,#ram1_end   
  43  00809C   23F9                          jrule    clear_ram1
  44  00809E                                 #endif   
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 13  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

  45                         
  46                                                          ; clear stack
  47  000600                       stack_start.w  EQU      $600
  48  0007FF                       stack_end.w  EQU      $7FF
  49  00809E   AE0600                        ldw      X,#stack_start
  50                         clear_stack.l  
  51  0080A1   7F                            clr      (X)
  52  0080A2   5C                            incw     X
  53  0080A3   A307FF                        cpw      X,#stack_end  
  54  0080A6   23F9                          jrule    clear_stack
  55                         
  56                         init      
  57                                                          ;set up output port D
  58  0080A8   35FF5011                      mov      PD_DDR, #$FF
  59  0080AC   35FF5012                      mov      PD_CR1, #$FF
  60  0080B0   3503500F                      mov      PD_ODR, #$03
  61                         
  62  0080B4   9A                            RIM      
  63  0080B5   35000010                      mov      index, #0
  64  0080B9   35000002                      mov      mode_flag, #0
  65                                   
  66                         infinite_loop.l  
  67                         
  68  0080BD   CD80C2                        call     knight_rider_light
  69  0080C0   20FB                          jra      infinite_loop
  70                         
  71                         knight_rider_light  
  72                                                          ; wait with delay
  73  0080C2   CD8102                        call     delay_outer
  74                                                          ; check if in forward or reverse
                                                                ; condition
  75  0080C5   C60002                        ld       a, mode_flag
  76  0080C8   A100                          cp       a, #$0
  77  0080CA   270F                          jreq     forward_mode
  78  0080CC   CC80F3                        jp       reverse_mode
  79                                                          ; checking end condition
  80                         end_condition  
  81  0080CF   B610                          ld       a, index
  82  0080D1   C18081                        cp       a, REVERSE_LIMIT
  83  0080D4   26EC                          jrne     knight_rider_light
  84  0080D6   35000002                      mov      mode_flag, #$0   ; return back to forward mode.
  85  0080DA   81                            ret      
  86                         
  87                         forward_mode  
  88  0080DB   C6500F                        ld       a, PD_ODR
  89  0080DE   48                            sll      a
  90  0080DF   48                            sll      a
  91  0080E0   C7500F                        ld       PD_ODR, a
  92                                   
  93                                                          ; check if reverse mode needs be
                                                                ; activated.
  94  0080E3   3C10                          inc      index
  95  0080E5   B610                          ld       a, index
  96  0080E7   C18080                        cp       a, FORWARD_LIMIT
  97  0080EA   2604                          jrne     continue_forward
  98  0080EC   35010002                      mov      mode_flag, #1
  99                         continue_forward  
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 14  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 100  0080F0   CC80CF                        jp       end_condition
 101                         
 102                         reverse_mode  
 103  0080F3   C6500F                        ld       a, PD_ODR
 104  0080F6   44                            srl      a
 105  0080F7   44                            srl      a
 106  0080F8   C7500F                        ld       PD_ODR, a
 107                                   
 108                                                          ; check if reverse mode needs to
                                                                ; be activated.
 109  0080FB   B610                          ld       a, index
 110  0080FD   3A10                          dec      index
 111  0080FF   CC80CF                        jp       end_condition
 112                         
 113                         delay_outer                      ; 256 times and 100 times
 114  008102   35000000                      mov      delay_index1, #0
 115  008106   35000001                      mov      delay_index2, #0
 116                         loop      
 117  00810A   CD8119                        call     delay_inner
 118  00810D   725C0000                      inc      delay_index1
 119  008111   C60000                        ld       a, delay_index1
 120  008114   A164                          cp       a, #100
 121  008116   26F2                          jrne     loop
 122  008118   81                            ret      
 123                                   
 124                         delay_inner  
 125  008119   725C0001                      inc      delay_index2
 126  00811D   C60001                        ld       a, delay_index2
 127  008120   A1FF                          cp       a, #$ff
 128  008122   26F5                          jrne     delay_inner
 129  008124   81                            ret      
 130                                   
 131                                   
 132  008125                                 interrupt NonHandledInterrupt
 133                         NonHandledInterrupt.l  
 134  008125   80                            iret     
 135                         
 136                                   segment  'vectit'
 137  008000   82008086                      dc.l     {$82000000+main}  ; reset
 138  008004   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; trap
 139  008008   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq0
 140  00800C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq1
 141  008010   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq2
 142  008014   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq3
 143  008018   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq4
 144  00801C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq5
 145  008020   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq6
 146  008024   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq7
 147  008028   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq8
 148  00802C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq9
 149  008030   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq10
 150  008034   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq11
 151  008038   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq12
 152  00803C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq13
 153  008040   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq14
 154  008044   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq15
 155  008048   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq16
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 15  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

 156  00804C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq17
 157  008050   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq18
 158  008054   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq19
 159  008058   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq20
 160  00805C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq21
 161  008060   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq22
 162  008064   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq23
 163  008068   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq24
 164  00806C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq25
 165  008070   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq26
 166  008074   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq27
 167  008078   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq28
 168  00807C   82008125                      dc.l     {$82000000+NonHandledInterrupt}  ; irq29
 169                         
 170  008080                                 end      
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 16  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

Symbol Name                       Value     Call       Type  Scope      Rel.  Line  Privacy  Segment   Size  Bytes File

AWU_CSR                               50F0         no  WORD  Internal   ABS    170  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
AWU_APR                               50F1         no  WORD  Internal   ABS    172  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
AWU_TBR                               50F2         no  WORD  Internal   ABS    174  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB0RH                             53E0         no  WORD  Internal   ABS    427  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB0RL                             53E1         no  WORD  Internal   ABS    429  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB1RH                             53E2         no  WORD  Internal   ABS    431  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB1RL                             53E3         no  WORD  Internal   ABS    433  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB2RH                             53E4         no  WORD  Internal   ABS    435  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB2RL                             53E5         no  WORD  Internal   ABS    437  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB3RH                             53E6         no  WORD  Internal   ABS    439  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB3RL                             53E7         no  WORD  Internal   ABS    441  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB4RH                             53E8         no  WORD  Internal   ABS    443  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB4RL                             53E9         no  WORD  Internal   ABS    445  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB5RH                             53EA         no  WORD  Internal   ABS    447  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB5RL                             53EB         no  WORD  Internal   ABS    449  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB6RH                             53EC         no  WORD  Internal   ABS    451  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB6RL                             53ED         no  WORD  Internal   ABS    453  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB7RH                             53EE         no  WORD  Internal   ABS    455  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB7RL                             53EF         no  WORD  Internal   ABS    457  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB8RH                             53F0         no  WORD  Internal   ABS    459  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB8RL                             53F1         no  WORD  Internal   ABS    461  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB9RH                             53F2         no  WORD  Internal   ABS    463  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DB9RL                             53F3         no  WORD  Internal   ABS    465  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_CSR                               5400         no  WORD  Internal   ABS    467  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_CR1                               5401         no  WORD  Internal   ABS    469  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_CR2                               5402         no  WORD  Internal   ABS    471  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_CR3                               5403         no  WORD  Internal   ABS    473  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DRH                               5404         no  WORD  Internal   ABS    475  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_DRL                               5405         no  WORD  Internal   ABS    477  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_TDRH                              5406         no  WORD  Internal   ABS    479  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_TDRL                              5407         no  WORD  Internal   ABS    481  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_HTRH                              5408         no  WORD  Internal   ABS    483  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_HTRL                              5409         no  WORD  Internal   ABS    485  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_LTRH                              540A         no  WORD  Internal   ABS    487  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_LTRL                              540B         no  WORD  Internal   ABS    489  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_AWSRH                             540C         no  WORD  Internal   ABS    491  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_AWSRL                             540D         no  WORD  Internal   ABS    493  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_AWCRH                             540E         no  WORD  Internal   ABS    495  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ADC_AWCRL                             540F         no  WORD  Internal   ABS    497  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

BEEP_CSR                              50F3         no  WORD  Internal   ABS    179  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

CLK_ICKR                              50C0         no  WORD  Internal   ABS    125  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_ECKR                              50C1         no  WORD  Internal   ABS    127  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_CMSR                              50C3         no  WORD  Internal   ABS    129  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_SWR                               50C4         no  WORD  Internal   ABS    131  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_SWCR                              50C5         no  WORD  Internal   ABS    133  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_CKDIVR                            50C6         no  WORD  Internal   ABS    135  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_PCKENR1                           50C7         no  WORD  Internal   ABS    137  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_CSSR                              50C8         no  WORD  Internal   ABS    139  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_CCOR                              50C9         no  WORD  Internal   ABS    141  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_PCKENR2                           50CA         no  WORD  Internal   ABS    143  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_CANCCR                            50CB         no  WORD  Internal   ABS    145  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_HSITRIMR                          50CC         no  WORD  Internal   ABS    147  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
CLK_SWIMCCR                           50CD         no  WORD  Internal   ABS    149  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 17  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

CFG_GCR                               7F60         no  WORD  Internal   ABS    502  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

EXTI_CR1                              50A0         no  WORD  Internal   ABS    113  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
EXTI_CR2                              50A1         no  WORD  Internal   ABS    115  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

FLASH_CR1                             505A         no  WORD  Internal   ABS     94  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_CR2                             505B         no  WORD  Internal   ABS     96  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_NCR2                            505C         no  WORD  Internal   ABS     98  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_FPR                             505D         no  WORD  Internal   ABS    100  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_NFPR                            505E         no  WORD  Internal   ABS    102  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_IAPSR                           505F         no  WORD  Internal   ABS    104  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_PUKR                            5062         no  WORD  Internal   ABS    106  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FLASH_DUKR                            5064         no  WORD  Internal   ABS    108  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
FORWARD_LIMIT                         8080         no  WORD  Internal   ABS     13  private  textdata     1     1  -

IWDG_KR                               50E0         no  WORD  Internal   ABS    161  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
IWDG_PR                               50E1         no  WORD  Internal   ABS    163  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
IWDG_RLR                              50E2         no  WORD  Internal   ABS    165  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_CR1                               5210         no  WORD  Internal   ABS    203  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_CR2                               5211         no  WORD  Internal   ABS    205  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_FREQR                             5212         no  WORD  Internal   ABS    207  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_OARL                              5213         no  WORD  Internal   ABS    209  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_OARH                              5214         no  WORD  Internal   ABS    211  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_DR                                5216         no  WORD  Internal   ABS    213  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_SR1                               5217         no  WORD  Internal   ABS    215  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_SR2                               5218         no  WORD  Internal   ABS    217  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_SR3                               5219         no  WORD  Internal   ABS    219  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_ITR                               521A         no  WORD  Internal   ABS    221  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_CCRL                              521B         no  WORD  Internal   ABS    223  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_CCRH                              521C         no  WORD  Internal   ABS    225  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_TRISER                            521D         no  WORD  Internal   ABS    227  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
I2C_PECR                              521E         no  WORD  Internal   ABS    229  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR1                              7F70         no  WORD  Internal   ABS    507  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR2                              7F71         no  WORD  Internal   ABS    509  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR3                              7F72         no  WORD  Internal   ABS    511  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR4                              7F73         no  WORD  Internal   ABS    513  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR5                              7F74         no  WORD  Internal   ABS    515  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR6                              7F75         no  WORD  Internal   ABS    517  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
ITC_SPR7                              7F76         no  WORD  Internal   ABS    519  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

NonHandledInterrupt               00008125  interrupt  LONG  Internal   ABS    133  private  textdata     1     0  -

PA_ODR                                5000         no  WORD  Internal   ABS     16  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PA_IDR                                5001         no  WORD  Internal   ABS     18  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PA_DDR                                5002         no  WORD  Internal   ABS     20  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PA_CR1                                5003         no  WORD  Internal   ABS     22  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PA_CR2                                5004         no  WORD  Internal   ABS     24  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PB_ODR                                5005         no  WORD  Internal   ABS     29  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PB_IDR                                5006         no  WORD  Internal   ABS     31  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PB_DDR                                5007         no  WORD  Internal   ABS     33  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PB_CR1                                5008         no  WORD  Internal   ABS     35  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PB_CR2                                5009         no  WORD  Internal   ABS     37  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PC_ODR                                500A         no  WORD  Internal   ABS     42  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PC_IDR                                500B         no  WORD  Internal   ABS     44  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PC_DDR                                500C         no  WORD  Internal   ABS     46  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PC_CR1                                500D         no  WORD  Internal   ABS     48  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PC_CR2                                500E         no  WORD  Internal   ABS     50  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 18  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

PD_ODR                                500F         no  WORD  Internal   ABS     55  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PD_IDR                                5010         no  WORD  Internal   ABS     57  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PD_DDR                                5011         no  WORD  Internal   ABS     59  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PD_CR1                                5012         no  WORD  Internal   ABS     61  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PD_CR2                                5013         no  WORD  Internal   ABS     63  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PE_ODR                                5014         no  WORD  Internal   ABS     68  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PE_IDR                                5015         no  WORD  Internal   ABS     70  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PE_DDR                                5016         no  WORD  Internal   ABS     72  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PE_CR1                                5017         no  WORD  Internal   ABS     74  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PE_CR2                                5018         no  WORD  Internal   ABS     76  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PF_ODR                                5019         no  WORD  Internal   ABS     81  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PF_IDR                                501A         no  WORD  Internal   ABS     83  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PF_DDR                                501B         no  WORD  Internal   ABS     85  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PF_CR1                                501C         no  WORD  Internal   ABS     87  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
PF_CR2                                501D         no  WORD  Internal   ABS     89  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

RST_SR                                50B3         no  WORD  Internal   ABS    120  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
REVERSE_LIMIT                         8081         no  WORD  Internal   ABS     14  private  textdata     5     1  -

SPI_CR1                               5200         no  WORD  Internal   ABS    184  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_CR2                               5201         no  WORD  Internal   ABS    186  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_ICR                               5202         no  WORD  Internal   ABS    188  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_SR                                5203         no  WORD  Internal   ABS    190  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_DR                                5204         no  WORD  Internal   ABS    192  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_CRCPR                             5205         no  WORD  Internal   ABS    194  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_RXCRCR                            5206         no  WORD  Internal   ABS    196  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
SPI_TXCRCR                            5207         no  WORD  Internal   ABS    198  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

TIM1_CR1                              5250         no  WORD  Internal   ABS    261  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CR2                              5251         no  WORD  Internal   ABS    263  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_SMCR                             5252         no  WORD  Internal   ABS    265  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_ETR                              5253         no  WORD  Internal   ABS    267  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_IER                              5254         no  WORD  Internal   ABS    269  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_SR1                              5255         no  WORD  Internal   ABS    271  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_SR2                              5256         no  WORD  Internal   ABS    273  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_EGR                              5257         no  WORD  Internal   ABS    275  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCMR1                            5258         no  WORD  Internal   ABS    277  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCMR2                            5259         no  WORD  Internal   ABS    279  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCMR3                            525A         no  WORD  Internal   ABS    281  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCMR4                            525B         no  WORD  Internal   ABS    283  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCER1                            525C         no  WORD  Internal   ABS    285  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCER2                            525D         no  WORD  Internal   ABS    287  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CNTRH                            525E         no  WORD  Internal   ABS    289  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CNTRL                            525F         no  WORD  Internal   ABS    291  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_PSCRH                            5260         no  WORD  Internal   ABS    293  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_PSCRL                            5261         no  WORD  Internal   ABS    295  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_ARRH                             5262         no  WORD  Internal   ABS    297  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_ARRL                             5263         no  WORD  Internal   ABS    299  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_RCR                              5264         no  WORD  Internal   ABS    301  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR1H                            5265         no  WORD  Internal   ABS    303  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR1L                            5266         no  WORD  Internal   ABS    305  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR2H                            5267         no  WORD  Internal   ABS    307  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR2L                            5268         no  WORD  Internal   ABS    309  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR3H                            5269         no  WORD  Internal   ABS    311  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR3L                            526A         no  WORD  Internal   ABS    313  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR4H                            526B         no  WORD  Internal   ABS    315  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_CCR4L                            526C         no  WORD  Internal   ABS    317  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 19  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

TIM1_BKR                              526D         no  WORD  Internal   ABS    319  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_DTR                              526E         no  WORD  Internal   ABS    321  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM1_OISR                             526F         no  WORD  Internal   ABS    323  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CR1                              5300         no  WORD  Internal   ABS    328  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_IER                              5301         no  WORD  Internal   ABS    330  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_SR1                              5302         no  WORD  Internal   ABS    332  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_SR2                              5303         no  WORD  Internal   ABS    334  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_EGR                              5304         no  WORD  Internal   ABS    336  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCMR1                            5305         no  WORD  Internal   ABS    338  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCMR2                            5306         no  WORD  Internal   ABS    340  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCMR3                            5307         no  WORD  Internal   ABS    342  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCER1                            5308         no  WORD  Internal   ABS    344  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCER2                            5309         no  WORD  Internal   ABS    346  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CNTRH                            530A         no  WORD  Internal   ABS    348  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CNTRL                            530B         no  WORD  Internal   ABS    350  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_PSCR                             530C         no  WORD  Internal   ABS    352  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_ARRH                             530D         no  WORD  Internal   ABS    354  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_ARRL                             530E         no  WORD  Internal   ABS    356  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCR1H                            530F         no  WORD  Internal   ABS    358  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCR1L                            5310         no  WORD  Internal   ABS    360  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCR2H                            5311         no  WORD  Internal   ABS    362  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCR2L                            5312         no  WORD  Internal   ABS    364  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCR3H                            5313         no  WORD  Internal   ABS    366  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM2_CCR3L                            5314         no  WORD  Internal   ABS    368  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CR1                              5320         no  WORD  Internal   ABS    373  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_IER                              5321         no  WORD  Internal   ABS    375  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_SR1                              5322         no  WORD  Internal   ABS    377  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_SR2                              5323         no  WORD  Internal   ABS    379  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_EGR                              5324         no  WORD  Internal   ABS    381  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCMR1                            5325         no  WORD  Internal   ABS    383  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCMR2                            5326         no  WORD  Internal   ABS    385  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCER1                            5327         no  WORD  Internal   ABS    387  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CNTRH                            5328         no  WORD  Internal   ABS    389  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CNTRL                            5329         no  WORD  Internal   ABS    391  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_PSCR                             532A         no  WORD  Internal   ABS    393  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_ARRH                             532B         no  WORD  Internal   ABS    395  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_ARRL                             532C         no  WORD  Internal   ABS    397  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCR1H                            532D         no  WORD  Internal   ABS    399  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCR1L                            532E         no  WORD  Internal   ABS    401  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCR2H                            532F         no  WORD  Internal   ABS    403  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM3_CCR2L                            5330         no  WORD  Internal   ABS    405  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_CR1                              5340         no  WORD  Internal   ABS    410  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_IER                              5341         no  WORD  Internal   ABS    412  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_SR                               5342         no  WORD  Internal   ABS    414  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_EGR                              5343         no  WORD  Internal   ABS    416  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_CNTR                             5344         no  WORD  Internal   ABS    418  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_PSCR                             5345         no  WORD  Internal   ABS    420  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
TIM4_ARR                              5346         no  WORD  Internal   ABS    422  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

UART2_SR                              5240         no  WORD  Internal   ABS    234  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_DR                              5241         no  WORD  Internal   ABS    236  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_BRR1                            5242         no  WORD  Internal   ABS    238  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_BRR2                            5243         no  WORD  Internal   ABS    240  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_CR1                             5244         no  WORD  Internal   ABS    242  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_CR2                             5245         no  WORD  Internal   ABS    244  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_CR3                             5246         no  WORD  Internal   ABS    246  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_CR4                             5247         no  WORD  Internal   ABS    248  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
STMicroelectronics list file postprocessor v1.01   (C)2009-2024   Thu May 09 13:08:10 2024
Page 20  Assembler
                                               c:\users\simeo\qsync\university\computer architectures\lab1\main.asm

UART2_CR5                             5248         no  WORD  Internal   ABS    250  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_CR6                             5249         no  WORD  Internal   ABS    252  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_GTR                             524A         no  WORD  Internal   ABS    254  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
UART2_PSCR                            524B         no  WORD  Internal   ABS    256  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

WWDG_CR                               50D1         no  WORD  Internal   ABS    154  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc
WWDG_WR                               50D2         no  WORD  Internal   ABS    156  private  data         0     0  c:\users\simeo\qsync\university\computer architectures\lab1\stm8s105k.inc

clear_ram0                        0000808D         no  LONG  Internal   ABS     27  private  textdata    10     0  -
clear_ram1                        00008097         no  LONG  Internal   ABS     39  private  textdata    10     0  -
clear_stack                       000080A1         no  LONG  Internal   ABS     50  private  textdata     7     0  -
continue_forward                      80F0         no  WORD  Internal   ABS     99  private  textdata     3     0  -

delay_index1                          0000         no  WORD  Internal   ABS      7  private  bss          1     1  -
delay_index2                          0001         no  WORD  Internal   ABS      8  private  bss          1     1  -
delay_outer                           8102         no  WORD  Internal   ABS    113  private  textdata     8     0  -
delay_inner                           8119         no  WORD  Internal   ABS    124  private  textdata    12     0  -

end_condition                         80CF         no  WORD  Internal   ABS     80  private  textdata    12     0  -

forward_mode                          80DB         no  WORD  Internal   ABS     87  private  textdata    21     0  -

index                                 0010         no  WORD  Internal   ABS      9  private  bss          0     0  -
init                                  80A8         no  WORD  Internal   ABS     56  private  textdata    21     0  -
infinite_loop                     000080BD         no  LONG  Internal   ABS     66  private  textdata     5     0  -

knight_rider_light                    80C2         no  WORD  Internal   ABS     71  private  textdata    13     0  -

loop                                  810A         no  WORD  Internal   ABS    116  private  textdata    15     0  -

mode_flag                             0002         no  WORD  Internal   ABS     10  private  bss          1     1  -
main                              00008086         no  LONG  Internal   ABS     17  private  textdata     7     0  -

ram0_start                              00         no  BYTE  Internal   ABS     24  private  textdata     0     0  -
ram0_end                                FF         no  BYTE  Internal   ABS     25  private  textdata     0     0  -
ram1_start                            0100         no  WORD  Internal   ABS     36  private  textdata     0     0  -
ram1_end                              05FF         no  WORD  Internal   ABS     37  private  textdata     0     0  -
reverse_mode                          80F3         no  WORD  Internal   ABS    102  private  textdata    15     0  -

stack_start                           0600         no  WORD  Internal   ABS     47  private  textdata     0     0  -
stack_end                             07FF         no  WORD  Internal   ABS     48  private  textdata     0     0  -


245 labels
No errors on assembly of 'c:\users\simeo\qsync\university\computer architectures\lab1\main.asm'