Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xa6slx16-3-csg324

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\lab5\ipcore_dir/ROM.v\" into library work
Parsing module <ROM>.
Analyzing Verilog file \"\lab5\SignExtend26.v\" into library work
Parsing module <SignExtend26>.
Analyzing Verilog file \"\lab5\SignExtend.v\" into library work
Parsing module <SignExtend16>.
Analyzing Verilog file \"\lab5\Registers.v\" into library work
Parsing module <Registers>.
Analyzing Verilog file \"\lab5\ipcore_dir/RAM.v\" into library work
Parsing module <RAM>.
Analyzing Verilog file \"\lab5\ControlUnit.v\" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file \"\lab5\ALU.v\" into library work
Parsing module <ALU>.
Analyzing Verilog file \"\lab5\cpu.v\" into library work
Parsing module <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cpu>.

Elaborating module <ROM>.

Elaborating module <ControlUnit>.

Elaborating module <RAM>.

Elaborating module <Registers>.

Elaborating module <ALU>.

Elaborating module <SignExtend16>.

Elaborating module <SignExtend26>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "/lab5/cpu.v".
        Instruction_Memory_size = 10
        Data_Memory_size = 7
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC[31]_signextended[29]_add_2_OUT> created at line 101.
    Found 32-bit adder for signal <n0029> created at line 103.
    Found 32-bit comparator greater for signal <sign_gtz> created at line 92
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <cpu> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "/lab5/controlunit.v".
    Found 1-bit adder for signal <n0021> created at line 41.
    Found 1-bit adder for signal <ALUSrc> created at line 41.
    Found 1-bit adder for signal <n0027> created at line 44.
    Found 1-bit adder for signal <RegWrite> created at line 44.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <Registers>.
    Related source file is "/lab5/registers.v".
WARNING:Xst:37 - Detected unknown constraint/property " BLOCKING". This constraint/property is not supported by the current software release and will be ignored.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Summary:
	inferred   2 RAM(s).
Unit <Registers> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/lab5/alu.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_4_OUT> created at line 29.
    Found 32-bit adder for signal <A[31]_B[31]_add_0_OUT> created at line 29.
    Found 32-bit adder for signal <n0028> created at line 29.
    Found 32-bit adder for signal <ALU_result> created at line 29.
    Found 32x1-bit multiplier for signal <n0016> created at line 29.
    Found 32x1-bit multiplier for signal <n0018> created at line 29.
    Found 32x1-bit multiplier for signal <n0021> created at line 29.
    Summary:
	inferred   3 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
Unit <ALU> synthesized.

Synthesizing Unit <SignExtend16>.
    Related source file is "/lab5/signextend.v".
    Summary:
	no macro.
Unit <SignExtend16> synthesized.

Synthesizing Unit <SignExtend26>.
    Related source file is "/lab5/signextend26.v".
    Summary:
	no macro.
Unit <SignExtend26> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Multipliers                                          : 3
 32x1-bit multiplier                                   : 3
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 4
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Registers                                            : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/ROM.ngc>.
Loading core <RAM> for timing and area information for instance <Data_Memory>.
Loading core <ROM> for timing and area information for instance <Instruction_Memory>.

Synthesizing (advanced) Unit <Registers>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_address1> |          |
    |     doB            | connected to signal <read_data1>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_address2> |          |
    |     doB            | connected to signal <read_data2>    |          |
    -----------------------------------------------------------------------
Unit <Registers> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 2
# Multipliers                                          : 3
 32x1-bit multiplier                                   : 3
# Adders/Subtractors                                   : 8
 1-bit adder carry in                                  : 2
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 5
 32-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <PC_0> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <PC_1> has a constant value of 0 in block <cpu>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cpu> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 576
#      GND                         : 4
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 31
#      LUT3                        : 96
#      LUT4                        : 65
#      LUT5                        : 57
#      LUT6                        : 38
#      MUXCY                       : 128
#      VCC                         : 3
#      XORCY                       : 124
# FlipFlops/Latches                : 62
#      FD                          : 62
# RAMS                             : 46
#      RAM128X1S                   : 32
#      RAM32M                      : 10
#      RAM32X1D                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : xa6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              62  out of  18224     0%  
 Number of Slice LUTs:                  429  out of   9112     4%  
    Number used as Logic:               317  out of   9112     3%  
    Number used as Memory:              112  out of   2176     5%  
       Number used as RAM:              112

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    461
   Number with an unused Flip Flop:     399  out of    461    86%  
   Number with an unused LUT:            32  out of    461     6%  
   Number of fully used LUT-FF pairs:    30  out of    461     6%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    232    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.479ns (Maximum Frequency: 60.684MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.479ns (frequency: 60.684MHz)
  Total number of paths / destination ports: 965426415 / 514
-------------------------------------------------------------------------
Delay:               16.479ns (Levels of Logic = 26)
  Source:            PC_2 (FF)
  Destination:       PC_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PC_2 to PC_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.525   1.564  PC_2 (PC_2)
     begin scope: 'Instruction_Memory'
     begin scope: 'BU2'
     LUT5:I0->O            1   0.254   0.580  U0/gen_rom.rom_inst/Mram_spo_int5711_SW0 (N36)
     LUT6:I5->O            8   0.254   1.233  U0/gen_rom.rom_inst/Mram_spo_int5711 (spo(29))
     end scope: 'BU2'
     end scope: 'Instruction_Memory'
     LUT6:I1->O            9   0.254   0.830  ControlUnit1/Madd_ALUSrc_Madd_xor<0>11_1 (ControlUnit1/Madd_ALUSrc_Madd_xor<0>11)
     LUT4:I3->O            1   0.254   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_lut<0> (ALU1/Madd_A[31]_B[31]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<0> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<1> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<2> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<2>)
     XORCY:CI->O           2   0.206   0.845  ALU1/Madd_A[31]_B[31]_add_0_OUT_xor<3> (ALU1/A[31]_B[31]_add_0_OUT<3>)
     LUT3:I0->O            1   0.235   0.580  ALU1/Madd_ALU_result3 (ALU1/Madd_ALU_result3)
     LUT4:I3->O            1   0.254   0.000  ALU1/Madd_ALU_result_lut<0>4 (ALU1/Madd_ALU_result_lut<0>4)
     MUXCY:S->O            1   0.215   0.000  ALU1/Madd_ALU_result_cy<0>_3 (ALU1/Madd_ALU_result_cy<0>4)
     XORCY:CI->O          35   0.206   1.611  ALU1/Madd_ALU_result_xor<0>_4 (ALU_result_5_OBUF)
     LUT5:I1->O            1   0.254   0.000  Mcompar_sign_gtz_lut<1> (Mcompar_sign_gtz_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_sign_gtz_cy<1> (Mcompar_sign_gtz_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sign_gtz_cy<2> (Mcompar_sign_gtz_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sign_gtz_cy<3> (Mcompar_sign_gtz_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sign_gtz_cy<4> (Mcompar_sign_gtz_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sign_gtz_cy<5> (Mcompar_sign_gtz_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_sign_gtz_cy<6> (Mcompar_sign_gtz_cy<6>)
     MUXCY:CI->O          34   0.235   1.321  sign_gtz_bgtz_AND_1025_o_cy (sign_gtz_bgtz_AND_1025_o)
     LUT5:I4->O            1   0.254   1.035  Mmux_PC_next221 (PC_next<29>)
     LUT6:I0->O            2   0.254   1.047  out2 (out1)
     LUT5:I0->O           16   0.254   1.005  out6 (PC_next[31]_reduce_or_8_o)
     LUT3:I2->O            1   0.254   0.000  PC_2_rstpot (PC_2_rstpot)
     FD:D                      0.074          PC_2
    ----------------------------------------
    Total                     16.479ns (4.829ns logic, 11.650ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1032125 / 32
-------------------------------------------------------------------------
Offset:              12.668ns (Levels of Logic = 18)
  Source:            PC_2 (FF)
  Destination:       ALU_result<8> (PAD)
  Source Clock:      clk rising

  Data Path: PC_2 to ALU_result<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.525   1.564  PC_2 (PC_2)
     begin scope: 'Instruction_Memory'
     begin scope: 'BU2'
     LUT5:I0->O            1   0.254   0.580  U0/gen_rom.rom_inst/Mram_spo_int5711_SW0 (N36)
     LUT6:I5->O            8   0.254   1.233  U0/gen_rom.rom_inst/Mram_spo_int5711 (spo(29))
     end scope: 'BU2'
     end scope: 'Instruction_Memory'
     LUT6:I1->O            9   0.254   0.830  ControlUnit1/Madd_ALUSrc_Madd_xor<0>11_1 (ControlUnit1/Madd_ALUSrc_Madd_xor<0>11)
     LUT4:I3->O            1   0.254   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_lut<0> (ALU1/Madd_A[31]_B[31]_add_0_OUT_lut<0>)
     MUXCY:S->O            1   0.215   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<0> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<1> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<2> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<3> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<4> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<5> (ALU1/Madd_A[31]_B[31]_add_0_OUT_cy<5>)
     XORCY:CI->O           2   0.206   0.845  ALU1/Madd_A[31]_B[31]_add_0_OUT_xor<6> (ALU1/A[31]_B[31]_add_0_OUT<6>)
     LUT3:I0->O            1   0.235   0.580  ALU1/Madd_ALU_result6 (ALU1/Madd_ALU_result6)
     LUT4:I3->O            1   0.254   0.000  ALU1/Madd_ALU_result_lut<0>7 (ALU1/Madd_ALU_result_lut<0>7)
     MUXCY:S->O            1   0.215   0.000  ALU1/Madd_ALU_result_cy<0>_6 (ALU1/Madd_ALU_result_cy<0>7)
     XORCY:CI->O          35   0.206   1.334  ALU1/Madd_ALU_result_xor<0>_7 (ALU_result_8_OBUF)
     OBUF:I->O                 2.715          ALU_result_8_OBUF (ALU_result<8>)
    ----------------------------------------
    Total                     12.668ns (5.703ns logic, 6.965ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.479|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.54 secs
 
--> 

Total memory usage is 149888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

