{
    
    "BENCHMARKS": {
        "aes-128_pipelined_encryption": {
            "status": "active",
            "top": "Top_PipelinedCipher",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes-128_pipelined_encryption/rtl/Top_PipelinedCipher.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "aes_1cycle_1stage": {
            "status": "active",
            "top": "aes_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes-encryption/rtl/aes_1cycle_1stage/aes_cipher_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "aes_5cycle_2stage": {
            "status": "active",
            "top": "aes_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes-encryption/rtl/aes_5cycle_2stage/aes_cipher_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "aes_10cycle_10stage": {
            "status": "active",
            "top": "aes_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes-encryption/rtl/aes_10cycle_10stage/aes_cipher_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "aes128_trojan": {
            "status": "active",
            "top": "aes_128_DE0",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes128_trojan/rtl/aes_128_DE0.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "aes_core": {
            "status": "active",
            "top": "aes_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes_core/rtl/verilog/aes_cipher_top.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "aes_highthroughput_lowarea": {
            "status": "active",
            "top": "aes_top_example",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/aes_highthroughput_lowarea/rtl/aes_top_example.v",
           "CLOCK_DATA": {
            "Clock1": "clk"
           }
        },
        "btcminer_15b1": {
            "status": "active",
            "top": "ztex_ufm1_15b1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/btcminer/trunk/fpga/ztex_ufm1_15b1/ztex_ufm1_15b1.v",
            "CLOCK_DATA": {
                "Clock1": "fxclk_in",
                "Clock2": "dcm_progclk",
                "Clock3": "rd_clk",
                "Clock4": "wr_clk"
           }
        },
        "btcminer_15d1": {
            "status": "active",
            "top": "ztex_ufm1_15d1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/btcminer/trunk/fpga/btcminer_15d1/ztex_ufm1_15d1.v",
            "CLOCK_DATA": {
                "Clock1": "fxclk_in",
                "Clock2": "dcm_progclk",
                "Clock3": "rd_clk",
                "Clock4": "wr_clk"
           }
        },
        "btcminer_15d3": {
            "status": "active",
            "top": "ztex_ufm1_15d3",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/btcminer/trunk/fpga/btcminer_15d3/ztex_ufm1_15d3.v",
            "CLOCK_DATA": {
                "Clock1": "fxclk_in",
                "Clock2": "dcm_progclk",
                "Clock3": "rd_clk",
                "Clock4": "wr_clk"
           }
        },
        "btcminer_15d4": {
            "status": "active",
            "top": "ztex_ufm1_15d4",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/btcminer/trunk/fpga/btcminer_15d4/ztex_ufm1_15d4.v",
            "CLOCK_DATA": {
                "Clock1": "fxclk_in",
                "Clock2": "dcm_progclk",
                "Clock3": "rd_clk",
                "Clock4": "wr_clk"
           }
        },
        "btcminer_15y1": {
            "status": "active",
            "top": "ztex_ufm1_15y1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/btcminer/trunk/fpga/btcminer_15y1/ztex_ufm1_15y1.v",
            "CLOCK_DATA": {
                "Clock1": "fxclk_in",
                "Clock2": "dcm_progclk",
                "Clock3": "rd_clk",
                "Clock4": "wr_clk"
           }
        },
        "cryptosorter_BRAM": {
            "status": "active",
            "top": "BRAM",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/cryptosorter/trunk/lib/bsv/BRAM/BRAM.v",
            "CLOCK_DATA": {
                "Clock1": "CLK"
           }
        },
        "cryptosorter_BRAMInitiator": {
            "status": "active",
            "top": "BRAMInitiator",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/cryptosorter/trunk/lib/bsv/BRAMFeeder/src/BRAMInitiator.v",
            "CLOCK_DATA": {
                "Clock1": "CLK",
                "Clock2": "BRAM_CLK"
           }
        },
        "cryptosorter_BRAMFIFO": {
            "status": "active",
            "top": "BRAMFIFOF",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/cryptosorter/trunk/lib/bsv/BRAMFIFO/BRAMFIFOF.v",
            "CLOCK_DATA": {
                "Clock1": "CLK"
           }
        },
        "cryptosorter_aes_cipher_top": {
            "status": "active",
            "top": "aes_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/cryptosorter/trunk/memocodeDesignContest2008/aesCore/verilog/rtl/verilog/aes_cipher_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
           }
        },
        "cryptosorter_inv_aes_cipger_top": {
            "status": "active",
            "top": "aes_inv_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/cryptosorter/trunk/memocodeDesignContest2008/aesCore/verilog/rtl/verilog/aes_cipher_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
           }
        },
        "cryptosorter_aesCorePipelined_top": {
            "status": "active",
            "top": "aes_inv_cipher_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/cryptosorter/trunk/memocodeDesignContest2008/aesCorePipelined/aes_cipher_top.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
           }
        },
        "des_crypto_core": {
            "status": "active",
            "top": "des3",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/des/trunk/rtl/verilog/des3.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
           }
        },
        "gcm-aes": {
            "status": "active",
            "top": "gcm_aes_v0",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gcm-aes/rtl/gcm_aes_v0.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost28147": {
            "status": "active",
            "top": "gost_28147_89",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147/trunk/rtl/verilog/gost_28147_89.sv",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_cfb": {
            "status": "active",
            "top": "gost89_cfb",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_cfb/gost89_cfb.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_cfb_decrypt": {
            "status": "active",
            "top": "gost89_cfb_decrypt",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_cfb_decrypt/gost89_cfb_decrypt.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_cfb_encrypt": {
            "status": "active",
            "top": "gost89_cfb_encrypt",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_cfb_encrypt/gost89_cfb_encrypt.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_ecb": {
            "status": "active",
            "top": "gost89_ecb",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_ecb/gost89_ecb.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_pipelined_ecb_decrypt": {
            "status": "active",
            "top": "gost89_pipelined_ecb_decrypt",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_pipelined_ecb_decrypt/gost89_pipelined_ecb_decrypt.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_pipelined_ecb_encrypt": {
            "status": "active",
            "top": "gost89_pipelined_ecb_encrypt",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_pipelined_ecb_encrypt/gost89_pipelined_ecb_encrypt.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gost89_mac": {
            "status": "active",
            "top": "gost89_mac",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/gost28147-89/rtl/gost89_mac/gost89_mac.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hight": {
            "status": "active",
            "top": "HIGHT_CORE_TOP",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/hight/trunk/rtl/HIGHT_CORE_TOP.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "md5_pipelined": {
            "status": "active",
            "top": "Md5Core",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/md5_pipelined/trunk/Md5Core.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "present_encryptor": {
            "status": "active",
            "top": "present_encryptor_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/present_encryptor/trunk/rtl/verilog/present_encryptor_top.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rc4-prbs": {
            "status": "active",
            "top": "present_encryptor_top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/rc4-prbs/trunk/rc4.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "securehash256bits": {
            "status": "active",
            "top": "sha256compressionCore",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/securehash256bits/trunk/sha256compressionCore.vhd",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "sha3_high_throughput_core_high": {
            "status": "active",
            "top": "keccak",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/sha3/trunk/high_throughput_core/rtl/keccak.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha3_high_throughput_core_low": {
            "status": "active",
            "top": "keccak",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/sha3/trunk/low_throughput_core/rtl/keccak.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha256core": {
            "status": "active",
            "top": "sha_256",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/sha256core/trunk/rtl/sha_256.vhd",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha_core_1": {
            "status": "active",
            "top": "sha1",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/sha_core/trunk/rtl/sha1.v",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sha_core_256": {
            "status": "active",
            "top": "sha256",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/sha_core/trunk/rtl/sha256.v",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sha_core_512": {
            "status": "active",
            "top": "sha512",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/sha_core/trunk/rtl/sha512.v",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "systemcaes_aes128lowarea": {
            "status": "active",
            "top": "aes",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/systemcaes/rtl/verilog/aes128lowarea/aes.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "systemcaes_aes192lowarea": {
            "status": "active",
            "top": "aes",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/systemcaes/rtl/verilog/aes192lowarea/aes192.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_aes_128": {
            "status": "active",
            "top": "aes_128",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/tiny_aes/rtl/aes_128/aes_128.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_aes_192": {
            "status": "active",
            "top": "aes_192",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/tiny_aes/rtl/aes_192/aes_192.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_aes_256": {
            "status": "active",
            "top": "aes_256",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/tiny_aes/rtl/aes_256/aes_256.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "xtea": {
            "status": "active",
            "top": "xtea",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Cores/OpenCores_designs/crypto_core/xtea/trunk/xtea.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}