<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_39325'>
<a name="inst_tag_39325"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39325" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39325_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39325_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39325_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39325_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39326'>
<a name="inst_tag_39326"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39326" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39326_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39326_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39326_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39326_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39327'>
<a name="inst_tag_39327"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39327" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39327_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39327_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39327_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39327_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39328'>
<a name="inst_tag_39328"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39328" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39328_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39328_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39328_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39328_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39329'>
<a name="inst_tag_39329"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39329" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39329_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39329_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39329_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39329_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39330'>
<a name="inst_tag_39330"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39330" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39330_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39330_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39330_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39330_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39331'>
<a name="inst_tag_39331"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39331" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39331_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39331_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39331_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39331_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39332'>
<a name="inst_tag_39332"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39332" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39332_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39332_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39332_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39332_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39333'>
<a name="inst_tag_39333"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39333" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39333_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39333_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39333_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39333_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_39334'>
<a name="inst_tag_39334"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_39334" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39334_Line" >100.00</a></td>
<td class="s3 cl rt"><a href="mod898_2.html#inst_tag_39334_Cond" > 37.50</a></td>
<td class="s2 cl rt"><a href="mod898_2.html#inst_tag_39334_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod898_2.html#inst_tag_39334_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.52</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.16</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.63</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod114.html#inst_tag_8516" >bcpu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod898.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_39325"  onclick="showContent('inst_tag_39325')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39326"  onclick="showContent('inst_tag_39326')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39327"  onclick="showContent('inst_tag_39327')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39328"  onclick="showContent('inst_tag_39328')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39329"  onclick="showContent('inst_tag_39329')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39330"  onclick="showContent('inst_tag_39330')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39331"  onclick="showContent('inst_tag_39331')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39332"  onclick="showContent('inst_tag_39332')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39333"  onclick="showContent('inst_tag_39333')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
<a href="#inst_tag_39334"  onclick="showContent('inst_tag_39334')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_39325'>
<a name="inst_tag_39325_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39325" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39325_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39325" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39325_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39325" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39325_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39325" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[21].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39326'>
<a name="inst_tag_39326_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39326" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39326_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39326" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39326_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39326" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39326_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39326" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[22].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39327'>
<a name="inst_tag_39327_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39327" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39327_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39327" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39327_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39327" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39327_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39327" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[23].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39328'>
<a name="inst_tag_39328_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39328" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39328_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39328" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39328_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39328" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39328_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39328" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[24].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39329'>
<a name="inst_tag_39329_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39329" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39329_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39329" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39329_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39329" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39329_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39329" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[25].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39330'>
<a name="inst_tag_39330_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39330" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39330_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39330" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39330_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39330" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39330_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39330" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[26].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39331'>
<a name="inst_tag_39331_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39331" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39331_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39331" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39331_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39331" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39331_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39331" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[27].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39332'>
<a name="inst_tag_39332_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39332" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39332_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39332" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39332_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39332" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39332_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39332" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[28].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39333'>
<a name="inst_tag_39333_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39333" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39333_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39333" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39333_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39333" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39333_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39333" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[29].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_39334'>
<a name="inst_tag_39334_Line"></a>
<b>Line Coverage for Instance : <a href="mod898_2.html#inst_tag_39334" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
34                      begin
35         1/1          	if (!b_reset_n)
36         1/1                          a_signal_sync &lt;= {(SYNC_STAGE+1){RESET_VALUE}};
37                              else
38         1/1                          a_signal_sync &lt;= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
</pre>
<hr>
<a name="inst_tag_39334_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod898_2.html#inst_tag_39334" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       44
 EXPRESSION (b_signal &amp;&amp; ((!b_signal_d1)))
             ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 EXPRESSION ( ! (b_signal || ((!b_signal_d1))) )
                ---------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       45
 SUB-EXPRESSION (b_signal || ((!b_signal_d1)))
                 ----1---    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_39334_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod898_2.html#inst_tag_39334" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>b_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>b_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>a_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>b_signal</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_rising_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_falling_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>b_signal_edge_pulse</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_39334_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod898_2.html#inst_tag_39334" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.gen_clic_irq_synchronizer[30].gen_clic_irq_le_ire_top.nds_sync_l2l_clic_irq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35         	if (!b_reset_n)
           	<font color = "green">-1-</font>  
36                         a_signal_sync <= {(SYNC_STAGE+1){RESET_VALUE}};
           <font color = "green">                ==></font>
37                 else
38                         a_signal_sync <= {a_signal_sync[SYNC_STAGE-1:0], a_signal};
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_39325">
    <li>
      <a href="#inst_tag_39325_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39325_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39325_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39325_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39326">
    <li>
      <a href="#inst_tag_39326_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39326_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39326_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39326_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39327">
    <li>
      <a href="#inst_tag_39327_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39327_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39327_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39327_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39328">
    <li>
      <a href="#inst_tag_39328_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39328_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39328_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39328_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39329">
    <li>
      <a href="#inst_tag_39329_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39329_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39329_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39329_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39330">
    <li>
      <a href="#inst_tag_39330_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39330_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39330_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39330_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39331">
    <li>
      <a href="#inst_tag_39331_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39331_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39331_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39331_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39332">
    <li>
      <a href="#inst_tag_39332_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39332_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39332_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39332_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39333">
    <li>
      <a href="#inst_tag_39333_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39333_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39333_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39333_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_39334">
    <li>
      <a href="#inst_tag_39334_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_39334_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_39334_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_39334_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
