/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  reg [7:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire [30:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [11:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_56z;
  wire [7:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [23:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= celloutsig_0_30z[8:1];
  assign celloutsig_0_49z = celloutsig_0_28z > _00_[9:2];
  assign celloutsig_0_6z = { celloutsig_0_5z[6:3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z } > { in_data[61:37], celloutsig_0_3z };
  assign celloutsig_0_69z = celloutsig_0_66z[4:2] > { celloutsig_0_17z[3:2], celloutsig_0_33z };
  assign celloutsig_1_1z = in_data[146:134] > in_data[122:110];
  assign celloutsig_1_2z = in_data[147:133] > in_data[164:150];
  assign celloutsig_1_5z = celloutsig_1_4z[7:4] > celloutsig_1_0z[9:6];
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_0z } > { celloutsig_0_9z[11:5], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_18z = celloutsig_0_17z[6:4] > celloutsig_0_2z[11:9];
  assign celloutsig_0_19z = celloutsig_0_13z[12:10] > celloutsig_0_7z[3:1];
  assign celloutsig_0_25z = { celloutsig_0_13z[7:6], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_15z } > celloutsig_0_14z[7:2];
  assign celloutsig_0_33z = in_data[47:33] > { celloutsig_0_17z[5:0], celloutsig_0_11z };
  assign celloutsig_1_6z = celloutsig_1_2z ? celloutsig_1_4z[6:2] : { 1'h0, celloutsig_1_5z, celloutsig_1_1z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_7z = celloutsig_1_3z[8] ? { celloutsig_1_4z, celloutsig_1_3z[9], 1'h1, celloutsig_1_3z[7:0] } : { celloutsig_1_6z[3:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[117] ? celloutsig_1_3z : { celloutsig_1_4z[13:5], celloutsig_1_2z };
  assign celloutsig_1_11z = celloutsig_1_7z[13] ? celloutsig_1_9z[14:9] : celloutsig_1_9z[12:7];
  assign celloutsig_0_10z = celloutsig_0_2z[3] ? celloutsig_0_3z[2:0] : celloutsig_0_2z[8:6];
  assign celloutsig_1_13z = celloutsig_1_8z[0] ? { celloutsig_1_0z[17:0], celloutsig_1_11z } : { celloutsig_1_8z[6:1], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_10z[1] ? celloutsig_1_9z[11:0] : { celloutsig_1_0z[7:1], celloutsig_1_15z };
  assign celloutsig_0_5z = - celloutsig_0_3z[9:2];
  assign celloutsig_0_56z = - { celloutsig_0_16z, celloutsig_0_29z, _01_, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_23z };
  assign celloutsig_0_66z = - _01_[4:0];
  assign celloutsig_1_0z = - in_data[120:102];
  assign celloutsig_1_3z = - celloutsig_1_0z[10:1];
  assign celloutsig_1_4z = - { in_data[182:181], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_9z = - { celloutsig_0_5z[7:4], celloutsig_0_3z };
  assign celloutsig_1_9z = - { celloutsig_1_7z[13:9], celloutsig_1_8z };
  assign celloutsig_1_10z = - { celloutsig_1_6z[3:2], celloutsig_1_4z };
  assign celloutsig_1_15z = - celloutsig_1_13z[8:4];
  assign celloutsig_0_12z = - celloutsig_0_7z[2:0];
  assign celloutsig_0_14z = - { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_17z = - { celloutsig_0_5z[5:0], celloutsig_0_6z };
  assign celloutsig_0_2z = - { celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_28z = - { celloutsig_0_14z[21:16], celloutsig_0_15z, celloutsig_0_25z };
  assign celloutsig_0_3z = - { in_data[38], celloutsig_0_0z };
  assign celloutsig_0_30z = - { in_data[15:12], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_4z };
  assign celloutsig_0_0z = ~ in_data[41:33];
  assign celloutsig_0_7z = ~ celloutsig_0_5z[6:3];
  assign celloutsig_0_70z = ~ { celloutsig_0_56z[1], celloutsig_0_4z, celloutsig_0_49z };
  assign celloutsig_0_11z = ~ { celloutsig_0_2z[2:0], celloutsig_0_1z };
  assign celloutsig_0_1z = ~ in_data[35:30];
  assign celloutsig_0_13z = ~ { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_8z = ^ { in_data[22:18], celloutsig_0_6z };
  assign celloutsig_1_18z = ^ celloutsig_1_6z[3:0];
  assign celloutsig_0_16z = ^ { celloutsig_0_12z[1], celloutsig_0_12z };
  assign celloutsig_0_23z = ^ celloutsig_0_2z[11:5];
  assign celloutsig_0_29z = ^ { celloutsig_0_17z[6], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_4z = ^ celloutsig_0_0z[6:3];
  assign { out_data[128], out_data[107:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
