--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/n/andreser/6.111/project/6111phone2/6111phone/ise/6111phone2.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/a/n/andreser/6.111/project/6111phone2/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.492(F)|    0.764(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button_down |    2.046(R)|   -0.249(R)|analyzer1_clock_OBUF|   0.000|
button_up   |    1.070(R)|    0.352(R)|analyzer1_clock_OBUF|   0.000|
user4<0>    |   -0.999(R)|    1.271(R)|analyzer1_clock_OBUF|   0.000|
user4<1>    |    1.326(R)|    1.305(R)|analyzer1_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.202(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch        |   13.502(R)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<12>|   18.728(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<13>|   18.763(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<14>|   18.491(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<15>|   18.589(F)|ac97_bit_clock_BUFGP|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   16.173(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   15.285(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<2> |   15.617(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   15.289(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<4> |   15.861(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<5> |   15.656(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<6> |   15.539(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<7> |   16.161(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<8> |   12.222(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<9> |   11.955(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<10>|   11.546(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<11>|   12.087(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<12>|   12.675(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<13>|   12.261(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<14>|   12.758(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<15>|   13.235(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_clock   |   17.407(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<0> |   14.120(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<1> |   15.164(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<2> |   14.330(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<3> |   14.423(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   13.326(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   13.046(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   13.468(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   13.225(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   16.551(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.536(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   17.207(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   16.507(R)|analyzer1_clock_OBUF|   0.000|
audio_reset_b     |   10.366(R)|analyzer1_clock_OBUF|   0.000|
disp_clock        |    9.889(R)|analyzer1_clock_OBUF|   0.000|
led<0>            |   12.825(R)|analyzer1_clock_OBUF|   0.000|
led<1>            |   12.119(R)|analyzer1_clock_OBUF|   0.000|
led<2>            |   12.062(R)|analyzer1_clock_OBUF|   0.000|
led<3>            |   12.222(R)|analyzer1_clock_OBUF|   0.000|
led<4>            |   13.889(R)|analyzer1_clock_OBUF|   0.000|
user1<0>          |   19.474(R)|analyzer1_clock_OBUF|   0.000|
user1<1>          |   12.174(R)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.164|         |    8.899|    3.902|
clock_27mhz    |    3.555|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.064|   15.038|         |         |
clock_27mhz    |   24.412|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|   11.385|
---------------+---------------+---------+


Analysis completed Fri Dec  5 14:42:21 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 489 MB



