{
  "Top": "rs_erasure",
  "RtlTop": "rs_erasure",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "cpg236",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "42",
    "Uncertainty": "0.3"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "rs_erasure",
    "Version": "1.0",
    "DisplayName": "ReedSolomonCodecHLS",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/src\/rs_erasure.c"],
    "Vhdl": [
      "impl\/vhdl\/rs_erasure_DECMATAem.vhd",
      "impl\/vhdl\/rs_erasure_DECMATBew.vhd",
      "impl\/vhdl\/rs_erasure_DECMATbkb.vhd",
      "impl\/vhdl\/rs_erasure_DECMATCeG.vhd",
      "impl\/vhdl\/rs_erasure_DECMATcud.vhd",
      "impl\/vhdl\/rs_erasure_DECMATdEe.vhd",
      "impl\/vhdl\/rs_erasure_DECMATDeQ.vhd",
      "impl\/vhdl\/rs_erasure_DECMATEe0.vhd",
      "impl\/vhdl\/rs_erasure_DECMATeOg.vhd",
      "impl\/vhdl\/rs_erasure_DECMATFfa.vhd",
      "impl\/vhdl\/rs_erasure_DECMATfYi.vhd",
      "impl\/vhdl\/rs_erasure_DECMATg8j.vhd",
      "impl\/vhdl\/rs_erasure_DECMATGfk.vhd",
      "impl\/vhdl\/rs_erasure_DECMAThbi.vhd",
      "impl\/vhdl\/rs_erasure_DECMATHfu.vhd",
      "impl\/vhdl\/rs_erasure_DECMATibs.vhd",
      "impl\/vhdl\/rs_erasure_DECMATIfE.vhd",
      "impl\/vhdl\/rs_erasure_DECMATjbC.vhd",
      "impl\/vhdl\/rs_erasure_DECMATJfO.vhd",
      "impl\/vhdl\/rs_erasure_DECMATkbM.vhd",
      "impl\/vhdl\/rs_erasure_DECMATKfY.vhd",
      "impl\/vhdl\/rs_erasure_DECMATlbW.vhd",
      "impl\/vhdl\/rs_erasure_DECMATLf8.vhd",
      "impl\/vhdl\/rs_erasure_DECMATmb6.vhd",
      "impl\/vhdl\/rs_erasure_DECMATMgi.vhd",
      "impl\/vhdl\/rs_erasure_DECMATncg.vhd",
      "impl\/vhdl\/rs_erasure_DECMATNgs.vhd",
      "impl\/vhdl\/rs_erasure_DECMATocq.vhd",
      "impl\/vhdl\/rs_erasure_DECMATOgC.vhd",
      "impl\/vhdl\/rs_erasure_DECMATpcA.vhd",
      "impl\/vhdl\/rs_erasure_DECMATPgM.vhd",
      "impl\/vhdl\/rs_erasure_DECMATqcK.vhd",
      "impl\/vhdl\/rs_erasure_DECMATQgW.vhd",
      "impl\/vhdl\/rs_erasure_DECMATrcU.vhd",
      "impl\/vhdl\/rs_erasure_DECMATRg6.vhd",
      "impl\/vhdl\/rs_erasure_DECMATsc4.vhd",
      "impl\/vhdl\/rs_erasure_DECMATShg.vhd",
      "impl\/vhdl\/rs_erasure_DECMATtde.vhd",
      "impl\/vhdl\/rs_erasure_DECMATThq.vhd",
      "impl\/vhdl\/rs_erasure_DECMATudo.vhd",
      "impl\/vhdl\/rs_erasure_DECMATUhA.vhd",
      "impl\/vhdl\/rs_erasure_DECMATvdy.vhd",
      "impl\/vhdl\/rs_erasure_DECMATVhK.vhd",
      "impl\/vhdl\/rs_erasure_DECMATwdI.vhd",
      "impl\/vhdl\/rs_erasure_DECMATWhU.vhd",
      "impl\/vhdl\/rs_erasure_DECMATxdS.vhd",
      "impl\/vhdl\/rs_erasure_DECMATyd2.vhd",
      "impl\/vhdl\/rs_erasure_DECMATzec.vhd",
      "impl\/vhdl\/rs_erasure_F_tbl.vhd",
      "impl\/vhdl\/rs_erasure_mux_42Xh4.vhd",
      "impl\/vhdl\/rs_erasure.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/rs_erasure_DECMATAem.v",
      "impl\/verilog\/rs_erasure_DECMATAem_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATBew.v",
      "impl\/verilog\/rs_erasure_DECMATBew_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATbkb.v",
      "impl\/verilog\/rs_erasure_DECMATbkb_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATCeG.v",
      "impl\/verilog\/rs_erasure_DECMATCeG_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATcud.v",
      "impl\/verilog\/rs_erasure_DECMATcud_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATdEe.v",
      "impl\/verilog\/rs_erasure_DECMATdEe_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATDeQ.v",
      "impl\/verilog\/rs_erasure_DECMATDeQ_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATEe0.v",
      "impl\/verilog\/rs_erasure_DECMATEe0_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATeOg.v",
      "impl\/verilog\/rs_erasure_DECMATeOg_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATFfa.v",
      "impl\/verilog\/rs_erasure_DECMATFfa_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATfYi.v",
      "impl\/verilog\/rs_erasure_DECMATfYi_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATg8j.v",
      "impl\/verilog\/rs_erasure_DECMATg8j_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATGfk.v",
      "impl\/verilog\/rs_erasure_DECMATGfk_rom.dat",
      "impl\/verilog\/rs_erasure_DECMAThbi.v",
      "impl\/verilog\/rs_erasure_DECMAThbi_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATHfu.v",
      "impl\/verilog\/rs_erasure_DECMATHfu_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATibs.v",
      "impl\/verilog\/rs_erasure_DECMATibs_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATIfE.v",
      "impl\/verilog\/rs_erasure_DECMATIfE_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATjbC.v",
      "impl\/verilog\/rs_erasure_DECMATjbC_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATJfO.v",
      "impl\/verilog\/rs_erasure_DECMATJfO_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATkbM.v",
      "impl\/verilog\/rs_erasure_DECMATkbM_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATKfY.v",
      "impl\/verilog\/rs_erasure_DECMATKfY_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATlbW.v",
      "impl\/verilog\/rs_erasure_DECMATlbW_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATLf8.v",
      "impl\/verilog\/rs_erasure_DECMATLf8_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATmb6.v",
      "impl\/verilog\/rs_erasure_DECMATmb6_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATMgi.v",
      "impl\/verilog\/rs_erasure_DECMATMgi_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATncg.v",
      "impl\/verilog\/rs_erasure_DECMATncg_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATNgs.v",
      "impl\/verilog\/rs_erasure_DECMATNgs_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATocq.v",
      "impl\/verilog\/rs_erasure_DECMATocq_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATOgC.v",
      "impl\/verilog\/rs_erasure_DECMATOgC_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATpcA.v",
      "impl\/verilog\/rs_erasure_DECMATpcA_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATPgM.v",
      "impl\/verilog\/rs_erasure_DECMATPgM_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATqcK.v",
      "impl\/verilog\/rs_erasure_DECMATqcK_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATQgW.v",
      "impl\/verilog\/rs_erasure_DECMATQgW_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATrcU.v",
      "impl\/verilog\/rs_erasure_DECMATrcU_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATRg6.v",
      "impl\/verilog\/rs_erasure_DECMATRg6_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATsc4.v",
      "impl\/verilog\/rs_erasure_DECMATsc4_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATShg.v",
      "impl\/verilog\/rs_erasure_DECMATShg_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATtde.v",
      "impl\/verilog\/rs_erasure_DECMATtde_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATThq.v",
      "impl\/verilog\/rs_erasure_DECMATThq_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATudo.v",
      "impl\/verilog\/rs_erasure_DECMATudo_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATUhA.v",
      "impl\/verilog\/rs_erasure_DECMATUhA_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATvdy.v",
      "impl\/verilog\/rs_erasure_DECMATvdy_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATVhK.v",
      "impl\/verilog\/rs_erasure_DECMATVhK_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATwdI.v",
      "impl\/verilog\/rs_erasure_DECMATwdI_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATWhU.v",
      "impl\/verilog\/rs_erasure_DECMATWhU_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATxdS.v",
      "impl\/verilog\/rs_erasure_DECMATxdS_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATyd2.v",
      "impl\/verilog\/rs_erasure_DECMATyd2_rom.dat",
      "impl\/verilog\/rs_erasure_DECMATzec.v",
      "impl\/verilog\/rs_erasure_DECMATzec_rom.dat",
      "impl\/verilog\/rs_erasure_F_tbl.v",
      "impl\/verilog\/rs_erasure_F_tbl_rom.dat",
      "impl\/verilog\/rs_erasure_mux_42Xh4.v",
      "impl\/verilog\/rs_erasure.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "c_0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "c_1": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "c_2": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "c_3": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "codeidx": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_0": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_1": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_10": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_11": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_2": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_3": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_4": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_5": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_6": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_7": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_8": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "d_9": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }}
    },
    "survival_pattern": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "codeidx_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "codeidx": {
      "dir": "in",
      "width": "8"
    },
    "c_0": {
      "dir": "out",
      "width": "8"
    },
    "c_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "c_1": {
      "dir": "out",
      "width": "8"
    },
    "c_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "c_2": {
      "dir": "out",
      "width": "8"
    },
    "c_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "c_3": {
      "dir": "out",
      "width": "8"
    },
    "c_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "d_0": {
      "dir": "in",
      "width": "8"
    },
    "d_1": {
      "dir": "in",
      "width": "8"
    },
    "d_2": {
      "dir": "in",
      "width": "8"
    },
    "d_3": {
      "dir": "in",
      "width": "8"
    },
    "d_4": {
      "dir": "in",
      "width": "8"
    },
    "d_5": {
      "dir": "in",
      "width": "8"
    },
    "d_6": {
      "dir": "in",
      "width": "8"
    },
    "d_7": {
      "dir": "in",
      "width": "8"
    },
    "d_8": {
      "dir": "in",
      "width": "8"
    },
    "d_9": {
      "dir": "in",
      "width": "8"
    },
    "d_10": {
      "dir": "in",
      "width": "8"
    },
    "d_11": {
      "dir": "in",
      "width": "8"
    },
    "survival_pattern": {
      "dir": "in",
      "width": "16"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "codeidx": {
      "interfaceRef": "codeidx",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_vld"
    },
    "c_0": {
      "interfaceRef": "c_0",
      "dir": "out",
      "dataWidth": "8",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "42"
    },
    "c_1": {
      "interfaceRef": "c_1",
      "dir": "out",
      "dataWidth": "8",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "42"
    },
    "c_2": {
      "interfaceRef": "c_2",
      "dir": "out",
      "dataWidth": "8",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "42"
    },
    "c_3": {
      "interfaceRef": "c_3",
      "dir": "out",
      "dataWidth": "8",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "42"
    },
    "d_0": {
      "interfaceRef": "d_0",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_1": {
      "interfaceRef": "d_1",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_2": {
      "interfaceRef": "d_2",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_3": {
      "interfaceRef": "d_3",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_4": {
      "interfaceRef": "d_4",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_5": {
      "interfaceRef": "d_5",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_6": {
      "interfaceRef": "d_6",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_7": {
      "interfaceRef": "d_7",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_8": {
      "interfaceRef": "d_8",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_9": {
      "interfaceRef": "d_9",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_10": {
      "interfaceRef": "d_10",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "d_11": {
      "interfaceRef": "d_11",
      "dir": "in",
      "dataWidth": "8",
      "handshakeRef": "ap_none"
    },
    "survival_pattern": {
      "interfaceRef": "survival_pattern",
      "dir": "in",
      "dataWidth": "16",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "rs_erasure"},
    "Metrics": {"rs_erasure": {
        "Latency": {
          "LatencyBest": "42",
          "LatencyAvg": "42",
          "LatencyWorst": "42",
          "PipelineII": "1",
          "PipelineDepth": "43",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.30",
          "Estimate": "2.99"
        },
        "Area": {
          "BRAM_18K": "96",
          "FF": "13454",
          "LUT": "20580",
          "DSP48E": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-04-16 14:05:43 -0300",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
