#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A */
#define A__0__INTTYPE CYREG_PICU3_INTTYPE0
#define A__0__MASK 0x01u
#define A__0__PC CYREG_PRT3_PC0
#define A__0__PORT 3u
#define A__0__SHIFT 0u
#define A__AG CYREG_PRT3_AG
#define A__AMUX CYREG_PRT3_AMUX
#define A__BIE CYREG_PRT3_BIE
#define A__BIT_MASK CYREG_PRT3_BIT_MASK
#define A__BYP CYREG_PRT3_BYP
#define A__CTL CYREG_PRT3_CTL
#define A__DM0 CYREG_PRT3_DM0
#define A__DM1 CYREG_PRT3_DM1
#define A__DM2 CYREG_PRT3_DM2
#define A__DR CYREG_PRT3_DR
#define A__INP_DIS CYREG_PRT3_INP_DIS
#define A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define A__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define A__LCD_EN CYREG_PRT3_LCD_EN
#define A__MASK 0x01u
#define A__PORT 3u
#define A__PRT CYREG_PRT3_PRT
#define A__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define A__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define A__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define A__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define A__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define A__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define A__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define A__PS CYREG_PRT3_PS
#define A__SHIFT 0u
#define A__SLW CYREG_PRT3_SLW

/* B */
#define B__0__INTTYPE CYREG_PICU3_INTTYPE1
#define B__0__MASK 0x02u
#define B__0__PC CYREG_PRT3_PC1
#define B__0__PORT 3u
#define B__0__SHIFT 1u
#define B__AG CYREG_PRT3_AG
#define B__AMUX CYREG_PRT3_AMUX
#define B__BIE CYREG_PRT3_BIE
#define B__BIT_MASK CYREG_PRT3_BIT_MASK
#define B__BYP CYREG_PRT3_BYP
#define B__CTL CYREG_PRT3_CTL
#define B__DM0 CYREG_PRT3_DM0
#define B__DM1 CYREG_PRT3_DM1
#define B__DM2 CYREG_PRT3_DM2
#define B__DR CYREG_PRT3_DR
#define B__INP_DIS CYREG_PRT3_INP_DIS
#define B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define B__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define B__LCD_EN CYREG_PRT3_LCD_EN
#define B__MASK 0x02u
#define B__PORT 3u
#define B__PRT CYREG_PRT3_PRT
#define B__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define B__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define B__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define B__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define B__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define B__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define B__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define B__PS CYREG_PRT3_PS
#define B__SHIFT 1u
#define B__SLW CYREG_PRT3_SLW

/* Red */
#define Red__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Red__0__MASK 0x40u
#define Red__0__PC CYREG_PRT1_PC6
#define Red__0__PORT 1u
#define Red__0__SHIFT 6u
#define Red__AG CYREG_PRT1_AG
#define Red__AMUX CYREG_PRT1_AMUX
#define Red__BIE CYREG_PRT1_BIE
#define Red__BIT_MASK CYREG_PRT1_BIT_MASK
#define Red__BYP CYREG_PRT1_BYP
#define Red__CTL CYREG_PRT1_CTL
#define Red__DM0 CYREG_PRT1_DM0
#define Red__DM1 CYREG_PRT1_DM1
#define Red__DM2 CYREG_PRT1_DM2
#define Red__DR CYREG_PRT1_DR
#define Red__INP_DIS CYREG_PRT1_INP_DIS
#define Red__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Red__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Red__LCD_EN CYREG_PRT1_LCD_EN
#define Red__MASK 0x40u
#define Red__PORT 1u
#define Red__PRT CYREG_PRT1_PRT
#define Red__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Red__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Red__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Red__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Red__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Red__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Red__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Red__PS CYREG_PRT1_PS
#define Red__SHIFT 6u
#define Red__SLW CYREG_PRT1_SLW

/* Blue */
#define Blue__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Blue__0__MASK 0x04u
#define Blue__0__PC CYREG_PRT1_PC2
#define Blue__0__PORT 1u
#define Blue__0__SHIFT 2u
#define Blue__AG CYREG_PRT1_AG
#define Blue__AMUX CYREG_PRT1_AMUX
#define Blue__BIE CYREG_PRT1_BIE
#define Blue__BIT_MASK CYREG_PRT1_BIT_MASK
#define Blue__BYP CYREG_PRT1_BYP
#define Blue__CTL CYREG_PRT1_CTL
#define Blue__DM0 CYREG_PRT1_DM0
#define Blue__DM1 CYREG_PRT1_DM1
#define Blue__DM2 CYREG_PRT1_DM2
#define Blue__DR CYREG_PRT1_DR
#define Blue__INP_DIS CYREG_PRT1_INP_DIS
#define Blue__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Blue__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Blue__LCD_EN CYREG_PRT1_LCD_EN
#define Blue__MASK 0x04u
#define Blue__PORT 1u
#define Blue__PRT CYREG_PRT1_PRT
#define Blue__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Blue__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Blue__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Blue__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Blue__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Blue__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Blue__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Blue__PS CYREG_PRT1_PS
#define Blue__SHIFT 2u
#define Blue__SLW CYREG_PRT1_SLW

/* DMA_1 */
#define DMA_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DMA_1__DRQ_NUMBER 0u
#define DMA_1__NUMBEROF_TDS 0u
#define DMA_1__PRIORITY 2u
#define DMA_1__TERMIN_EN 0u
#define DMA_1__TERMIN_SEL 0u
#define DMA_1__TERMOUT0_EN 0u
#define DMA_1__TERMOUT0_SEL 0u
#define DMA_1__TERMOUT1_EN 0u
#define DMA_1__TERMOUT1_SEL 0u

/* Green */
#define Green__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Green__0__MASK 0x10u
#define Green__0__PC CYREG_PRT1_PC4
#define Green__0__PORT 1u
#define Green__0__SHIFT 4u
#define Green__AG CYREG_PRT1_AG
#define Green__AMUX CYREG_PRT1_AMUX
#define Green__BIE CYREG_PRT1_BIE
#define Green__BIT_MASK CYREG_PRT1_BIT_MASK
#define Green__BYP CYREG_PRT1_BYP
#define Green__CTL CYREG_PRT1_CTL
#define Green__DM0 CYREG_PRT1_DM0
#define Green__DM1 CYREG_PRT1_DM1
#define Green__DM2 CYREG_PRT1_DM2
#define Green__DR CYREG_PRT1_DR
#define Green__INP_DIS CYREG_PRT1_INP_DIS
#define Green__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Green__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Green__LCD_EN CYREG_PRT1_LCD_EN
#define Green__MASK 0x10u
#define Green__PORT 1u
#define Green__PRT CYREG_PRT1_PRT
#define Green__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Green__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Green__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Green__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Green__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Green__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Green__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Green__PS CYREG_PRT1_PS
#define Green__SHIFT 4u
#define Green__SLW CYREG_PRT1_SLW

/* h_sync */
#define h_sync__0__INTTYPE CYREG_PICU1_INTTYPE7
#define h_sync__0__MASK 0x80u
#define h_sync__0__PC CYREG_PRT1_PC7
#define h_sync__0__PORT 1u
#define h_sync__0__SHIFT 7u
#define h_sync__AG CYREG_PRT1_AG
#define h_sync__AMUX CYREG_PRT1_AMUX
#define h_sync__BIE CYREG_PRT1_BIE
#define h_sync__BIT_MASK CYREG_PRT1_BIT_MASK
#define h_sync__BYP CYREG_PRT1_BYP
#define h_sync__CTL CYREG_PRT1_CTL
#define h_sync__DM0 CYREG_PRT1_DM0
#define h_sync__DM1 CYREG_PRT1_DM1
#define h_sync__DM2 CYREG_PRT1_DM2
#define h_sync__DR CYREG_PRT1_DR
#define h_sync__INP_DIS CYREG_PRT1_INP_DIS
#define h_sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define h_sync__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define h_sync__LCD_EN CYREG_PRT1_LCD_EN
#define h_sync__MASK 0x80u
#define h_sync__PORT 1u
#define h_sync__PRT CYREG_PRT1_PRT
#define h_sync__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define h_sync__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define h_sync__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define h_sync__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define h_sync__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define h_sync__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define h_sync__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define h_sync__PS CYREG_PRT1_PS
#define h_sync__SHIFT 7u
#define h_sync__SLW CYREG_PRT1_SLW

/* v_sync */
#define v_sync__0__INTTYPE CYREG_PICU1_INTTYPE5
#define v_sync__0__MASK 0x20u
#define v_sync__0__PC CYREG_PRT1_PC5
#define v_sync__0__PORT 1u
#define v_sync__0__SHIFT 5u
#define v_sync__AG CYREG_PRT1_AG
#define v_sync__AMUX CYREG_PRT1_AMUX
#define v_sync__BIE CYREG_PRT1_BIE
#define v_sync__BIT_MASK CYREG_PRT1_BIT_MASK
#define v_sync__BYP CYREG_PRT1_BYP
#define v_sync__CTL CYREG_PRT1_CTL
#define v_sync__DM0 CYREG_PRT1_DM0
#define v_sync__DM1 CYREG_PRT1_DM1
#define v_sync__DM2 CYREG_PRT1_DM2
#define v_sync__DR CYREG_PRT1_DR
#define v_sync__INP_DIS CYREG_PRT1_INP_DIS
#define v_sync__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define v_sync__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define v_sync__LCD_EN CYREG_PRT1_LCD_EN
#define v_sync__MASK 0x20u
#define v_sync__PORT 1u
#define v_sync__PRT CYREG_PRT1_PRT
#define v_sync__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define v_sync__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define v_sync__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define v_sync__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define v_sync__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define v_sync__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define v_sync__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define v_sync__PS CYREG_PRT1_PS
#define v_sync__SHIFT 5u
#define v_sync__SLW CYREG_PRT1_SLW

/* CLK_PIN */
#define CLK_PIN__0__INTTYPE CYREG_PICU2_INTTYPE4
#define CLK_PIN__0__MASK 0x10u
#define CLK_PIN__0__PC CYREG_PRT2_PC4
#define CLK_PIN__0__PORT 2u
#define CLK_PIN__0__SHIFT 4u
#define CLK_PIN__AG CYREG_PRT2_AG
#define CLK_PIN__AMUX CYREG_PRT2_AMUX
#define CLK_PIN__BIE CYREG_PRT2_BIE
#define CLK_PIN__BIT_MASK CYREG_PRT2_BIT_MASK
#define CLK_PIN__BYP CYREG_PRT2_BYP
#define CLK_PIN__CTL CYREG_PRT2_CTL
#define CLK_PIN__DM0 CYREG_PRT2_DM0
#define CLK_PIN__DM1 CYREG_PRT2_DM1
#define CLK_PIN__DM2 CYREG_PRT2_DM2
#define CLK_PIN__DR CYREG_PRT2_DR
#define CLK_PIN__INP_DIS CYREG_PRT2_INP_DIS
#define CLK_PIN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define CLK_PIN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define CLK_PIN__LCD_EN CYREG_PRT2_LCD_EN
#define CLK_PIN__MASK 0x10u
#define CLK_PIN__PORT 2u
#define CLK_PIN__PRT CYREG_PRT2_PRT
#define CLK_PIN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define CLK_PIN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define CLK_PIN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define CLK_PIN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define CLK_PIN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define CLK_PIN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define CLK_PIN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define CLK_PIN__PS CYREG_PRT2_PS
#define CLK_PIN__SHIFT 4u
#define CLK_PIN__SLW CYREG_PRT2_SLW

/* Speaker */
#define Speaker__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Speaker__0__MASK 0x01u
#define Speaker__0__PC CYREG_PRT0_PC0
#define Speaker__0__PORT 0u
#define Speaker__0__SHIFT 0u
#define Speaker__AG CYREG_PRT0_AG
#define Speaker__AMUX CYREG_PRT0_AMUX
#define Speaker__BIE CYREG_PRT0_BIE
#define Speaker__BIT_MASK CYREG_PRT0_BIT_MASK
#define Speaker__BYP CYREG_PRT0_BYP
#define Speaker__CTL CYREG_PRT0_CTL
#define Speaker__DM0 CYREG_PRT0_DM0
#define Speaker__DM1 CYREG_PRT0_DM1
#define Speaker__DM2 CYREG_PRT0_DM2
#define Speaker__DR CYREG_PRT0_DR
#define Speaker__INP_DIS CYREG_PRT0_INP_DIS
#define Speaker__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Speaker__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Speaker__LCD_EN CYREG_PRT0_LCD_EN
#define Speaker__MASK 0x01u
#define Speaker__PORT 0u
#define Speaker__PRT CYREG_PRT0_PRT
#define Speaker__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Speaker__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Speaker__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Speaker__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Speaker__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Speaker__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Speaker__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Speaker__PS CYREG_PRT0_PS
#define Speaker__SHIFT 0u
#define Speaker__SLW CYREG_PRT0_SLW

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC2_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC2_TST

/* Line_Int */
#define Line_Int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Line_Int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Line_Int__INTC_MASK 0x01u
#define Line_Int__INTC_NUMBER 0u
#define Line_Int__INTC_PRIOR_NUM 7u
#define Line_Int__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Line_Int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Line_Int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x02u
#define ADC_SAR_1_IRQ__INTC_NUMBER 1u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* GameTimer_TimerUDB */
#define GameTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define GameTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define GameTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define GameTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define GameTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define GameTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define GameTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define GameTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define GameTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define GameTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define GameTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define GameTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define GameTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define GameTimer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define GameTimer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define GameTimer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB08_A0
#define GameTimer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB08_A1
#define GameTimer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define GameTimer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB08_D0
#define GameTimer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB08_D1
#define GameTimer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define GameTimer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB08_F0
#define GameTimer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB08_F1
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define GameTimer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define GameTimer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define GameTimer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB09_A0
#define GameTimer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB09_A1
#define GameTimer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define GameTimer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB09_D0
#define GameTimer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB09_D1
#define GameTimer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define GameTimer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB09_F0
#define GameTimer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB09_F1
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define GameTimer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define GameTimer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define GameTimer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB10_A0
#define GameTimer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB10_A1
#define GameTimer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define GameTimer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB10_D0
#define GameTimer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB10_D1
#define GameTimer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define GameTimer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB10_F0
#define GameTimer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB10_F1
#define GameTimer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define GameTimer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB11_A0
#define GameTimer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB11_A1
#define GameTimer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define GameTimer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB11_D0
#define GameTimer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB11_D1
#define GameTimer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define GameTimer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define GameTimer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB11_F0
#define GameTimer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB11_F1

/* Joystick_X */
#define Joystick_X__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Joystick_X__0__MASK 0x08u
#define Joystick_X__0__PC CYREG_PRT3_PC3
#define Joystick_X__0__PORT 3u
#define Joystick_X__0__SHIFT 3u
#define Joystick_X__AG CYREG_PRT3_AG
#define Joystick_X__AMUX CYREG_PRT3_AMUX
#define Joystick_X__BIE CYREG_PRT3_BIE
#define Joystick_X__BIT_MASK CYREG_PRT3_BIT_MASK
#define Joystick_X__BYP CYREG_PRT3_BYP
#define Joystick_X__CTL CYREG_PRT3_CTL
#define Joystick_X__DM0 CYREG_PRT3_DM0
#define Joystick_X__DM1 CYREG_PRT3_DM1
#define Joystick_X__DM2 CYREG_PRT3_DM2
#define Joystick_X__DR CYREG_PRT3_DR
#define Joystick_X__INP_DIS CYREG_PRT3_INP_DIS
#define Joystick_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Joystick_X__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Joystick_X__LCD_EN CYREG_PRT3_LCD_EN
#define Joystick_X__MASK 0x08u
#define Joystick_X__PORT 3u
#define Joystick_X__PRT CYREG_PRT3_PRT
#define Joystick_X__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Joystick_X__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Joystick_X__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Joystick_X__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Joystick_X__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Joystick_X__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Joystick_X__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Joystick_X__PS CYREG_PRT3_PS
#define Joystick_X__SHIFT 3u
#define Joystick_X__SLW CYREG_PRT3_SLW

/* Joystick_Y */
#define Joystick_Y__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Joystick_Y__0__MASK 0x04u
#define Joystick_Y__0__PC CYREG_PRT3_PC2
#define Joystick_Y__0__PORT 3u
#define Joystick_Y__0__SHIFT 2u
#define Joystick_Y__AG CYREG_PRT3_AG
#define Joystick_Y__AMUX CYREG_PRT3_AMUX
#define Joystick_Y__BIE CYREG_PRT3_BIE
#define Joystick_Y__BIT_MASK CYREG_PRT3_BIT_MASK
#define Joystick_Y__BYP CYREG_PRT3_BYP
#define Joystick_Y__CTL CYREG_PRT3_CTL
#define Joystick_Y__DM0 CYREG_PRT3_DM0
#define Joystick_Y__DM1 CYREG_PRT3_DM1
#define Joystick_Y__DM2 CYREG_PRT3_DM2
#define Joystick_Y__DR CYREG_PRT3_DR
#define Joystick_Y__INP_DIS CYREG_PRT3_INP_DIS
#define Joystick_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Joystick_Y__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Joystick_Y__LCD_EN CYREG_PRT3_LCD_EN
#define Joystick_Y__MASK 0x04u
#define Joystick_Y__PORT 3u
#define Joystick_Y__PRT CYREG_PRT3_PRT
#define Joystick_Y__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Joystick_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Joystick_Y__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Joystick_Y__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Joystick_Y__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Joystick_Y__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Joystick_Y__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Joystick_Y__PS CYREG_PRT3_PS
#define Joystick_Y__SHIFT 2u
#define Joystick_Y__SLW CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB04_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB04_ST

/* ADC_SAR_Seq_1_FinalBuf */
#define ADC_SAR_Seq_1_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_1_IntClock */
#define ADC_SAR_Seq_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_Seq_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_Seq_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_1_IntClock__INDEX 0x01u
#define ADC_SAR_Seq_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_STBY_MSK 0x02u

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x04u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 2u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
#define ADC_SAR_Seq_1_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER 2u
#define ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL 2u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL 0u

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB04_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB04_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB04_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "FP"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000007u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
