<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p132" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_132{left:681px;bottom:1140px;letter-spacing:-0.14px;}
#t2_132{left:709px;bottom:1140px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t3_132{left:83px;bottom:81px;letter-spacing:-0.13px;}
#t4_132{left:829px;bottom:81px;letter-spacing:-0.13px;}
#t5_132{left:138px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t6_132{left:138px;bottom:1065px;letter-spacing:0.08px;word-spacing:0.02px;}
#t7_132{left:138px;bottom:1046px;letter-spacing:0.1px;}
#t8_132{left:138px;bottom:1010px;letter-spacing:0.09px;word-spacing:-0.82px;}
#t9_132{left:292px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.85px;}
#ta_132{left:138px;bottom:991px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tb_132{left:138px;bottom:955px;letter-spacing:0.09px;word-spacing:0.05px;}
#tc_132{left:294px;bottom:955px;letter-spacing:0.1px;word-spacing:0.01px;}
#td_132{left:138px;bottom:936px;letter-spacing:0.1px;word-spacing:-0.48px;}
#te_132{left:138px;bottom:918px;letter-spacing:0.09px;word-spacing:0.01px;}
#tf_132{left:138px;bottom:900px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tg_132{left:138px;bottom:863px;letter-spacing:0.09px;word-spacing:0.05px;}
#th_132{left:294px;bottom:863px;letter-spacing:0.09px;word-spacing:0.03px;}
#ti_132{left:138px;bottom:845px;letter-spacing:0.08px;word-spacing:0.03px;}
#tj_132{left:138px;bottom:808px;letter-spacing:0.09px;word-spacing:0.03px;}
#tk_132{left:138px;bottom:790px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tl_132{left:138px;bottom:753px;letter-spacing:0.09px;word-spacing:0.05px;}
#tm_132{left:294px;bottom:753px;letter-spacing:0.1px;}
#tn_132{left:138px;bottom:735px;letter-spacing:0.11px;word-spacing:-0.68px;}
#to_132{left:138px;bottom:716px;letter-spacing:0.08px;word-spacing:0.03px;}
#tp_132{left:138px;bottom:680px;letter-spacing:0.09px;word-spacing:0.05px;}
#tq_132{left:294px;bottom:680px;letter-spacing:0.07px;word-spacing:0.03px;}
#tr_132{left:138px;bottom:661px;letter-spacing:0.08px;word-spacing:-0.78px;}
#ts_132{left:138px;bottom:643px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tt_132{left:138px;bottom:606px;letter-spacing:0.09px;word-spacing:0.05px;}
#tu_132{left:302px;bottom:606px;letter-spacing:0.08px;word-spacing:0.02px;}
#tv_132{left:138px;bottom:588px;letter-spacing:0.09px;word-spacing:-0.51px;}
#tw_132{left:138px;bottom:570px;letter-spacing:0.09px;word-spacing:-0.02px;}
#tx_132{left:138px;bottom:533px;letter-spacing:0.09px;word-spacing:0.05px;}
#ty_132{left:302px;bottom:533px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tz_132{left:138px;bottom:515px;letter-spacing:0.06px;word-spacing:-0.24px;}
#t10_132{left:138px;bottom:496px;letter-spacing:0.1px;}
#t11_132{left:138px;bottom:460px;letter-spacing:0.1px;word-spacing:0.01px;}
#t12_132{left:138px;bottom:441px;letter-spacing:0.09px;}
#t13_132{left:138px;bottom:423px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t14_132{left:138px;bottom:405px;letter-spacing:0.09px;}
#t15_132{left:138px;bottom:386px;letter-spacing:0.11px;word-spacing:-0.16px;}
#t16_132{left:138px;bottom:368px;letter-spacing:0.1px;word-spacing:0.03px;}
#t17_132{left:138px;bottom:331px;letter-spacing:0.09px;word-spacing:-0.29px;}
#t18_132{left:138px;bottom:313px;letter-spacing:0.08px;word-spacing:0.02px;}
#t19_132{left:138px;bottom:295px;letter-spacing:0.09px;word-spacing:-0.33px;}
#t1a_132{left:138px;bottom:276px;letter-spacing:0.07px;word-spacing:-0.11px;}
#t1b_132{left:138px;bottom:258px;letter-spacing:0.05px;word-spacing:0.04px;}
#t1c_132{left:138px;bottom:221px;letter-spacing:0.1px;}
#t1d_132{left:138px;bottom:203px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1e_132{left:138px;bottom:185px;letter-spacing:0.08px;word-spacing:0.01px;}

.s1_132{font-size:14px;font-family:Helvetica-Bold_7mg;color:#000;}
.s2_132{font-size:14px;font-family:Helvetica_av;color:#000;}
.s3_132{font-size:15px;font-family:Times-Roman_au;color:#000;}
.s4_132{font-size:15px;font-family:Times-Bold_7mf;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts132" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7mg;
	src: url("fonts/Helvetica-Bold_7mg.woff") format("woff");
}

@font-face {
	font-family: Helvetica_av;
	src: url("fonts/Helvetica_av.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_7mf;
	src: url("fonts/Times-Bold_7mf.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_au;
	src: url("fonts/Times-Roman_au.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg132Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg132" style="-webkit-user-select: none;"><object width="935" height="1210" data="132/132.svg" type="image/svg+xml" id="pdf132" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_132" class="t s1_132">B.4 </span><span id="t2_132" class="t s1_132">Misaligned Semantics </span>
<span id="t3_132" class="t s2_132">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS64® Architecture, Revision 6.01 </span><span id="t4_132" class="t s2_132">132 </span>
<span id="t5_132" class="t s3_132">page split memory access, to cross permission boundaries, as long as the access is permitted by permissions on both </span>
<span id="t6_132" class="t s3_132">sides of the boundary. Namely, it is not required that the permissions be identical for all parts, just that all parts are </span>
<span id="t7_132" class="t s3_132">permitted. </span>
<span id="t8_132" class="t s4_132">Architecture Rule B-5: </span><span id="t9_132" class="t s3_132">If any part of the misaligned memory access is not permitted, then the entire access must take </span>
<span id="ta_132" class="t s3_132">the appropriate exception. </span>
<span id="tb_132" class="t s4_132">Architecture Rule B-6: </span><span id="tc_132" class="t s3_132">If multiple exceptions arise for a given part of a misaligned memory access, then the same </span>
<span id="td_132" class="t s3_132">prioritization rules apply as for a non-misaligned memory access. For example, it is not acceptable for an exception to </span>
<span id="te_132" class="t s3_132">be reported with part of the access performed, e.g., part of a misaligned store written in memory, or part of a register </span>
<span id="tf_132" class="t s3_132">written for a misaligned load. </span>
<span id="tg_132" class="t s4_132">Architecture Rule B-7: </span><span id="th_132" class="t s3_132">If different exceptions are mandated for different parts of a split misaligned access, it is </span>
<span id="ti_132" class="t s3_132">UNPREDICTABLE which takes priority and is actually delivered. But at least one of them must be delivered. </span>
<span id="tj_132" class="t s3_132">Although it is permitted for misaligned accesses to be performed a byte at a time, in any order, this applies only to </span>
<span id="tk_132" class="t s3_132">multiprocessor memory ordering issues, not to exception reporting. </span>
<span id="tl_132" class="t s4_132">Architecture Rule B-8: </span><span id="tm_132" class="t s3_132">When an exception is delivered for a split misaligned address, EPC points to either the </span>
<span id="tn_132" class="t s3_132">instruction that performed the split misaligned access, or to the branch in whose delay slot or forbidden slot the former </span>
<span id="to_132" class="t s3_132">instruction lies, in the usual manner. </span>
<span id="tp_132" class="t s4_132">Architecture Rule B-9: </span><span id="tq_132" class="t s3_132">The address reported by BadVaddr on address error, for example, for a misaligned access </span>
<span id="tr_132" class="t s3_132">that is not directly supported by hardware, but which will be emulated by a trap handler, must be the lowest byte virtual </span>
<span id="ts_132" class="t s3_132">address associated with the misaligned access. </span>
<span id="tt_132" class="t s4_132">Architecture Rule B-10: </span><span id="tu_132" class="t s3_132">The address reported by BadVaddr on page permission or TLB miss exceptions must be a </span>
<span id="tv_132" class="t s3_132">byte address in the misaligned access for a page on which the exception is reported, but may be any such byte address. </span>
<span id="tw_132" class="t s3_132">It is not required to be the lowest. </span>
<span id="tx_132" class="t s4_132">Architecture Rule B-11: </span><span id="ty_132" class="t s3_132">If both parts of a page split misaligned access produce the same exception, it is </span>
<span id="tz_132" class="t s3_132">UNPREDICTABLE which takes priority. BadVaddr is either the smallest byte virtual address in the first part, i.e., the </span>
<span id="t10_132" class="t s3_132">start of the misaligned access, or the smallest byte address in the second part, i.e., the start of the second page. </span>
<span id="t11_132" class="t s3_132">This permits page fault handlers to be oblivious to misalignment: they just remedy the page fault reported by Bad- </span>
<span id="t12_132" class="t s3_132">Vaddr, and return. There is no architectural mechanism to guarantee forward progress; the system implementation, </span>
<span id="t13_132" class="t s3_132">both hardware and software, must arrange for forward progress. For example, on a single-threaded CPU, the TLB </span>
<span id="t14_132" class="t s3_132">associativity must be such that all TLB entries relevant to page splits can be resident. If this is impossible, for exam- </span>
<span id="t15_132" class="t s3_132">ple, on a multithreaded CPU without partitioned TLBs, it may be necessary for the exception handlers to emulate the </span>
<span id="t16_132" class="t s3_132">instruction for which inability to make forward progress is detected. </span>
<span id="t17_132" class="t s3_132">For example, if an access is split across two pages, the first part of the split is permitted, but the second part is not per- </span>
<span id="t18_132" class="t s3_132">mitted, then the BadVaddr reported must be for the smallest byte address in the second part. For example, if a mis- </span>
<span id="t19_132" class="t s3_132">aligned load is a page split, and one part of the load is to a page marked read-only, while the other is to a page marked </span>
<span id="t1a_132" class="t s3_132">invalid, the entire access must take the TLB Invalid exception. The destination register will NOT be partially written. </span>
<span id="t1b_132" class="t s3_132">BadVaddr will contain the lowest byte address </span>
<span id="t1c_132" class="t s3_132">For example, if a misaligned store is a page split, and one part of the store is to a page marked writable, while the </span>
<span id="t1d_132" class="t s3_132">other part is to a page marked read-only, the entire store must take the TLB Modified exception. It is NOT permitted </span>
<span id="t1e_132" class="t s3_132">to write part of the access to memory, but not the other part. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
