[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImportedTypespec/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 94
LIB: work
FILE: ${SURELOG_DIR}/tests/ImportedTypespec/dut.sv
n<> u<93> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<93> s<92> l<1:1>
  n<> u<92> t<Source_text> p<93> c<45> l<1:1> el<10:10>
    n<> u<45> t<Description> p<92> c<44> s<91> l<1:1> el<4:11>
      n<> u<44> t<Package_declaration> p<45> c<2> l<1:1> el<4:11>
        n<> u<2> t<PACKAGE> p<44> s<3> l<1:1> el<1:8>
        n<spi_device_pkg> u<3> t<STRING_CONST> p<44> s<19> l<1:9> el<1:23>
        n<> u<19> t<Package_item> p<44> c<18> s<42> l<2:4> el<2:39>
          n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:4> el<2:39>
            n<> u<17> t<Parameter_declaration> p<18> c<7> l<2:4> el<2:38>
              n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<2:14> el<2:26>
                n<> u<6> t<Data_type> p<7> c<4> l<2:14> el<2:26>
                  n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<2:14> el<2:17>
                  n<> u<5> t<Signing_Unsigned> p<6> l<2:18> el<2:26>
              n<> u<16> t<Param_assignment_list> p<17> c<15> l<2:27> el<2:38>
                n<> u<15> t<Param_assignment> p<16> c<8> l<2:27> el<2:38>
                  n<SramAw> u<8> t<STRING_CONST> p<15> s<14> l<2:27> el<2:33>
                  n<> u<14> t<Constant_param_expression> p<15> c<13> l<2:36> el<2:38>
                    n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<2:36> el<2:38>
                      n<> u<12> t<Constant_expression> p<13> c<11> l<2:36> el<2:38>
                        n<> u<11> t<Constant_primary> p<12> c<10> l<2:36> el<2:38>
                          n<> u<10> t<Primary_literal> p<11> c<9> l<2:36> el<2:38>
                            n<10> u<9> t<INT_CONST> p<10> l<2:36> el<2:38>
        n<> u<42> t<Package_item> p<44> c<41> s<43> l<3:4> el<3:43>
          n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:4> el<3:43>
            n<> u<40> t<Data_declaration> p<41> c<39> l<3:4> el<3:43>
              n<> u<39> t<Type_declaration> p<40> c<37> l<3:4> el<3:43>
                n<> u<37> t<Data_type> p<39> c<20> s<38> l<3:12> el<3:30>
                  n<> u<20> t<IntVec_TypeLogic> p<37> s<36> l<3:12> el<3:17>
                  n<> u<36> t<Packed_dimension> p<37> c<35> l<3:18> el<3:30>
                    n<> u<35> t<Constant_range> p<36> c<30> l<3:19> el<3:29>
                      n<> u<30> t<Constant_expression> p<35> c<24> s<34> l<3:19> el<3:27>
                        n<> u<24> t<Constant_expression> p<30> c<23> s<29> l<3:19> el<3:25>
                          n<> u<23> t<Constant_primary> p<24> c<22> l<3:19> el<3:25>
                            n<> u<22> t<Primary_literal> p<23> c<21> l<3:19> el<3:25>
                              n<SramAw> u<21> t<STRING_CONST> p<22> l<3:19> el<3:25>
                        n<> u<29> t<BinOp_Minus> p<30> s<28> l<3:25> el<3:26>
                        n<> u<28> t<Constant_expression> p<30> c<27> l<3:26> el<3:27>
                          n<> u<27> t<Constant_primary> p<28> c<26> l<3:26> el<3:27>
                            n<> u<26> t<Primary_literal> p<27> c<25> l<3:26> el<3:27>
                              n<1> u<25> t<INT_CONST> p<26> l<3:26> el<3:27>
                      n<> u<34> t<Constant_expression> p<35> c<33> l<3:28> el<3:29>
                        n<> u<33> t<Constant_primary> p<34> c<32> l<3:28> el<3:29>
                          n<> u<32> t<Primary_literal> p<33> c<31> l<3:28> el<3:29>
                            n<0> u<31> t<INT_CONST> p<32> l<3:28> el<3:29>
                n<sram_addr_t> u<38> t<STRING_CONST> p<39> l<3:31> el<3:42>
        n<> u<43> t<ENDPACKAGE> p<44> l<4:1> el<4:11>
    n<> u<91> t<Description> p<92> c<90> l<6:1> el<10:10>
      n<> u<90> t<Module_declaration> p<91> c<58> l<6:1> el<10:10>
        n<> u<58> t<Module_ansi_header> p<90> c<46> s<67> l<6:1> el<6:26>
          n<module> u<46> t<Module_keyword> p<58> s<47> l<6:1> el<6:7>
          n<top> u<47> t<STRING_CONST> p<58> s<48> l<6:8> el<6:11>
          n<> u<48> t<Package_import_declaration_list> p<58> s<57> l<6:11> el<6:11>
          n<> u<57> t<Port_declaration_list> p<58> c<56> l<6:11> el<6:25>
            n<> u<56> t<Ansi_port_declaration> p<57> c<54> l<6:12> el<6:24>
              n<> u<54> t<Net_port_header> p<56> c<49> s<55> l<6:12> el<6:22>
                n<> u<49> t<PortDir_Out> p<54> s<53> l<6:12> el<6:18>
                n<> u<53> t<Net_port_type> p<54> c<52> l<6:19> el<6:22>
                  n<> u<52> t<Data_type_or_implicit> p<53> c<51> l<6:19> el<6:22>
                    n<> u<51> t<Data_type> p<52> c<50> l<6:19> el<6:22>
                      n<> u<50> t<IntegerAtomType_Int> p<51> l<6:19> el<6:22>
              n<o> u<55> t<STRING_CONST> p<56> l<6:23> el<6:24>
        n<> u<67> t<Non_port_module_item> p<90> c<66> s<88> l<7:4> el<7:29>
          n<> u<66> t<Module_or_generate_item> p<67> c<65> l<7:4> el<7:29>
            n<> u<65> t<Module_common_item> p<66> c<64> l<7:4> el<7:29>
              n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<7:4> el<7:29>
                n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<7:4> el<7:29>
                  n<> u<62> t<Data_declaration> p<63> c<61> l<7:4> el<7:29>
                    n<> u<61> t<Package_import_declaration> p<62> c<60> l<7:4> el<7:29>
                      n<> u<60> t<Package_import_item> p<61> c<59> l<7:11> el<7:28>
                        n<spi_device_pkg> u<59> t<STRING_CONST> p<60> l<7:11> el<7:25>
        n<> u<88> t<Non_port_module_item> p<90> c<87> s<89> l<9:4> el<9:34>
          n<> u<87> t<Module_or_generate_item> p<88> c<86> l<9:4> el<9:34>
            n<> u<86> t<Module_common_item> p<87> c<85> l<9:4> el<9:34>
              n<> u<85> t<Continuous_assign> p<86> c<84> l<9:4> el<9:34>
                n<> u<84> t<Net_assignment_list> p<85> c<83> l<9:11> el<9:33>
                  n<> u<83> t<Net_assignment> p<84> c<72> l<9:11> el<9:33>
                    n<> u<72> t<Net_lvalue> p<83> c<69> s<82> l<9:11> el<9:12>
                      n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<9:11> el<9:12>
                        n<o> u<68> t<STRING_CONST> p<69> l<9:11> el<9:12>
                      n<> u<71> t<Constant_select> p<72> c<70> l<9:13> el<9:13>
                        n<> u<70> t<Constant_bit_select> p<71> l<9:13> el<9:13>
                    n<> u<82> t<Expression> p<83> c<81> l<9:15> el<9:33>
                      n<> u<81> t<Primary> p<82> c<80> l<9:15> el<9:33>
                        n<> u<80> t<Complex_func_call> p<81> c<73> l<9:15> el<9:33>
                          n<> u<73> t<Dollar_keyword> p<80> s<74> l<9:15> el<9:16>
                          n<bits> u<74> t<STRING_CONST> p<80> s<79> l<9:16> el<9:20>
                          n<> u<79> t<Argument_list> p<80> c<78> l<9:21> el<9:32>
                            n<> u<78> t<Expression> p<79> c<77> l<9:21> el<9:32>
                              n<> u<77> t<Primary> p<78> c<76> l<9:21> el<9:32>
                                n<> u<76> t<Primary_literal> p<77> c<75> l<9:21> el<9:32>
                                  n<sram_addr_t> u<75> t<STRING_CONST> p<76> l<9:21> el<9:32>
        n<> u<89> t<ENDMODULE> p<90> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ImportedTypespec/dut.sv:1:1: No timescale set for "spi_device_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ImportedTypespec/dut.sv:6:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImportedTypespec/dut.sv:6:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
ContAssign                                             1
Design                                                 1
Identifier                                             5
ImportTypespec                                         1
IntTypespec                                            3
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Operation                                              1
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  1
RefObj                                                 3
RefTypespec                                            5
SourceFile                                             1
SysFuncCall                                            1
TypedefTypespec                                        1
Variable                                               1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImportedTypespec/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (spi_device_pkg)
    |vpiParent:
    \_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
    |vpiName:spi_device_pkg
  |vpiParameter:
  \_Parameter: (spi_device_pkg::SramAw), line:2:27, endln:2:38
    |vpiParent:
    \_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
    |UINT:10
    |vpiTypespec:
    \_RefTypespec: (spi_device_pkg::SramAw), line:2:14, endln:2:26
      |vpiParent:
      \_Parameter: (spi_device_pkg::SramAw), line:2:27, endln:2:38
      |vpiFullName:spi_device_pkg::SramAw
      |vpiActual:
      \_IntTypespec: , line:2:14, endln:2:26
    |vpiName:SramAw
    |vpiFullName:spi_device_pkg::SramAw
  |vpiParamAssign:
  \_ParamAssign: , line:2:27, endln:2:38
    |vpiParent:
    \_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
    |vpiRhs:
    \_Constant: , line:2:36, endln:2:38
      |vpiParent:
      \_ParamAssign: , line:2:27, endln:2:38
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (spi_device_pkg::SramAw), line:2:27, endln:2:38
  |vpiTypedef:
  \_IntTypespec: , line:2:14, endln:2:26
    |vpiParent:
    \_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
  |vpiTypedef:
  \_LogicTypespec: , line:3:12, endln:3:17
    |vpiParent:
    \_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
    |vpiRange:
    \_Range: , line:3:18, endln:3:30
      |vpiParent:
      \_LogicTypespec: , line:3:12, endln:3:17
      |vpiLeftRange:
      \_Operation: , line:3:19, endln:3:27
        |vpiParent:
        \_Range: , line:3:18, endln:3:30
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (spi_device_pkg::SramAw), line:3:19, endln:3:25
          |vpiParent:
          \_Operation: , line:3:19, endln:3:27
          |vpiName:SramAw
          |vpiFullName:spi_device_pkg::SramAw
          |vpiActual:
          \_Parameter: (spi_device_pkg::SramAw), line:2:27, endln:2:38
        |vpiOperand:
        \_Constant: , line:3:26, endln:3:27
          |vpiParent:
          \_Operation: , line:3:19, endln:3:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:28, endln:3:29
        |vpiParent:
        \_Range: , line:3:18, endln:3:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (spi_device_pkg::sram_addr_t), line:3:31, endln:3:42
    |vpiParent:
    \_Package: spi_device_pkg (spi_device_pkg), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:1:1, endln:4:11
    |vpiName:
    \_Identifier: (spi_device_pkg::sram_addr_t)
      |vpiParent:
      \_TypedefTypespec: (spi_device_pkg::sram_addr_t), line:3:31, endln:3:42
      |vpiName:spi_device_pkg::sram_addr_t
    |vpiTypedefAlias:
    \_RefTypespec: (spi_device_pkg::sram_addr_t), line:3:12, endln:3:17
      |vpiParent:
      \_TypedefTypespec: (spi_device_pkg::sram_addr_t), line:3:31, endln:3:42
      |vpiFullName:spi_device_pkg::sram_addr_t
      |vpiActual:
      \_LogicTypespec: , line:3:12, endln:3:17
  |vpiImportTypespec:
  \_IntTypespec: , line:2:14, endln:2:26
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:12, endln:3:17
  |vpiImportTypespec:
  \_TypedefTypespec: (spi_device_pkg::sram_addr_t), line:3:31, endln:3:42
  |vpiDefName:spi_device_pkg
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:22
      |vpiParent:
      \_Variable: (work@top.o), line:6:23, endln:6:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:6:19, endln:6:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_ImportTypespec: (spi_device_pkg), line:7:11, endln:7:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
    |vpiName:
    \_Identifier: (spi_device_pkg)
      |vpiParent:
      \_ImportTypespec: (spi_device_pkg), line:7:11, endln:7:28
      |vpiName:spi_device_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:7:11, endln:7:28
      |vpiParent:
      \_ImportTypespec: (spi_device_pkg), line:7:11, endln:7:28
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_IntTypespec: , line:6:19, endln:6:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ImportTypespec: (spi_device_pkg), line:7:11, endln:7:28
  |vpiImportTypespec:
  \_IntTypespec: , line:6:19, endln:6:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:6:23, endln:6:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:6:23, endln:6:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:6:19, endln:6:22
      |vpiParent:
      \_Port: (o), line:6:23, endln:6:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:6:19, endln:6:22
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:33
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
    |vpiRhs:
    \_SysFuncCall: ($bits), line:9:21, endln:9:32
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:33
      |vpiArgument:
      \_RefTypespec: (work@top.sram_addr_t), line:9:21, endln:9:32
        |vpiParent:
        \_SysFuncCall: ($bits), line:9:21, endln:9:32
        |vpiName:sram_addr_t
        |vpiFullName:work@top.sram_addr_t
        |vpiActual:
        \_TypedefTypespec: (spi_device_pkg::sram_addr_t), line:3:31, endln:3:42
      |vpiName:
      \_Identifier: ($bits)
        |vpiParent:
        \_SysFuncCall: ($bits), line:9:21, endln:9:32
        |vpiName:$bits
    |vpiLhs:
    \_RefObj: (work@top.o), line:9:11, endln:9:12
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:33
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Variable: (work@top.o), line:6:23, endln:6:24
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ImportedTypespec/dut.sv, line:6:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
