Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o U:/Documents/EE209Labs/cwalk/cwalk_tb_isim_beh.exe -prj U:/Documents/EE209Labs/cwalk/cwalk_tb_beh.prj work.cwalk_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "U:/Documents/EE209Labs/cwalk/reg4e.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/cwalk/mux21_4bit.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/cwalk/adder4.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/cwalk/cntr4.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/cwalk/cwalk.v" into library work
Analyzing Verilog file "U:/Documents/EE209Labs/cwalk/cwalk_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module adder4
Compiling module reg4e
Compiling module mux21_4bit
Compiling module cntr4
Compiling module cwalk
Compiling module cwalk_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable U:/Documents/EE209Labs/cwalk/cwalk_tb_isim_beh.exe
Fuse Memory Usage: 28788 KB
Fuse CPU Usage: 655 ms
