// Seed: 592589084
module module_0 (
    output wor id_0,
    output tri0 id_1,
    output uwire id_2,
    output wand id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    output wand id_8,
    output wor id_9,
    output uwire id_10,
    input wor id_11,
    input supply1 id_12,
    output wor id_13,
    input wor id_14,
    input wire id_15,
    output tri id_16,
    input wor id_17
);
  assign id_8 = id_14;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4
);
  initial begin
    wait (id_4);
    id_0 = id_1 === id_1;
  end
  module_0(
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_4,
      id_0,
      id_3
  );
endmodule
