// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition"

// DATE "11/03/2017 01:04:26"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PCupdate (
	clk,
	reset,
	zero,
	branch,
	jump,
	offSet32,
	jAddr26,
	pc);
input 	clk;
input 	reset;
input 	zero;
input 	branch;
input 	jump;
input 	[31:0] offSet32;
input 	[26:0] jAddr26;
output 	[31:0] pc;

// Design Ports Information
// offSet32[30]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[31]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[0]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[1]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[2]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[3]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[4]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[2]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[5]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[3]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[6]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[4]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[7]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[8]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[6]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[9]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[10]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[8]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[11]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[9]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[12]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[13]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[11]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[14]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[15]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[13]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[16]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[14]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[17]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[15]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[18]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[16]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[19]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[17]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[20]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[18]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[21]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[19]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[22]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[20]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[23]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[21]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[24]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[22]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[25]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[23]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jAddr26[26]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[24]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[25]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[26]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[27]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[28]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// offSet32[29]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \offSet32[30]~input_o ;
wire \offSet32[31]~input_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \pc[8]~output_o ;
wire \pc[9]~output_o ;
wire \pc[10]~output_o ;
wire \pc[11]~output_o ;
wire \pc[12]~output_o ;
wire \pc[13]~output_o ;
wire \pc[14]~output_o ;
wire \pc[15]~output_o ;
wire \pc[16]~output_o ;
wire \pc[17]~output_o ;
wire \pc[18]~output_o ;
wire \pc[19]~output_o ;
wire \pc[20]~output_o ;
wire \pc[21]~output_o ;
wire \pc[22]~output_o ;
wire \pc[23]~output_o ;
wire \pc[24]~output_o ;
wire \pc[25]~output_o ;
wire \pc[26]~output_o ;
wire \pc[27]~output_o ;
wire \pc[28]~output_o ;
wire \pc[29]~output_o ;
wire \pc[30]~output_o ;
wire \pc[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \jAddr26[0]~input_o ;
wire \Add0~0_combout ;
wire \reset~input_o ;
wire \s_pc~0_combout ;
wire \jump~input_o ;
wire \s_pc[0]~1_combout ;
wire \jAddr26[1]~input_o ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \s_pc~2_combout ;
wire \jAddr26[2]~input_o ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \zero~input_o ;
wire \Add2~0_combout ;
wire \branch~input_o ;
wire \offSet32[0]~input_o ;
wire \Add1~0_combout ;
wire \Add1~2_combout ;
wire \Add1~3_combout ;
wire \jAddr26[3]~input_o ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \offSet32[1]~input_o ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add1~1 ;
wire \Add1~4_combout ;
wire \Add1~6_combout ;
wire \Add1~7_combout ;
wire \jAddr26[4]~input_o ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \offSet32[2]~input_o ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add1~5 ;
wire \Add1~8_combout ;
wire \Add1~10_combout ;
wire \Add1~11_combout ;
wire \Add1~16_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \offSet32[3]~input_o ;
wire \Add1~9 ;
wire \Add1~14_combout ;
wire \jAddr26[5]~input_o ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Add1~12_combout ;
wire \Add1~13_combout ;
wire \Add1~17_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \offSet32[4]~input_o ;
wire \Add1~15 ;
wire \Add1~19_combout ;
wire \jAddr26[6]~input_o ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Add1~18_combout ;
wire \Add1~21_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \offSet32[5]~input_o ;
wire \Add1~20 ;
wire \Add1~23_combout ;
wire \jAddr26[7]~input_o ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add1~22_combout ;
wire \Add1~25_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \offSet32[6]~input_o ;
wire \Add1~24 ;
wire \Add1~27_combout ;
wire \jAddr26[8]~input_o ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add1~26_combout ;
wire \Add1~29_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \jAddr26[9]~input_o ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add1~30_combout ;
wire \offSet32[7]~input_o ;
wire \Add1~28 ;
wire \Add1~31_combout ;
wire \Add1~33_combout ;
wire \offSet32[8]~input_o ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \Add1~32 ;
wire \Add1~35_combout ;
wire \jAddr26[10]~input_o ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add1~34_combout ;
wire \Add1~37_combout ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \jAddr26[11]~input_o ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add1~38_combout ;
wire \offSet32[9]~input_o ;
wire \Add1~36 ;
wire \Add1~39_combout ;
wire \Add1~41_combout ;
wire \offSet32[10]~input_o ;
wire \Add2~19 ;
wire \Add2~20_combout ;
wire \Add1~40 ;
wire \Add1~43_combout ;
wire \jAddr26[12]~input_o ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add1~42_combout ;
wire \Add1~45_combout ;
wire \offSet32[11]~input_o ;
wire \Add2~21 ;
wire \Add2~22_combout ;
wire \Add1~44 ;
wire \Add1~47_combout ;
wire \jAddr26[13]~input_o ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add1~46_combout ;
wire \Add1~49_combout ;
wire \Add2~23 ;
wire \Add2~24_combout ;
wire \jAddr26[14]~input_o ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add1~50_combout ;
wire \offSet32[12]~input_o ;
wire \Add1~48 ;
wire \Add1~51_combout ;
wire \Add1~53_combout ;
wire \Add2~25 ;
wire \Add2~26_combout ;
wire \jAddr26[15]~input_o ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Add1~54_combout ;
wire \offSet32[13]~input_o ;
wire \Add1~52 ;
wire \Add1~55_combout ;
wire \Add1~57_combout ;
wire \offSet32[14]~input_o ;
wire \Add2~27 ;
wire \Add2~28_combout ;
wire \Add1~56 ;
wire \Add1~59_combout ;
wire \jAddr26[16]~input_o ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add1~58_combout ;
wire \Add1~61_combout ;
wire \Add2~29 ;
wire \Add2~30_combout ;
wire \offSet32[15]~input_o ;
wire \Add1~60 ;
wire \Add1~63_combout ;
wire \jAddr26[17]~input_o ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add1~62_combout ;
wire \Add1~65_combout ;
wire \Add2~31 ;
wire \Add2~32_combout ;
wire \jAddr26[18]~input_o ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add1~66_combout ;
wire \offSet32[16]~input_o ;
wire \Add1~64 ;
wire \Add1~67_combout ;
wire \Add1~69_combout ;
wire \offSet32[17]~input_o ;
wire \Add2~33 ;
wire \Add2~34_combout ;
wire \Add1~68 ;
wire \Add1~71_combout ;
wire \jAddr26[19]~input_o ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add1~70_combout ;
wire \Add1~73_combout ;
wire \offSet32[18]~input_o ;
wire \Add2~35 ;
wire \Add2~36_combout ;
wire \Add1~72 ;
wire \Add1~75_combout ;
wire \jAddr26[20]~input_o ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add1~74_combout ;
wire \Add1~77_combout ;
wire \jAddr26[21]~input_o ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add2~37 ;
wire \Add2~38_combout ;
wire \Add1~78_combout ;
wire \offSet32[19]~input_o ;
wire \Add1~76 ;
wire \Add1~79_combout ;
wire \Add1~81_combout ;
wire \jAddr26[22]~input_o ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add2~39 ;
wire \Add2~40_combout ;
wire \Add1~82_combout ;
wire \offSet32[20]~input_o ;
wire \Add1~80 ;
wire \Add1~83_combout ;
wire \Add1~85_combout ;
wire \Add2~41 ;
wire \Add2~42_combout ;
wire \jAddr26[23]~input_o ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add1~86_combout ;
wire \offSet32[21]~input_o ;
wire \Add1~84 ;
wire \Add1~87_combout ;
wire \Add1~89_combout ;
wire \Add2~43 ;
wire \Add2~44_combout ;
wire \offSet32[22]~input_o ;
wire \Add1~88 ;
wire \Add1~91_combout ;
wire \jAddr26[24]~input_o ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add1~90_combout ;
wire \Add1~93_combout ;
wire \Add2~45 ;
wire \Add2~46_combout ;
wire \offSet32[23]~input_o ;
wire \Add1~92 ;
wire \Add1~95_combout ;
wire \jAddr26[25]~input_o ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add1~94_combout ;
wire \Add1~97_combout ;
wire \jAddr26[26]~input_o ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add2~47 ;
wire \Add2~48_combout ;
wire \Add1~98_combout ;
wire \offSet32[24]~input_o ;
wire \Add1~96 ;
wire \Add1~99_combout ;
wire \Add1~101_combout ;
wire \Add2~49 ;
wire \Add2~50_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Add1~102_combout ;
wire \offSet32[25]~input_o ;
wire \Add1~100 ;
wire \Add1~103_combout ;
wire \Add1~105_combout ;
wire \Add2~51 ;
wire \Add2~52_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add1~106_combout ;
wire \offSet32[26]~input_o ;
wire \Add1~104 ;
wire \Add1~107_combout ;
wire \Add1~109_combout ;
wire \Add2~53 ;
wire \Add2~54_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add1~110_combout ;
wire \offSet32[27]~input_o ;
wire \Add1~108 ;
wire \Add1~111_combout ;
wire \Add1~113_combout ;
wire \Add2~55 ;
wire \Add2~56_combout ;
wire \offSet32[28]~input_o ;
wire \Add1~112 ;
wire \Add1~115_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add1~114_combout ;
wire \Add1~117_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Add2~57 ;
wire \Add2~58_combout ;
wire \Add1~118_combout ;
wire \offSet32[29]~input_o ;
wire \Add1~116 ;
wire \Add1~119_combout ;
wire \Add1~121_combout ;
wire [31:0] s_pc;


// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \pc[0]~output (
	.i(s_pc[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \pc[1]~output (
	.i(s_pc[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \pc[2]~output (
	.i(s_pc[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \pc[3]~output (
	.i(s_pc[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \pc[4]~output (
	.i(s_pc[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \pc[5]~output (
	.i(s_pc[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \pc[6]~output (
	.i(s_pc[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \pc[7]~output (
	.i(s_pc[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \pc[8]~output (
	.i(s_pc[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \pc[9]~output (
	.i(s_pc[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \pc[10]~output (
	.i(s_pc[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \pc[11]~output (
	.i(s_pc[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \pc[12]~output (
	.i(s_pc[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \pc[13]~output (
	.i(s_pc[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \pc[14]~output (
	.i(s_pc[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \pc[15]~output (
	.i(s_pc[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \pc[16]~output (
	.i(s_pc[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \pc[17]~output (
	.i(s_pc[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \pc[18]~output (
	.i(s_pc[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \pc[19]~output (
	.i(s_pc[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \pc[20]~output (
	.i(s_pc[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \pc[21]~output (
	.i(s_pc[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \pc[22]~output (
	.i(s_pc[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \pc[23]~output (
	.i(s_pc[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \pc[24]~output (
	.i(s_pc[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \pc[25]~output (
	.i(s_pc[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \pc[26]~output (
	.i(s_pc[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \pc[27]~output (
	.i(s_pc[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \pc[28]~output (
	.i(s_pc[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \pc[29]~output (
	.i(s_pc[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \pc[30]~output (
	.i(s_pc[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \pc[31]~output (
	.i(s_pc[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N8
cycloneive_io_ibuf \jAddr26[0]~input (
	.i(jAddr26[0]),
	.ibar(gnd),
	.o(\jAddr26[0]~input_o ));
// synopsys translate_off
defparam \jAddr26[0]~input .bus_hold = "false";
defparam \jAddr26[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (s_pc[0] & (\jAddr26[0]~input_o  $ (VCC))) # (!s_pc[0] & (\jAddr26[0]~input_o  & VCC))
// \Add0~1  = CARRY((s_pc[0] & \jAddr26[0]~input_o ))

	.dataa(s_pc[0]),
	.datab(\jAddr26[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N4
cycloneive_lcell_comb \s_pc~0 (
// Equation(s):
// \s_pc~0_combout  = (\Add0~0_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~0_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\s_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \s_pc~0 .lut_mask = 16'h00F0;
defparam \s_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N22
cycloneive_io_ibuf \jump~input (
	.i(jump),
	.ibar(gnd),
	.o(\jump~input_o ));
// synopsys translate_off
defparam \jump~input .bus_hold = "false";
defparam \jump~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N6
cycloneive_lcell_comb \s_pc[0]~1 (
// Equation(s):
// \s_pc[0]~1_combout  = (\jump~input_o ) # (\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\jump~input_o ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\s_pc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \s_pc[0]~1 .lut_mask = 16'hFFF0;
defparam \s_pc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y65_N31
dffeas \s_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_pc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_pc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[0] .is_wysiwyg = "true";
defparam \s_pc[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \jAddr26[1]~input (
	.i(jAddr26[1]),
	.ibar(gnd),
	.o(\jAddr26[1]~input_o ));
// synopsys translate_off
defparam \jAddr26[1]~input .bus_hold = "false";
defparam \jAddr26[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (s_pc[1] & ((\jAddr26[1]~input_o  & (\Add0~1  & VCC)) # (!\jAddr26[1]~input_o  & (!\Add0~1 )))) # (!s_pc[1] & ((\jAddr26[1]~input_o  & (!\Add0~1 )) # (!\jAddr26[1]~input_o  & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((s_pc[1] & (!\jAddr26[1]~input_o  & !\Add0~1 )) # (!s_pc[1] & ((!\Add0~1 ) # (!\jAddr26[1]~input_o ))))

	.dataa(s_pc[1]),
	.datab(\jAddr26[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N28
cycloneive_lcell_comb \s_pc~2 (
// Equation(s):
// \s_pc~2_combout  = (!\reset~input_o  & \Add0~2_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\s_pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \s_pc~2 .lut_mask = 16'h3300;
defparam \s_pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y65_N27
dffeas \s_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\s_pc~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\s_pc[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[1] .is_wysiwyg = "true";
defparam \s_pc[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \jAddr26[2]~input (
	.i(jAddr26[2]),
	.ibar(gnd),
	.o(\jAddr26[2]~input_o ));
// synopsys translate_off
defparam \jAddr26[2]~input .bus_hold = "false";
defparam \jAddr26[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((s_pc[2] $ (\jAddr26[2]~input_o  $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((s_pc[2] & ((\jAddr26[2]~input_o ) # (!\Add0~3 ))) # (!s_pc[2] & (\jAddr26[2]~input_o  & !\Add0~3 )))

	.dataa(s_pc[2]),
	.datab(\jAddr26[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \zero~input (
	.i(zero),
	.ibar(gnd),
	.o(\zero~input_o ));
// synopsys translate_off
defparam \zero~input .bus_hold = "false";
defparam \zero~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N2
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = s_pc[2] $ (VCC)
// \Add2~1  = CARRY(s_pc[2])

	.dataa(s_pc[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N8
cycloneive_io_ibuf \branch~input (
	.i(branch),
	.ibar(gnd),
	.o(\branch~input_o ));
// synopsys translate_off
defparam \branch~input .bus_hold = "false";
defparam \branch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N22
cycloneive_io_ibuf \offSet32[0]~input (
	.i(offSet32[0]),
	.ibar(gnd),
	.o(\offSet32[0]~input_o ));
// synopsys translate_off
defparam \offSet32[0]~input .bus_hold = "false";
defparam \offSet32[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N2
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\Add2~0_combout  & (\offSet32[0]~input_o  $ (VCC))) # (!\Add2~0_combout  & (\offSet32[0]~input_o  & VCC))
// \Add1~1  = CARRY((\Add2~0_combout  & \offSet32[0]~input_o ))

	.dataa(\Add2~0_combout ),
	.datab(\offSet32[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N10
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\zero~input_o  & ((\branch~input_o  & ((\Add1~0_combout ))) # (!\branch~input_o  & (\Add2~0_combout )))) # (!\zero~input_o  & (\Add2~0_combout ))

	.dataa(\zero~input_o ),
	.datab(\Add2~0_combout ),
	.datac(\branch~input_o ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hEC4C;
defparam \Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N16
cycloneive_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (\jump~input_o  & (\Add0~4_combout )) # (!\jump~input_o  & ((\Add1~2_combout )))

	.dataa(\jump~input_o ),
	.datab(gnd),
	.datac(\Add0~4_combout ),
	.datad(\Add1~2_combout ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hF5A0;
defparam \Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N17
dffeas \s_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[2] .is_wysiwyg = "true";
defparam \s_pc[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \jAddr26[3]~input (
	.i(jAddr26[3]),
	.ibar(gnd),
	.o(\jAddr26[3]~input_o ));
// synopsys translate_off
defparam \jAddr26[3]~input .bus_hold = "false";
defparam \jAddr26[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (s_pc[3] & ((\jAddr26[3]~input_o  & (\Add0~5  & VCC)) # (!\jAddr26[3]~input_o  & (!\Add0~5 )))) # (!s_pc[3] & ((\jAddr26[3]~input_o  & (!\Add0~5 )) # (!\jAddr26[3]~input_o  & ((\Add0~5 ) # (GND)))))
// \Add0~7  = CARRY((s_pc[3] & (!\jAddr26[3]~input_o  & !\Add0~5 )) # (!s_pc[3] & ((!\Add0~5 ) # (!\jAddr26[3]~input_o ))))

	.dataa(s_pc[3]),
	.datab(\jAddr26[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h9617;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \offSet32[1]~input (
	.i(offSet32[1]),
	.ibar(gnd),
	.o(\offSet32[1]~input_o ));
// synopsys translate_off
defparam \offSet32[1]~input .bus_hold = "false";
defparam \offSet32[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N4
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (s_pc[3] & (!\Add2~1 )) # (!s_pc[3] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!s_pc[3]))

	.dataa(gnd),
	.datab(s_pc[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C3F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\offSet32[1]~input_o  & ((\Add2~2_combout  & (\Add1~1  & VCC)) # (!\Add2~2_combout  & (!\Add1~1 )))) # (!\offSet32[1]~input_o  & ((\Add2~2_combout  & (!\Add1~1 )) # (!\Add2~2_combout  & ((\Add1~1 ) # (GND)))))
// \Add1~5  = CARRY((\offSet32[1]~input_o  & (!\Add2~2_combout  & !\Add1~1 )) # (!\offSet32[1]~input_o  & ((!\Add1~1 ) # (!\Add2~2_combout ))))

	.dataa(\offSet32[1]~input_o ),
	.datab(\Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h9617;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N24
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\branch~input_o  & ((\zero~input_o  & (\Add1~4_combout )) # (!\zero~input_o  & ((\Add2~2_combout ))))) # (!\branch~input_o  & (((\Add2~2_combout ))))

	.dataa(\branch~input_o ),
	.datab(\Add1~4_combout ),
	.datac(\Add2~2_combout ),
	.datad(\zero~input_o ),
	.cin(gnd),
	.combout(\Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hD8F0;
defparam \Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N0
cycloneive_lcell_comb \Add1~7 (
// Equation(s):
// \Add1~7_combout  = (\jump~input_o  & (\Add0~6_combout )) # (!\jump~input_o  & ((\Add1~6_combout )))

	.dataa(gnd),
	.datab(\jump~input_o ),
	.datac(\Add0~6_combout ),
	.datad(\Add1~6_combout ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~7 .lut_mask = 16'hF3C0;
defparam \Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y65_N1
dffeas \s_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[3] .is_wysiwyg = "true";
defparam \s_pc[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \jAddr26[4]~input (
	.i(jAddr26[4]),
	.ibar(gnd),
	.o(\jAddr26[4]~input_o ));
// synopsys translate_off
defparam \jAddr26[4]~input .bus_hold = "false";
defparam \jAddr26[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = ((\jAddr26[4]~input_o  $ (s_pc[4] $ (!\Add0~7 )))) # (GND)
// \Add0~9  = CARRY((\jAddr26[4]~input_o  & ((s_pc[4]) # (!\Add0~7 ))) # (!\jAddr26[4]~input_o  & (s_pc[4] & !\Add0~7 )))

	.dataa(\jAddr26[4]~input_o ),
	.datab(s_pc[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'h698E;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \offSet32[2]~input (
	.i(offSet32[2]),
	.ibar(gnd),
	.o(\offSet32[2]~input_o ));
// synopsys translate_off
defparam \offSet32[2]~input .bus_hold = "false";
defparam \offSet32[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N6
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (s_pc[4] & (\Add2~3  $ (GND))) # (!s_pc[4] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((s_pc[4] & !\Add2~3 ))

	.dataa(gnd),
	.datab(s_pc[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hC30C;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N6
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = ((\offSet32[2]~input_o  $ (\Add2~4_combout  $ (!\Add1~5 )))) # (GND)
// \Add1~9  = CARRY((\offSet32[2]~input_o  & ((\Add2~4_combout ) # (!\Add1~5 ))) # (!\offSet32[2]~input_o  & (\Add2~4_combout  & !\Add1~5 )))

	.dataa(\offSet32[2]~input_o ),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h698E;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N22
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\zero~input_o  & ((\branch~input_o  & (\Add1~8_combout )) # (!\branch~input_o  & ((\Add2~4_combout ))))) # (!\zero~input_o  & (((\Add2~4_combout ))))

	.dataa(\zero~input_o ),
	.datab(\Add1~8_combout ),
	.datac(\branch~input_o ),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hDF80;
defparam \Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N6
cycloneive_lcell_comb \Add1~11 (
// Equation(s):
// \Add1~11_combout  = (\jump~input_o  & (\Add0~8_combout )) # (!\jump~input_o  & ((\Add1~10_combout )))

	.dataa(\jump~input_o ),
	.datab(gnd),
	.datac(\Add0~8_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~11 .lut_mask = 16'hF5A0;
defparam \Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N7
dffeas \s_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[4] .is_wysiwyg = "true";
defparam \s_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N30
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\branch~input_o  & (!\jump~input_o  & \zero~input_o ))

	.dataa(\branch~input_o ),
	.datab(gnd),
	.datac(\jump~input_o ),
	.datad(\zero~input_o ),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h0A00;
defparam \Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N8
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (s_pc[5] & (!\Add2~5 )) # (!s_pc[5] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!s_pc[5]))

	.dataa(gnd),
	.datab(s_pc[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C3F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N1
cycloneive_io_ibuf \offSet32[3]~input (
	.i(offSet32[3]),
	.ibar(gnd),
	.o(\offSet32[3]~input_o ));
// synopsys translate_off
defparam \offSet32[3]~input .bus_hold = "false";
defparam \offSet32[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N8
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\Add2~6_combout  & ((\offSet32[3]~input_o  & (\Add1~9  & VCC)) # (!\offSet32[3]~input_o  & (!\Add1~9 )))) # (!\Add2~6_combout  & ((\offSet32[3]~input_o  & (!\Add1~9 )) # (!\offSet32[3]~input_o  & ((\Add1~9 ) # (GND)))))
// \Add1~15  = CARRY((\Add2~6_combout  & (!\offSet32[3]~input_o  & !\Add1~9 )) # (!\Add2~6_combout  & ((!\Add1~9 ) # (!\offSet32[3]~input_o ))))

	.dataa(\Add2~6_combout ),
	.datab(\offSet32[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h9617;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N8
cycloneive_io_ibuf \jAddr26[5]~input (
	.i(jAddr26[5]),
	.ibar(gnd),
	.o(\jAddr26[5]~input_o ));
// synopsys translate_off
defparam \jAddr26[5]~input .bus_hold = "false";
defparam \jAddr26[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (s_pc[5] & ((\jAddr26[5]~input_o  & (\Add0~9  & VCC)) # (!\jAddr26[5]~input_o  & (!\Add0~9 )))) # (!s_pc[5] & ((\jAddr26[5]~input_o  & (!\Add0~9 )) # (!\jAddr26[5]~input_o  & ((\Add0~9 ) # (GND)))))
// \Add0~11  = CARRY((s_pc[5] & (!\jAddr26[5]~input_o  & !\Add0~9 )) # (!s_pc[5] & ((!\Add0~9 ) # (!\jAddr26[5]~input_o ))))

	.dataa(s_pc[5]),
	.datab(\jAddr26[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h9617;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y66_N16
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (!\jump~input_o  & ((!\zero~input_o ) # (!\branch~input_o )))

	.dataa(\branch~input_o ),
	.datab(\zero~input_o ),
	.datac(gnd),
	.datad(\jump~input_o ),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h0077;
defparam \Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N0
cycloneive_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_combout  = (\Add2~6_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~10_combout )))) # (!\Add2~6_combout  & (\jump~input_o  & (\Add0~10_combout )))

	.dataa(\Add2~6_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~10_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~13 .lut_mask = 16'hEAC0;
defparam \Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N20
cycloneive_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_combout  = (\Add1~13_combout ) # ((\Add1~16_combout  & \Add1~14_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~14_combout ),
	.datad(\Add1~13_combout ),
	.cin(gnd),
	.combout(\Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~17 .lut_mask = 16'hFFA0;
defparam \Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N21
dffeas \s_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[5] .is_wysiwyg = "true";
defparam \s_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N10
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (s_pc[6] & (\Add2~7  $ (GND))) # (!s_pc[6] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((s_pc[6] & !\Add2~7 ))

	.dataa(s_pc[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \offSet32[4]~input (
	.i(offSet32[4]),
	.ibar(gnd),
	.o(\offSet32[4]~input_o ));
// synopsys translate_off
defparam \offSet32[4]~input .bus_hold = "false";
defparam \offSet32[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N10
cycloneive_lcell_comb \Add1~19 (
// Equation(s):
// \Add1~19_combout  = ((\Add2~8_combout  $ (\offSet32[4]~input_o  $ (!\Add1~15 )))) # (GND)
// \Add1~20  = CARRY((\Add2~8_combout  & ((\offSet32[4]~input_o ) # (!\Add1~15 ))) # (!\Add2~8_combout  & (\offSet32[4]~input_o  & !\Add1~15 )))

	.dataa(\Add2~8_combout ),
	.datab(\offSet32[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~19_combout ),
	.cout(\Add1~20 ));
// synopsys translate_off
defparam \Add1~19 .lut_mask = 16'h698E;
defparam \Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \jAddr26[6]~input (
	.i(jAddr26[6]),
	.ibar(gnd),
	.o(\jAddr26[6]~input_o ));
// synopsys translate_off
defparam \jAddr26[6]~input .bus_hold = "false";
defparam \jAddr26[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((s_pc[6] $ (\jAddr26[6]~input_o  $ (!\Add0~11 )))) # (GND)
// \Add0~13  = CARRY((s_pc[6] & ((\jAddr26[6]~input_o ) # (!\Add0~11 ))) # (!s_pc[6] & (\jAddr26[6]~input_o  & !\Add0~11 )))

	.dataa(s_pc[6]),
	.datab(\jAddr26[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N20
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add2~8_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~12_combout )))) # (!\Add2~8_combout  & (\jump~input_o  & (\Add0~12_combout )))

	.dataa(\Add2~8_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~12_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'hEAC0;
defparam \Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N14
cycloneive_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_combout  = (\Add1~18_combout ) # ((\Add1~16_combout  & \Add1~19_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~19_combout ),
	.datad(\Add1~18_combout ),
	.cin(gnd),
	.combout(\Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~21 .lut_mask = 16'hFFA0;
defparam \Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N15
dffeas \s_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[6] .is_wysiwyg = "true";
defparam \s_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N12
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (s_pc[7] & (!\Add2~9 )) # (!s_pc[7] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!s_pc[7]))

	.dataa(gnd),
	.datab(s_pc[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h3C3F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N1
cycloneive_io_ibuf \offSet32[5]~input (
	.i(offSet32[5]),
	.ibar(gnd),
	.o(\offSet32[5]~input_o ));
// synopsys translate_off
defparam \offSet32[5]~input .bus_hold = "false";
defparam \offSet32[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N12
cycloneive_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = (\Add2~10_combout  & ((\offSet32[5]~input_o  & (\Add1~20  & VCC)) # (!\offSet32[5]~input_o  & (!\Add1~20 )))) # (!\Add2~10_combout  & ((\offSet32[5]~input_o  & (!\Add1~20 )) # (!\offSet32[5]~input_o  & ((\Add1~20 ) # (GND)))))
// \Add1~24  = CARRY((\Add2~10_combout  & (!\offSet32[5]~input_o  & !\Add1~20 )) # (!\Add2~10_combout  & ((!\Add1~20 ) # (!\offSet32[5]~input_o ))))

	.dataa(\Add2~10_combout ),
	.datab(\offSet32[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~20 ),
	.combout(\Add1~23_combout ),
	.cout(\Add1~24 ));
// synopsys translate_off
defparam \Add1~23 .lut_mask = 16'h9617;
defparam \Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N15
cycloneive_io_ibuf \jAddr26[7]~input (
	.i(jAddr26[7]),
	.ibar(gnd),
	.o(\jAddr26[7]~input_o ));
// synopsys translate_off
defparam \jAddr26[7]~input .bus_hold = "false";
defparam \jAddr26[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (s_pc[7] & ((\jAddr26[7]~input_o  & (\Add0~13  & VCC)) # (!\jAddr26[7]~input_o  & (!\Add0~13 )))) # (!s_pc[7] & ((\jAddr26[7]~input_o  & (!\Add0~13 )) # (!\jAddr26[7]~input_o  & ((\Add0~13 ) # (GND)))))
// \Add0~15  = CARRY((s_pc[7] & (!\jAddr26[7]~input_o  & !\Add0~13 )) # (!s_pc[7] & ((!\Add0~13 ) # (!\jAddr26[7]~input_o ))))

	.dataa(s_pc[7]),
	.datab(\jAddr26[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h9617;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N14
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Add2~10_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~14_combout )))) # (!\Add2~10_combout  & (\jump~input_o  & (\Add0~14_combout )))

	.dataa(\Add2~10_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~14_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hEAC0;
defparam \Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N28
cycloneive_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_combout  = (\Add1~22_combout ) # ((\Add1~16_combout  & \Add1~23_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~23_combout ),
	.datad(\Add1~22_combout ),
	.cin(gnd),
	.combout(\Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~25 .lut_mask = 16'hFFA0;
defparam \Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N29
dffeas \s_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[7] .is_wysiwyg = "true";
defparam \s_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N14
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (s_pc[8] & (\Add2~11  $ (GND))) # (!s_pc[8] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((s_pc[8] & !\Add2~11 ))

	.dataa(s_pc[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hA50A;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \offSet32[6]~input (
	.i(offSet32[6]),
	.ibar(gnd),
	.o(\offSet32[6]~input_o ));
// synopsys translate_off
defparam \offSet32[6]~input .bus_hold = "false";
defparam \offSet32[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N14
cycloneive_lcell_comb \Add1~27 (
// Equation(s):
// \Add1~27_combout  = ((\Add2~12_combout  $ (\offSet32[6]~input_o  $ (!\Add1~24 )))) # (GND)
// \Add1~28  = CARRY((\Add2~12_combout  & ((\offSet32[6]~input_o ) # (!\Add1~24 ))) # (!\Add2~12_combout  & (\offSet32[6]~input_o  & !\Add1~24 )))

	.dataa(\Add2~12_combout ),
	.datab(\offSet32[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~24 ),
	.combout(\Add1~27_combout ),
	.cout(\Add1~28 ));
// synopsys translate_off
defparam \Add1~27 .lut_mask = 16'h698E;
defparam \Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \jAddr26[8]~input (
	.i(jAddr26[8]),
	.ibar(gnd),
	.o(\jAddr26[8]~input_o ));
// synopsys translate_off
defparam \jAddr26[8]~input .bus_hold = "false";
defparam \jAddr26[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = ((s_pc[8] $ (\jAddr26[8]~input_o  $ (!\Add0~15 )))) # (GND)
// \Add0~17  = CARRY((s_pc[8] & ((\jAddr26[8]~input_o ) # (!\Add0~15 ))) # (!s_pc[8] & (\jAddr26[8]~input_o  & !\Add0~15 )))

	.dataa(s_pc[8]),
	.datab(\jAddr26[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h698E;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N12
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\Add2~12_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~16_combout )))) # (!\Add2~12_combout  & (((\jump~input_o  & \Add0~16_combout ))))

	.dataa(\Add2~12_combout ),
	.datab(\Add1~12_combout ),
	.datac(\jump~input_o ),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'hF888;
defparam \Add1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N26
cycloneive_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_combout  = (\Add1~26_combout ) # ((\Add1~16_combout  & \Add1~27_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~27_combout ),
	.datad(\Add1~26_combout ),
	.cin(gnd),
	.combout(\Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~29 .lut_mask = 16'hFFA0;
defparam \Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N27
dffeas \s_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[8] .is_wysiwyg = "true";
defparam \s_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N16
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (s_pc[9] & (!\Add2~13 )) # (!s_pc[9] & ((\Add2~13 ) # (GND)))
// \Add2~15  = CARRY((!\Add2~13 ) # (!s_pc[9]))

	.dataa(s_pc[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h5A5F;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N15
cycloneive_io_ibuf \jAddr26[9]~input (
	.i(jAddr26[9]),
	.ibar(gnd),
	.o(\jAddr26[9]~input_o ));
// synopsys translate_off
defparam \jAddr26[9]~input .bus_hold = "false";
defparam \jAddr26[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\jAddr26[9]~input_o  & ((s_pc[9] & (\Add0~17  & VCC)) # (!s_pc[9] & (!\Add0~17 )))) # (!\jAddr26[9]~input_o  & ((s_pc[9] & (!\Add0~17 )) # (!s_pc[9] & ((\Add0~17 ) # (GND)))))
// \Add0~19  = CARRY((\jAddr26[9]~input_o  & (!s_pc[9] & !\Add0~17 )) # (!\jAddr26[9]~input_o  & ((!\Add0~17 ) # (!s_pc[9]))))

	.dataa(\jAddr26[9]~input_o ),
	.datab(s_pc[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h9617;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N2
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\Add2~14_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~18_combout )))) # (!\Add2~14_combout  & (((\jump~input_o  & \Add0~18_combout ))))

	.dataa(\Add2~14_combout ),
	.datab(\Add1~12_combout ),
	.datac(\jump~input_o ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'hF888;
defparam \Add1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y73_N8
cycloneive_io_ibuf \offSet32[7]~input (
	.i(offSet32[7]),
	.ibar(gnd),
	.o(\offSet32[7]~input_o ));
// synopsys translate_off
defparam \offSet32[7]~input .bus_hold = "false";
defparam \offSet32[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N16
cycloneive_lcell_comb \Add1~31 (
// Equation(s):
// \Add1~31_combout  = (\Add2~14_combout  & ((\offSet32[7]~input_o  & (\Add1~28  & VCC)) # (!\offSet32[7]~input_o  & (!\Add1~28 )))) # (!\Add2~14_combout  & ((\offSet32[7]~input_o  & (!\Add1~28 )) # (!\offSet32[7]~input_o  & ((\Add1~28 ) # (GND)))))
// \Add1~32  = CARRY((\Add2~14_combout  & (!\offSet32[7]~input_o  & !\Add1~28 )) # (!\Add2~14_combout  & ((!\Add1~28 ) # (!\offSet32[7]~input_o ))))

	.dataa(\Add2~14_combout ),
	.datab(\offSet32[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~28 ),
	.combout(\Add1~31_combout ),
	.cout(\Add1~32 ));
// synopsys translate_off
defparam \Add1~31 .lut_mask = 16'h9617;
defparam \Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N0
cycloneive_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_combout  = (\Add1~30_combout ) # ((\Add1~16_combout  & \Add1~31_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~30_combout ),
	.datad(\Add1~31_combout ),
	.cin(gnd),
	.combout(\Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~33 .lut_mask = 16'hFAF0;
defparam \Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N1
dffeas \s_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[9] .is_wysiwyg = "true";
defparam \s_pc[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \offSet32[8]~input (
	.i(offSet32[8]),
	.ibar(gnd),
	.o(\offSet32[8]~input_o ));
// synopsys translate_off
defparam \offSet32[8]~input .bus_hold = "false";
defparam \offSet32[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N18
cycloneive_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (s_pc[10] & (\Add2~15  $ (GND))) # (!s_pc[10] & (!\Add2~15  & VCC))
// \Add2~17  = CARRY((s_pc[10] & !\Add2~15 ))

	.dataa(s_pc[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hA50A;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N18
cycloneive_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_combout  = ((\offSet32[8]~input_o  $ (\Add2~16_combout  $ (!\Add1~32 )))) # (GND)
// \Add1~36  = CARRY((\offSet32[8]~input_o  & ((\Add2~16_combout ) # (!\Add1~32 ))) # (!\offSet32[8]~input_o  & (\Add2~16_combout  & !\Add1~32 )))

	.dataa(\offSet32[8]~input_o ),
	.datab(\Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~32 ),
	.combout(\Add1~35_combout ),
	.cout(\Add1~36 ));
// synopsys translate_off
defparam \Add1~35 .lut_mask = 16'h698E;
defparam \Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N1
cycloneive_io_ibuf \jAddr26[10]~input (
	.i(jAddr26[10]),
	.ibar(gnd),
	.o(\jAddr26[10]~input_o ));
// synopsys translate_off
defparam \jAddr26[10]~input .bus_hold = "false";
defparam \jAddr26[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = ((\jAddr26[10]~input_o  $ (s_pc[10] $ (!\Add0~19 )))) # (GND)
// \Add0~21  = CARRY((\jAddr26[10]~input_o  & ((s_pc[10]) # (!\Add0~19 ))) # (!\jAddr26[10]~input_o  & (s_pc[10] & !\Add0~19 )))

	.dataa(\jAddr26[10]~input_o ),
	.datab(s_pc[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'h698E;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N16
cycloneive_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\Add0~20_combout  & ((\jump~input_o ) # ((\Add1~12_combout  & \Add2~16_combout )))) # (!\Add0~20_combout  & (\Add1~12_combout  & ((\Add2~16_combout ))))

	.dataa(\Add0~20_combout ),
	.datab(\Add1~12_combout ),
	.datac(\jump~input_o ),
	.datad(\Add2~16_combout ),
	.cin(gnd),
	.combout(\Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'hECA0;
defparam \Add1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N2
cycloneive_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_combout  = (\Add1~34_combout ) # ((\Add1~16_combout  & \Add1~35_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~35_combout ),
	.datad(\Add1~34_combout ),
	.cin(gnd),
	.combout(\Add1~37_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~37 .lut_mask = 16'hFFA0;
defparam \Add1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N3
dffeas \s_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[10] .is_wysiwyg = "true";
defparam \s_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N20
cycloneive_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = (s_pc[11] & (!\Add2~17 )) # (!s_pc[11] & ((\Add2~17 ) # (GND)))
// \Add2~19  = CARRY((!\Add2~17 ) # (!s_pc[11]))

	.dataa(gnd),
	.datab(s_pc[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h3C3F;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \jAddr26[11]~input (
	.i(jAddr26[11]),
	.ibar(gnd),
	.o(\jAddr26[11]~input_o ));
// synopsys translate_off
defparam \jAddr26[11]~input .bus_hold = "false";
defparam \jAddr26[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (s_pc[11] & ((\jAddr26[11]~input_o  & (\Add0~21  & VCC)) # (!\jAddr26[11]~input_o  & (!\Add0~21 )))) # (!s_pc[11] & ((\jAddr26[11]~input_o  & (!\Add0~21 )) # (!\jAddr26[11]~input_o  & ((\Add0~21 ) # (GND)))))
// \Add0~23  = CARRY((s_pc[11] & (!\jAddr26[11]~input_o  & !\Add0~21 )) # (!s_pc[11] & ((!\Add0~21 ) # (!\jAddr26[11]~input_o ))))

	.dataa(s_pc[11]),
	.datab(\jAddr26[11]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h9617;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N18
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\Add2~18_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~22_combout )))) # (!\Add2~18_combout  & (((\jump~input_o  & \Add0~22_combout ))))

	.dataa(\Add2~18_combout ),
	.datab(\Add1~12_combout ),
	.datac(\jump~input_o ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'hF888;
defparam \Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \offSet32[9]~input (
	.i(offSet32[9]),
	.ibar(gnd),
	.o(\offSet32[9]~input_o ));
// synopsys translate_off
defparam \offSet32[9]~input .bus_hold = "false";
defparam \offSet32[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N20
cycloneive_lcell_comb \Add1~39 (
// Equation(s):
// \Add1~39_combout  = (\offSet32[9]~input_o  & ((\Add2~18_combout  & (\Add1~36  & VCC)) # (!\Add2~18_combout  & (!\Add1~36 )))) # (!\offSet32[9]~input_o  & ((\Add2~18_combout  & (!\Add1~36 )) # (!\Add2~18_combout  & ((\Add1~36 ) # (GND)))))
// \Add1~40  = CARRY((\offSet32[9]~input_o  & (!\Add2~18_combout  & !\Add1~36 )) # (!\offSet32[9]~input_o  & ((!\Add1~36 ) # (!\Add2~18_combout ))))

	.dataa(\offSet32[9]~input_o ),
	.datab(\Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~36 ),
	.combout(\Add1~39_combout ),
	.cout(\Add1~40 ));
// synopsys translate_off
defparam \Add1~39 .lut_mask = 16'h9617;
defparam \Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N4
cycloneive_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_combout  = (\Add1~38_combout ) # ((\Add1~16_combout  & \Add1~39_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~38_combout ),
	.datad(\Add1~39_combout ),
	.cin(gnd),
	.combout(\Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~41 .lut_mask = 16'hFAF0;
defparam \Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N5
dffeas \s_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[11] .is_wysiwyg = "true";
defparam \s_pc[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \offSet32[10]~input (
	.i(offSet32[10]),
	.ibar(gnd),
	.o(\offSet32[10]~input_o ));
// synopsys translate_off
defparam \offSet32[10]~input .bus_hold = "false";
defparam \offSet32[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N22
cycloneive_lcell_comb \Add2~20 (
// Equation(s):
// \Add2~20_combout  = (s_pc[12] & (\Add2~19  $ (GND))) # (!s_pc[12] & (!\Add2~19  & VCC))
// \Add2~21  = CARRY((s_pc[12] & !\Add2~19 ))

	.dataa(gnd),
	.datab(s_pc[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~19 ),
	.combout(\Add2~20_combout ),
	.cout(\Add2~21 ));
// synopsys translate_off
defparam \Add2~20 .lut_mask = 16'hC30C;
defparam \Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N22
cycloneive_lcell_comb \Add1~43 (
// Equation(s):
// \Add1~43_combout  = ((\offSet32[10]~input_o  $ (\Add2~20_combout  $ (!\Add1~40 )))) # (GND)
// \Add1~44  = CARRY((\offSet32[10]~input_o  & ((\Add2~20_combout ) # (!\Add1~40 ))) # (!\offSet32[10]~input_o  & (\Add2~20_combout  & !\Add1~40 )))

	.dataa(\offSet32[10]~input_o ),
	.datab(\Add2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~40 ),
	.combout(\Add1~43_combout ),
	.cout(\Add1~44 ));
// synopsys translate_off
defparam \Add1~43 .lut_mask = 16'h698E;
defparam \Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \jAddr26[12]~input (
	.i(jAddr26[12]),
	.ibar(gnd),
	.o(\jAddr26[12]~input_o ));
// synopsys translate_off
defparam \jAddr26[12]~input .bus_hold = "false";
defparam \jAddr26[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((\jAddr26[12]~input_o  $ (s_pc[12] $ (!\Add0~23 )))) # (GND)
// \Add0~25  = CARRY((\jAddr26[12]~input_o  & ((s_pc[12]) # (!\Add0~23 ))) # (!\jAddr26[12]~input_o  & (s_pc[12] & !\Add0~23 )))

	.dataa(\jAddr26[12]~input_o ),
	.datab(s_pc[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N10
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\Add1~12_combout  & ((\Add2~20_combout ) # ((\Add0~24_combout  & \jump~input_o )))) # (!\Add1~12_combout  & (((\Add0~24_combout  & \jump~input_o ))))

	.dataa(\Add1~12_combout ),
	.datab(\Add2~20_combout ),
	.datac(\Add0~24_combout ),
	.datad(\jump~input_o ),
	.cin(gnd),
	.combout(\Add1~42_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'hF888;
defparam \Add1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N30
cycloneive_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_combout  = (\Add1~42_combout ) # ((\Add1~16_combout  & \Add1~43_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~43_combout ),
	.datad(\Add1~42_combout ),
	.cin(gnd),
	.combout(\Add1~45_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~45 .lut_mask = 16'hFFA0;
defparam \Add1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N31
dffeas \s_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[12] .is_wysiwyg = "true";
defparam \s_pc[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \offSet32[11]~input (
	.i(offSet32[11]),
	.ibar(gnd),
	.o(\offSet32[11]~input_o ));
// synopsys translate_off
defparam \offSet32[11]~input .bus_hold = "false";
defparam \offSet32[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N24
cycloneive_lcell_comb \Add2~22 (
// Equation(s):
// \Add2~22_combout  = (s_pc[13] & (!\Add2~21 )) # (!s_pc[13] & ((\Add2~21 ) # (GND)))
// \Add2~23  = CARRY((!\Add2~21 ) # (!s_pc[13]))

	.dataa(s_pc[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~21 ),
	.combout(\Add2~22_combout ),
	.cout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~22 .lut_mask = 16'h5A5F;
defparam \Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N24
cycloneive_lcell_comb \Add1~47 (
// Equation(s):
// \Add1~47_combout  = (\offSet32[11]~input_o  & ((\Add2~22_combout  & (\Add1~44  & VCC)) # (!\Add2~22_combout  & (!\Add1~44 )))) # (!\offSet32[11]~input_o  & ((\Add2~22_combout  & (!\Add1~44 )) # (!\Add2~22_combout  & ((\Add1~44 ) # (GND)))))
// \Add1~48  = CARRY((\offSet32[11]~input_o  & (!\Add2~22_combout  & !\Add1~44 )) # (!\offSet32[11]~input_o  & ((!\Add1~44 ) # (!\Add2~22_combout ))))

	.dataa(\offSet32[11]~input_o ),
	.datab(\Add2~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~44 ),
	.combout(\Add1~47_combout ),
	.cout(\Add1~48 ));
// synopsys translate_off
defparam \Add1~47 .lut_mask = 16'h9617;
defparam \Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \jAddr26[13]~input (
	.i(jAddr26[13]),
	.ibar(gnd),
	.o(\jAddr26[13]~input_o ));
// synopsys translate_off
defparam \jAddr26[13]~input .bus_hold = "false";
defparam \jAddr26[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\jAddr26[13]~input_o  & ((s_pc[13] & (\Add0~25  & VCC)) # (!s_pc[13] & (!\Add0~25 )))) # (!\jAddr26[13]~input_o  & ((s_pc[13] & (!\Add0~25 )) # (!s_pc[13] & ((\Add0~25 ) # (GND)))))
// \Add0~27  = CARRY((\jAddr26[13]~input_o  & (!s_pc[13] & !\Add0~25 )) # (!\jAddr26[13]~input_o  & ((!\Add0~25 ) # (!s_pc[13]))))

	.dataa(\jAddr26[13]~input_o ),
	.datab(s_pc[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h9617;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N8
cycloneive_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (\Add2~22_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~26_combout )))) # (!\Add2~22_combout  & (((\jump~input_o  & \Add0~26_combout ))))

	.dataa(\Add2~22_combout ),
	.datab(\Add1~12_combout ),
	.datac(\jump~input_o ),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\Add1~46_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'hF888;
defparam \Add1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N12
cycloneive_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_combout  = (\Add1~46_combout ) # ((\Add1~16_combout  & \Add1~47_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~47_combout ),
	.datad(\Add1~46_combout ),
	.cin(gnd),
	.combout(\Add1~49_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~49 .lut_mask = 16'hFFA0;
defparam \Add1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N13
dffeas \s_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[13] .is_wysiwyg = "true";
defparam \s_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N26
cycloneive_lcell_comb \Add2~24 (
// Equation(s):
// \Add2~24_combout  = (s_pc[14] & (\Add2~23  $ (GND))) # (!s_pc[14] & (!\Add2~23  & VCC))
// \Add2~25  = CARRY((s_pc[14] & !\Add2~23 ))

	.dataa(gnd),
	.datab(s_pc[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~23 ),
	.combout(\Add2~24_combout ),
	.cout(\Add2~25 ));
// synopsys translate_off
defparam \Add2~24 .lut_mask = 16'hC30C;
defparam \Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \jAddr26[14]~input (
	.i(jAddr26[14]),
	.ibar(gnd),
	.o(\jAddr26[14]~input_o ));
// synopsys translate_off
defparam \jAddr26[14]~input .bus_hold = "false";
defparam \jAddr26[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = ((s_pc[14] $ (\jAddr26[14]~input_o  $ (!\Add0~27 )))) # (GND)
// \Add0~29  = CARRY((s_pc[14] & ((\jAddr26[14]~input_o ) # (!\Add0~27 ))) # (!s_pc[14] & (\jAddr26[14]~input_o  & !\Add0~27 )))

	.dataa(s_pc[14]),
	.datab(\jAddr26[14]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'h698E;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N8
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (\Add1~12_combout  & ((\Add2~24_combout ) # ((\Add0~28_combout  & \jump~input_o )))) # (!\Add1~12_combout  & (((\Add0~28_combout  & \jump~input_o ))))

	.dataa(\Add1~12_combout ),
	.datab(\Add2~24_combout ),
	.datac(\Add0~28_combout ),
	.datad(\jump~input_o ),
	.cin(gnd),
	.combout(\Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'hF888;
defparam \Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N15
cycloneive_io_ibuf \offSet32[12]~input (
	.i(offSet32[12]),
	.ibar(gnd),
	.o(\offSet32[12]~input_o ));
// synopsys translate_off
defparam \offSet32[12]~input .bus_hold = "false";
defparam \offSet32[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N26
cycloneive_lcell_comb \Add1~51 (
// Equation(s):
// \Add1~51_combout  = ((\Add2~24_combout  $ (\offSet32[12]~input_o  $ (!\Add1~48 )))) # (GND)
// \Add1~52  = CARRY((\Add2~24_combout  & ((\offSet32[12]~input_o ) # (!\Add1~48 ))) # (!\Add2~24_combout  & (\offSet32[12]~input_o  & !\Add1~48 )))

	.dataa(\Add2~24_combout ),
	.datab(\offSet32[12]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~48 ),
	.combout(\Add1~51_combout ),
	.cout(\Add1~52 ));
// synopsys translate_off
defparam \Add1~51 .lut_mask = 16'h698E;
defparam \Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N18
cycloneive_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_combout  = (\Add1~50_combout ) # ((\Add1~16_combout  & \Add1~51_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~50_combout ),
	.datad(\Add1~51_combout ),
	.cin(gnd),
	.combout(\Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~53 .lut_mask = 16'hFAF0;
defparam \Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N19
dffeas \s_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[14] .is_wysiwyg = "true";
defparam \s_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N28
cycloneive_lcell_comb \Add2~26 (
// Equation(s):
// \Add2~26_combout  = (s_pc[15] & (!\Add2~25 )) # (!s_pc[15] & ((\Add2~25 ) # (GND)))
// \Add2~27  = CARRY((!\Add2~25 ) # (!s_pc[15]))

	.dataa(gnd),
	.datab(s_pc[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~25 ),
	.combout(\Add2~26_combout ),
	.cout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~26 .lut_mask = 16'h3C3F;
defparam \Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N15
cycloneive_io_ibuf \jAddr26[15]~input (
	.i(jAddr26[15]),
	.ibar(gnd),
	.o(\jAddr26[15]~input_o ));
// synopsys translate_off
defparam \jAddr26[15]~input .bus_hold = "false";
defparam \jAddr26[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y65_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (s_pc[15] & ((\jAddr26[15]~input_o  & (\Add0~29  & VCC)) # (!\jAddr26[15]~input_o  & (!\Add0~29 )))) # (!s_pc[15] & ((\jAddr26[15]~input_o  & (!\Add0~29 )) # (!\jAddr26[15]~input_o  & ((\Add0~29 ) # (GND)))))
// \Add0~31  = CARRY((s_pc[15] & (!\jAddr26[15]~input_o  & !\Add0~29 )) # (!s_pc[15] & ((!\Add0~29 ) # (!\jAddr26[15]~input_o ))))

	.dataa(s_pc[15]),
	.datab(\jAddr26[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h9617;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N22
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (\jump~input_o  & ((\Add0~30_combout ) # ((\Add2~26_combout  & \Add1~12_combout )))) # (!\jump~input_o  & (\Add2~26_combout  & (\Add1~12_combout )))

	.dataa(\jump~input_o ),
	.datab(\Add2~26_combout ),
	.datac(\Add1~12_combout ),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\Add1~54_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'hEAC0;
defparam \Add1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \offSet32[13]~input (
	.i(offSet32[13]),
	.ibar(gnd),
	.o(\offSet32[13]~input_o ));
// synopsys translate_off
defparam \offSet32[13]~input .bus_hold = "false";
defparam \offSet32[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N28
cycloneive_lcell_comb \Add1~55 (
// Equation(s):
// \Add1~55_combout  = (\offSet32[13]~input_o  & ((\Add2~26_combout  & (\Add1~52  & VCC)) # (!\Add2~26_combout  & (!\Add1~52 )))) # (!\offSet32[13]~input_o  & ((\Add2~26_combout  & (!\Add1~52 )) # (!\Add2~26_combout  & ((\Add1~52 ) # (GND)))))
// \Add1~56  = CARRY((\offSet32[13]~input_o  & (!\Add2~26_combout  & !\Add1~52 )) # (!\offSet32[13]~input_o  & ((!\Add1~52 ) # (!\Add2~26_combout ))))

	.dataa(\offSet32[13]~input_o ),
	.datab(\Add2~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~52 ),
	.combout(\Add1~55_combout ),
	.cout(\Add1~56 ));
// synopsys translate_off
defparam \Add1~55 .lut_mask = 16'h9617;
defparam \Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y65_N24
cycloneive_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_combout  = (\Add1~54_combout ) # ((\Add1~16_combout  & \Add1~55_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~54_combout ),
	.datad(\Add1~55_combout ),
	.cin(gnd),
	.combout(\Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~57 .lut_mask = 16'hFAF0;
defparam \Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y65_N25
dffeas \s_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[15] .is_wysiwyg = "true";
defparam \s_pc[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \offSet32[14]~input (
	.i(offSet32[14]),
	.ibar(gnd),
	.o(\offSet32[14]~input_o ));
// synopsys translate_off
defparam \offSet32[14]~input .bus_hold = "false";
defparam \offSet32[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y65_N30
cycloneive_lcell_comb \Add2~28 (
// Equation(s):
// \Add2~28_combout  = (s_pc[16] & (\Add2~27  $ (GND))) # (!s_pc[16] & (!\Add2~27  & VCC))
// \Add2~29  = CARRY((s_pc[16] & !\Add2~27 ))

	.dataa(gnd),
	.datab(s_pc[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~27 ),
	.combout(\Add2~28_combout ),
	.cout(\Add2~29 ));
// synopsys translate_off
defparam \Add2~28 .lut_mask = 16'hC30C;
defparam \Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N30
cycloneive_lcell_comb \Add1~59 (
// Equation(s):
// \Add1~59_combout  = ((\offSet32[14]~input_o  $ (\Add2~28_combout  $ (!\Add1~56 )))) # (GND)
// \Add1~60  = CARRY((\offSet32[14]~input_o  & ((\Add2~28_combout ) # (!\Add1~56 ))) # (!\offSet32[14]~input_o  & (\Add2~28_combout  & !\Add1~56 )))

	.dataa(\offSet32[14]~input_o ),
	.datab(\Add2~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~56 ),
	.combout(\Add1~59_combout ),
	.cout(\Add1~60 ));
// synopsys translate_off
defparam \Add1~59 .lut_mask = 16'h698E;
defparam \Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N15
cycloneive_io_ibuf \jAddr26[16]~input (
	.i(jAddr26[16]),
	.ibar(gnd),
	.o(\jAddr26[16]~input_o ));
// synopsys translate_off
defparam \jAddr26[16]~input .bus_hold = "false";
defparam \jAddr26[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = ((s_pc[16] $ (\jAddr26[16]~input_o  $ (!\Add0~31 )))) # (GND)
// \Add0~33  = CARRY((s_pc[16] & ((\jAddr26[16]~input_o ) # (!\Add0~31 ))) # (!s_pc[16] & (\jAddr26[16]~input_o  & !\Add0~31 )))

	.dataa(s_pc[16]),
	.datab(\jAddr26[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'h698E;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y65_N26
cycloneive_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (\Add2~28_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~32_combout )))) # (!\Add2~28_combout  & (\jump~input_o  & (\Add0~32_combout )))

	.dataa(\Add2~28_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~32_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'hEAC0;
defparam \Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X110_Y65_N0
cycloneive_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_combout  = (\Add1~58_combout ) # ((\Add1~16_combout  & \Add1~59_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~59_combout ),
	.datad(\Add1~58_combout ),
	.cin(gnd),
	.combout(\Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~61 .lut_mask = 16'hFFA0;
defparam \Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y65_N1
dffeas \s_pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[16] .is_wysiwyg = "true";
defparam \s_pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N0
cycloneive_lcell_comb \Add2~30 (
// Equation(s):
// \Add2~30_combout  = (s_pc[17] & (!\Add2~29 )) # (!s_pc[17] & ((\Add2~29 ) # (GND)))
// \Add2~31  = CARRY((!\Add2~29 ) # (!s_pc[17]))

	.dataa(gnd),
	.datab(s_pc[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~29 ),
	.combout(\Add2~30_combout ),
	.cout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~30 .lut_mask = 16'h3C3F;
defparam \Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \offSet32[15]~input (
	.i(offSet32[15]),
	.ibar(gnd),
	.o(\offSet32[15]~input_o ));
// synopsys translate_off
defparam \offSet32[15]~input .bus_hold = "false";
defparam \offSet32[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N0
cycloneive_lcell_comb \Add1~63 (
// Equation(s):
// \Add1~63_combout  = (\Add2~30_combout  & ((\offSet32[15]~input_o  & (\Add1~60  & VCC)) # (!\offSet32[15]~input_o  & (!\Add1~60 )))) # (!\Add2~30_combout  & ((\offSet32[15]~input_o  & (!\Add1~60 )) # (!\offSet32[15]~input_o  & ((\Add1~60 ) # (GND)))))
// \Add1~64  = CARRY((\Add2~30_combout  & (!\offSet32[15]~input_o  & !\Add1~60 )) # (!\Add2~30_combout  & ((!\Add1~60 ) # (!\offSet32[15]~input_o ))))

	.dataa(\Add2~30_combout ),
	.datab(\offSet32[15]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~60 ),
	.combout(\Add1~63_combout ),
	.cout(\Add1~64 ));
// synopsys translate_off
defparam \Add1~63 .lut_mask = 16'h9617;
defparam \Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \jAddr26[17]~input (
	.i(jAddr26[17]),
	.ibar(gnd),
	.o(\jAddr26[17]~input_o ));
// synopsys translate_off
defparam \jAddr26[17]~input .bus_hold = "false";
defparam \jAddr26[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (s_pc[17] & ((\jAddr26[17]~input_o  & (\Add0~33  & VCC)) # (!\jAddr26[17]~input_o  & (!\Add0~33 )))) # (!s_pc[17] & ((\jAddr26[17]~input_o  & (!\Add0~33 )) # (!\jAddr26[17]~input_o  & ((\Add0~33 ) # (GND)))))
// \Add0~35  = CARRY((s_pc[17] & (!\jAddr26[17]~input_o  & !\Add0~33 )) # (!s_pc[17] & ((!\Add0~33 ) # (!\jAddr26[17]~input_o ))))

	.dataa(s_pc[17]),
	.datab(\jAddr26[17]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h9617;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N18
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = (\jump~input_o  & ((\Add0~34_combout ) # ((\Add2~30_combout  & \Add1~12_combout )))) # (!\jump~input_o  & (\Add2~30_combout  & ((\Add1~12_combout ))))

	.dataa(\jump~input_o ),
	.datab(\Add2~30_combout ),
	.datac(\Add0~34_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'hECA0;
defparam \Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N20
cycloneive_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_combout  = (\Add1~62_combout ) # ((\Add1~16_combout  & \Add1~63_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~63_combout ),
	.datad(\Add1~62_combout ),
	.cin(gnd),
	.combout(\Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~65 .lut_mask = 16'hFFA0;
defparam \Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y64_N21
dffeas \s_pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[17] .is_wysiwyg = "true";
defparam \s_pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N2
cycloneive_lcell_comb \Add2~32 (
// Equation(s):
// \Add2~32_combout  = (s_pc[18] & (\Add2~31  $ (GND))) # (!s_pc[18] & (!\Add2~31  & VCC))
// \Add2~33  = CARRY((s_pc[18] & !\Add2~31 ))

	.dataa(s_pc[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~31 ),
	.combout(\Add2~32_combout ),
	.cout(\Add2~33 ));
// synopsys translate_off
defparam \Add2~32 .lut_mask = 16'hA50A;
defparam \Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \jAddr26[18]~input (
	.i(jAddr26[18]),
	.ibar(gnd),
	.o(\jAddr26[18]~input_o ));
// synopsys translate_off
defparam \jAddr26[18]~input .bus_hold = "false";
defparam \jAddr26[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((\jAddr26[18]~input_o  $ (s_pc[18] $ (!\Add0~35 )))) # (GND)
// \Add0~37  = CARRY((\jAddr26[18]~input_o  & ((s_pc[18]) # (!\Add0~35 ))) # (!\jAddr26[18]~input_o  & (s_pc[18] & !\Add0~35 )))

	.dataa(\jAddr26[18]~input_o ),
	.datab(s_pc[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N4
cycloneive_lcell_comb \Add1~66 (
// Equation(s):
// \Add1~66_combout  = (\Add2~32_combout  & ((\Add1~12_combout ) # ((\jump~input_o  & \Add0~36_combout )))) # (!\Add2~32_combout  & (((\jump~input_o  & \Add0~36_combout ))))

	.dataa(\Add2~32_combout ),
	.datab(\Add1~12_combout ),
	.datac(\jump~input_o ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~66 .lut_mask = 16'hF888;
defparam \Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \offSet32[16]~input (
	.i(offSet32[16]),
	.ibar(gnd),
	.o(\offSet32[16]~input_o ));
// synopsys translate_off
defparam \offSet32[16]~input .bus_hold = "false";
defparam \offSet32[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N2
cycloneive_lcell_comb \Add1~67 (
// Equation(s):
// \Add1~67_combout  = ((\Add2~32_combout  $ (\offSet32[16]~input_o  $ (!\Add1~64 )))) # (GND)
// \Add1~68  = CARRY((\Add2~32_combout  & ((\offSet32[16]~input_o ) # (!\Add1~64 ))) # (!\Add2~32_combout  & (\offSet32[16]~input_o  & !\Add1~64 )))

	.dataa(\Add2~32_combout ),
	.datab(\offSet32[16]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~64 ),
	.combout(\Add1~67_combout ),
	.cout(\Add1~68 ));
// synopsys translate_off
defparam \Add1~67 .lut_mask = 16'h698E;
defparam \Add1~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N26
cycloneive_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_combout  = (\Add1~66_combout ) # ((\Add1~16_combout  & \Add1~67_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~66_combout ),
	.datad(\Add1~67_combout ),
	.cin(gnd),
	.combout(\Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~69 .lut_mask = 16'hFAF0;
defparam \Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y64_N27
dffeas \s_pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[18] .is_wysiwyg = "true";
defparam \s_pc[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \offSet32[17]~input (
	.i(offSet32[17]),
	.ibar(gnd),
	.o(\offSet32[17]~input_o ));
// synopsys translate_off
defparam \offSet32[17]~input .bus_hold = "false";
defparam \offSet32[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N4
cycloneive_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_combout  = (s_pc[19] & (!\Add2~33 )) # (!s_pc[19] & ((\Add2~33 ) # (GND)))
// \Add2~35  = CARRY((!\Add2~33 ) # (!s_pc[19]))

	.dataa(gnd),
	.datab(s_pc[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~33 ),
	.combout(\Add2~34_combout ),
	.cout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .lut_mask = 16'h3C3F;
defparam \Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N4
cycloneive_lcell_comb \Add1~71 (
// Equation(s):
// \Add1~71_combout  = (\offSet32[17]~input_o  & ((\Add2~34_combout  & (\Add1~68  & VCC)) # (!\Add2~34_combout  & (!\Add1~68 )))) # (!\offSet32[17]~input_o  & ((\Add2~34_combout  & (!\Add1~68 )) # (!\Add2~34_combout  & ((\Add1~68 ) # (GND)))))
// \Add1~72  = CARRY((\offSet32[17]~input_o  & (!\Add2~34_combout  & !\Add1~68 )) # (!\offSet32[17]~input_o  & ((!\Add1~68 ) # (!\Add2~34_combout ))))

	.dataa(\offSet32[17]~input_o ),
	.datab(\Add2~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~68 ),
	.combout(\Add1~71_combout ),
	.cout(\Add1~72 ));
// synopsys translate_off
defparam \Add1~71 .lut_mask = 16'h9617;
defparam \Add1~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \jAddr26[19]~input (
	.i(jAddr26[19]),
	.ibar(gnd),
	.o(\jAddr26[19]~input_o ));
// synopsys translate_off
defparam \jAddr26[19]~input .bus_hold = "false";
defparam \jAddr26[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (s_pc[19] & ((\jAddr26[19]~input_o  & (\Add0~37  & VCC)) # (!\jAddr26[19]~input_o  & (!\Add0~37 )))) # (!s_pc[19] & ((\jAddr26[19]~input_o  & (!\Add0~37 )) # (!\jAddr26[19]~input_o  & ((\Add0~37 ) # (GND)))))
// \Add0~39  = CARRY((s_pc[19] & (!\jAddr26[19]~input_o  & !\Add0~37 )) # (!s_pc[19] & ((!\Add0~37 ) # (!\jAddr26[19]~input_o ))))

	.dataa(s_pc[19]),
	.datab(\jAddr26[19]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h9617;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y64_N8
cycloneive_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_combout  = (\Add1~12_combout  & ((\Add2~34_combout ) # ((\jump~input_o  & \Add0~38_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & (\Add0~38_combout )))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~38_combout ),
	.datad(\Add2~34_combout ),
	.cin(gnd),
	.combout(\Add1~70_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~70 .lut_mask = 16'hEAC0;
defparam \Add1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N16
cycloneive_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_combout  = (\Add1~70_combout ) # ((\Add1~16_combout  & \Add1~71_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~71_combout ),
	.datad(\Add1~70_combout ),
	.cin(gnd),
	.combout(\Add1~73_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~73 .lut_mask = 16'hFFA0;
defparam \Add1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N17
dffeas \s_pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[19] .is_wysiwyg = "true";
defparam \s_pc[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \offSet32[18]~input (
	.i(offSet32[18]),
	.ibar(gnd),
	.o(\offSet32[18]~input_o ));
// synopsys translate_off
defparam \offSet32[18]~input .bus_hold = "false";
defparam \offSet32[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N6
cycloneive_lcell_comb \Add2~36 (
// Equation(s):
// \Add2~36_combout  = (s_pc[20] & (\Add2~35  $ (GND))) # (!s_pc[20] & (!\Add2~35  & VCC))
// \Add2~37  = CARRY((s_pc[20] & !\Add2~35 ))

	.dataa(s_pc[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~35 ),
	.combout(\Add2~36_combout ),
	.cout(\Add2~37 ));
// synopsys translate_off
defparam \Add2~36 .lut_mask = 16'hA50A;
defparam \Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N6
cycloneive_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_combout  = ((\offSet32[18]~input_o  $ (\Add2~36_combout  $ (!\Add1~72 )))) # (GND)
// \Add1~76  = CARRY((\offSet32[18]~input_o  & ((\Add2~36_combout ) # (!\Add1~72 ))) # (!\offSet32[18]~input_o  & (\Add2~36_combout  & !\Add1~72 )))

	.dataa(\offSet32[18]~input_o ),
	.datab(\Add2~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~72 ),
	.combout(\Add1~75_combout ),
	.cout(\Add1~76 ));
// synopsys translate_off
defparam \Add1~75 .lut_mask = 16'h698E;
defparam \Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \jAddr26[20]~input (
	.i(jAddr26[20]),
	.ibar(gnd),
	.o(\jAddr26[20]~input_o ));
// synopsys translate_off
defparam \jAddr26[20]~input .bus_hold = "false";
defparam \jAddr26[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = ((s_pc[20] $ (\jAddr26[20]~input_o  $ (!\Add0~39 )))) # (GND)
// \Add0~41  = CARRY((s_pc[20] & ((\jAddr26[20]~input_o ) # (!\Add0~39 ))) # (!s_pc[20] & (\jAddr26[20]~input_o  & !\Add0~39 )))

	.dataa(s_pc[20]),
	.datab(\jAddr26[20]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'h698E;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N2
cycloneive_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_combout  = (\jump~input_o  & ((\Add0~40_combout ) # ((\Add1~12_combout  & \Add2~36_combout )))) # (!\jump~input_o  & (\Add1~12_combout  & ((\Add2~36_combout ))))

	.dataa(\jump~input_o ),
	.datab(\Add1~12_combout ),
	.datac(\Add0~40_combout ),
	.datad(\Add2~36_combout ),
	.cin(gnd),
	.combout(\Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~74 .lut_mask = 16'hECA0;
defparam \Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N16
cycloneive_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_combout  = (\Add1~74_combout ) # ((\Add1~16_combout  & \Add1~75_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~75_combout ),
	.datad(\Add1~74_combout ),
	.cin(gnd),
	.combout(\Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~77 .lut_mask = 16'hFFA0;
defparam \Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y64_N17
dffeas \s_pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[20] .is_wysiwyg = "true";
defparam \s_pc[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y61_N22
cycloneive_io_ibuf \jAddr26[21]~input (
	.i(jAddr26[21]),
	.ibar(gnd),
	.o(\jAddr26[21]~input_o ));
// synopsys translate_off
defparam \jAddr26[21]~input .bus_hold = "false";
defparam \jAddr26[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (s_pc[21] & ((\jAddr26[21]~input_o  & (\Add0~41  & VCC)) # (!\jAddr26[21]~input_o  & (!\Add0~41 )))) # (!s_pc[21] & ((\jAddr26[21]~input_o  & (!\Add0~41 )) # (!\jAddr26[21]~input_o  & ((\Add0~41 ) # (GND)))))
// \Add0~43  = CARRY((s_pc[21] & (!\jAddr26[21]~input_o  & !\Add0~41 )) # (!s_pc[21] & ((!\Add0~41 ) # (!\jAddr26[21]~input_o ))))

	.dataa(s_pc[21]),
	.datab(\jAddr26[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h9617;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N8
cycloneive_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_combout  = (s_pc[21] & (!\Add2~37 )) # (!s_pc[21] & ((\Add2~37 ) # (GND)))
// \Add2~39  = CARRY((!\Add2~37 ) # (!s_pc[21]))

	.dataa(s_pc[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~37 ),
	.combout(\Add2~38_combout ),
	.cout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .lut_mask = 16'h5A5F;
defparam \Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N28
cycloneive_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = (\Add1~12_combout  & ((\Add2~38_combout ) # ((\jump~input_o  & \Add0~42_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & (\Add0~42_combout )))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~42_combout ),
	.datad(\Add2~38_combout ),
	.cin(gnd),
	.combout(\Add1~78_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~78 .lut_mask = 16'hEAC0;
defparam \Add1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \offSet32[19]~input (
	.i(offSet32[19]),
	.ibar(gnd),
	.o(\offSet32[19]~input_o ));
// synopsys translate_off
defparam \offSet32[19]~input .bus_hold = "false";
defparam \offSet32[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N8
cycloneive_lcell_comb \Add1~79 (
// Equation(s):
// \Add1~79_combout  = (\Add2~38_combout  & ((\offSet32[19]~input_o  & (\Add1~76  & VCC)) # (!\offSet32[19]~input_o  & (!\Add1~76 )))) # (!\Add2~38_combout  & ((\offSet32[19]~input_o  & (!\Add1~76 )) # (!\offSet32[19]~input_o  & ((\Add1~76 ) # (GND)))))
// \Add1~80  = CARRY((\Add2~38_combout  & (!\offSet32[19]~input_o  & !\Add1~76 )) # (!\Add2~38_combout  & ((!\Add1~76 ) # (!\offSet32[19]~input_o ))))

	.dataa(\Add2~38_combout ),
	.datab(\offSet32[19]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~76 ),
	.combout(\Add1~79_combout ),
	.cout(\Add1~80 ));
// synopsys translate_off
defparam \Add1~79 .lut_mask = 16'h9617;
defparam \Add1~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N2
cycloneive_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_combout  = (\Add1~78_combout ) # ((\Add1~16_combout  & \Add1~79_combout ))

	.dataa(gnd),
	.datab(\Add1~78_combout ),
	.datac(\Add1~16_combout ),
	.datad(\Add1~79_combout ),
	.cin(gnd),
	.combout(\Add1~81_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~81 .lut_mask = 16'hFCCC;
defparam \Add1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N3
dffeas \s_pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[21] .is_wysiwyg = "true";
defparam \s_pc[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N22
cycloneive_io_ibuf \jAddr26[22]~input (
	.i(jAddr26[22]),
	.ibar(gnd),
	.o(\jAddr26[22]~input_o ));
// synopsys translate_off
defparam \jAddr26[22]~input .bus_hold = "false";
defparam \jAddr26[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = ((s_pc[22] $ (\jAddr26[22]~input_o  $ (!\Add0~43 )))) # (GND)
// \Add0~45  = CARRY((s_pc[22] & ((\jAddr26[22]~input_o ) # (!\Add0~43 ))) # (!s_pc[22] & (\jAddr26[22]~input_o  & !\Add0~43 )))

	.dataa(s_pc[22]),
	.datab(\jAddr26[22]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'h698E;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N10
cycloneive_lcell_comb \Add2~40 (
// Equation(s):
// \Add2~40_combout  = (s_pc[22] & (\Add2~39  $ (GND))) # (!s_pc[22] & (!\Add2~39  & VCC))
// \Add2~41  = CARRY((s_pc[22] & !\Add2~39 ))

	.dataa(s_pc[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~39 ),
	.combout(\Add2~40_combout ),
	.cout(\Add2~41 ));
// synopsys translate_off
defparam \Add2~40 .lut_mask = 16'hA50A;
defparam \Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N22
cycloneive_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_combout  = (\Add1~12_combout  & ((\Add2~40_combout ) # ((\jump~input_o  & \Add0~44_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & (\Add0~44_combout )))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~44_combout ),
	.datad(\Add2~40_combout ),
	.cin(gnd),
	.combout(\Add1~82_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~82 .lut_mask = 16'hEAC0;
defparam \Add1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \offSet32[20]~input (
	.i(offSet32[20]),
	.ibar(gnd),
	.o(\offSet32[20]~input_o ));
// synopsys translate_off
defparam \offSet32[20]~input .bus_hold = "false";
defparam \offSet32[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N10
cycloneive_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = ((\Add2~40_combout  $ (\offSet32[20]~input_o  $ (!\Add1~80 )))) # (GND)
// \Add1~84  = CARRY((\Add2~40_combout  & ((\offSet32[20]~input_o ) # (!\Add1~80 ))) # (!\Add2~40_combout  & (\offSet32[20]~input_o  & !\Add1~80 )))

	.dataa(\Add2~40_combout ),
	.datab(\offSet32[20]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~80 ),
	.combout(\Add1~83_combout ),
	.cout(\Add1~84 ));
// synopsys translate_off
defparam \Add1~83 .lut_mask = 16'h698E;
defparam \Add1~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N12
cycloneive_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_combout  = (\Add1~82_combout ) # ((\Add1~16_combout  & \Add1~83_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~82_combout ),
	.datad(\Add1~83_combout ),
	.cin(gnd),
	.combout(\Add1~85_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~85 .lut_mask = 16'hFAF0;
defparam \Add1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N13
dffeas \s_pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[22] .is_wysiwyg = "true";
defparam \s_pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N12
cycloneive_lcell_comb \Add2~42 (
// Equation(s):
// \Add2~42_combout  = (s_pc[23] & (!\Add2~41 )) # (!s_pc[23] & ((\Add2~41 ) # (GND)))
// \Add2~43  = CARRY((!\Add2~41 ) # (!s_pc[23]))

	.dataa(s_pc[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~41 ),
	.combout(\Add2~42_combout ),
	.cout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~42 .lut_mask = 16'h5A5F;
defparam \Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \jAddr26[23]~input (
	.i(jAddr26[23]),
	.ibar(gnd),
	.o(\jAddr26[23]~input_o ));
// synopsys translate_off
defparam \jAddr26[23]~input .bus_hold = "false";
defparam \jAddr26[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (s_pc[23] & ((\jAddr26[23]~input_o  & (\Add0~45  & VCC)) # (!\jAddr26[23]~input_o  & (!\Add0~45 )))) # (!s_pc[23] & ((\jAddr26[23]~input_o  & (!\Add0~45 )) # (!\jAddr26[23]~input_o  & ((\Add0~45 ) # (GND)))))
// \Add0~47  = CARRY((s_pc[23] & (!\jAddr26[23]~input_o  & !\Add0~45 )) # (!s_pc[23] & ((!\Add0~45 ) # (!\jAddr26[23]~input_o ))))

	.dataa(s_pc[23]),
	.datab(\jAddr26[23]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h9617;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N0
cycloneive_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_combout  = (\Add1~12_combout  & ((\Add2~42_combout ) # ((\Add0~46_combout  & \jump~input_o )))) # (!\Add1~12_combout  & (((\Add0~46_combout  & \jump~input_o ))))

	.dataa(\Add1~12_combout ),
	.datab(\Add2~42_combout ),
	.datac(\Add0~46_combout ),
	.datad(\jump~input_o ),
	.cin(gnd),
	.combout(\Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~86 .lut_mask = 16'hF888;
defparam \Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \offSet32[21]~input (
	.i(offSet32[21]),
	.ibar(gnd),
	.o(\offSet32[21]~input_o ));
// synopsys translate_off
defparam \offSet32[21]~input .bus_hold = "false";
defparam \offSet32[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N12
cycloneive_lcell_comb \Add1~87 (
// Equation(s):
// \Add1~87_combout  = (\Add2~42_combout  & ((\offSet32[21]~input_o  & (\Add1~84  & VCC)) # (!\offSet32[21]~input_o  & (!\Add1~84 )))) # (!\Add2~42_combout  & ((\offSet32[21]~input_o  & (!\Add1~84 )) # (!\offSet32[21]~input_o  & ((\Add1~84 ) # (GND)))))
// \Add1~88  = CARRY((\Add2~42_combout  & (!\offSet32[21]~input_o  & !\Add1~84 )) # (!\Add2~42_combout  & ((!\Add1~84 ) # (!\offSet32[21]~input_o ))))

	.dataa(\Add2~42_combout ),
	.datab(\offSet32[21]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~84 ),
	.combout(\Add1~87_combout ),
	.cout(\Add1~88 ));
// synopsys translate_off
defparam \Add1~87 .lut_mask = 16'h9617;
defparam \Add1~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N6
cycloneive_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_combout  = (\Add1~86_combout ) # ((\Add1~16_combout  & \Add1~87_combout ))

	.dataa(\Add1~16_combout ),
	.datab(\Add1~86_combout ),
	.datac(gnd),
	.datad(\Add1~87_combout ),
	.cin(gnd),
	.combout(\Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~89 .lut_mask = 16'hEECC;
defparam \Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N7
dffeas \s_pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[23] .is_wysiwyg = "true";
defparam \s_pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N14
cycloneive_lcell_comb \Add2~44 (
// Equation(s):
// \Add2~44_combout  = (s_pc[24] & (\Add2~43  $ (GND))) # (!s_pc[24] & (!\Add2~43  & VCC))
// \Add2~45  = CARRY((s_pc[24] & !\Add2~43 ))

	.dataa(s_pc[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~43 ),
	.combout(\Add2~44_combout ),
	.cout(\Add2~45 ));
// synopsys translate_off
defparam \Add2~44 .lut_mask = 16'hA50A;
defparam \Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N22
cycloneive_io_ibuf \offSet32[22]~input (
	.i(offSet32[22]),
	.ibar(gnd),
	.o(\offSet32[22]~input_o ));
// synopsys translate_off
defparam \offSet32[22]~input .bus_hold = "false";
defparam \offSet32[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N14
cycloneive_lcell_comb \Add1~91 (
// Equation(s):
// \Add1~91_combout  = ((\Add2~44_combout  $ (\offSet32[22]~input_o  $ (!\Add1~88 )))) # (GND)
// \Add1~92  = CARRY((\Add2~44_combout  & ((\offSet32[22]~input_o ) # (!\Add1~88 ))) # (!\Add2~44_combout  & (\offSet32[22]~input_o  & !\Add1~88 )))

	.dataa(\Add2~44_combout ),
	.datab(\offSet32[22]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~88 ),
	.combout(\Add1~91_combout ),
	.cout(\Add1~92 ));
// synopsys translate_off
defparam \Add1~91 .lut_mask = 16'h698E;
defparam \Add1~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \jAddr26[24]~input (
	.i(jAddr26[24]),
	.ibar(gnd),
	.o(\jAddr26[24]~input_o ));
// synopsys translate_off
defparam \jAddr26[24]~input .bus_hold = "false";
defparam \jAddr26[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((\jAddr26[24]~input_o  $ (s_pc[24] $ (!\Add0~47 )))) # (GND)
// \Add0~49  = CARRY((\jAddr26[24]~input_o  & ((s_pc[24]) # (!\Add0~47 ))) # (!\jAddr26[24]~input_o  & (s_pc[24] & !\Add0~47 )))

	.dataa(\jAddr26[24]~input_o ),
	.datab(s_pc[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h698E;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N28
cycloneive_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (\jump~input_o  & ((\Add0~48_combout ) # ((\Add1~12_combout  & \Add2~44_combout )))) # (!\jump~input_o  & (\Add1~12_combout  & (\Add2~44_combout )))

	.dataa(\jump~input_o ),
	.datab(\Add1~12_combout ),
	.datac(\Add2~44_combout ),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\Add1~90_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~90 .lut_mask = 16'hEAC0;
defparam \Add1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N30
cycloneive_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_combout  = (\Add1~90_combout ) # ((\Add1~16_combout  & \Add1~91_combout ))

	.dataa(gnd),
	.datab(\Add1~16_combout ),
	.datac(\Add1~91_combout ),
	.datad(\Add1~90_combout ),
	.cin(gnd),
	.combout(\Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~93 .lut_mask = 16'hFFC0;
defparam \Add1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y64_N31
dffeas \s_pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[24] .is_wysiwyg = "true";
defparam \s_pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N16
cycloneive_lcell_comb \Add2~46 (
// Equation(s):
// \Add2~46_combout  = (s_pc[25] & (!\Add2~45 )) # (!s_pc[25] & ((\Add2~45 ) # (GND)))
// \Add2~47  = CARRY((!\Add2~45 ) # (!s_pc[25]))

	.dataa(gnd),
	.datab(s_pc[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~45 ),
	.combout(\Add2~46_combout ),
	.cout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~46 .lut_mask = 16'h3C3F;
defparam \Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \offSet32[23]~input (
	.i(offSet32[23]),
	.ibar(gnd),
	.o(\offSet32[23]~input_o ));
// synopsys translate_off
defparam \offSet32[23]~input .bus_hold = "false";
defparam \offSet32[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N16
cycloneive_lcell_comb \Add1~95 (
// Equation(s):
// \Add1~95_combout  = (\Add2~46_combout  & ((\offSet32[23]~input_o  & (\Add1~92  & VCC)) # (!\offSet32[23]~input_o  & (!\Add1~92 )))) # (!\Add2~46_combout  & ((\offSet32[23]~input_o  & (!\Add1~92 )) # (!\offSet32[23]~input_o  & ((\Add1~92 ) # (GND)))))
// \Add1~96  = CARRY((\Add2~46_combout  & (!\offSet32[23]~input_o  & !\Add1~92 )) # (!\Add2~46_combout  & ((!\Add1~92 ) # (!\offSet32[23]~input_o ))))

	.dataa(\Add2~46_combout ),
	.datab(\offSet32[23]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~92 ),
	.combout(\Add1~95_combout ),
	.cout(\Add1~96 ));
// synopsys translate_off
defparam \Add1~95 .lut_mask = 16'h9617;
defparam \Add1~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \jAddr26[25]~input (
	.i(jAddr26[25]),
	.ibar(gnd),
	.o(\jAddr26[25]~input_o ));
// synopsys translate_off
defparam \jAddr26[25]~input .bus_hold = "false";
defparam \jAddr26[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (s_pc[25] & ((\jAddr26[25]~input_o  & (\Add0~49  & VCC)) # (!\jAddr26[25]~input_o  & (!\Add0~49 )))) # (!s_pc[25] & ((\jAddr26[25]~input_o  & (!\Add0~49 )) # (!\jAddr26[25]~input_o  & ((\Add0~49 ) # (GND)))))
// \Add0~51  = CARRY((s_pc[25] & (!\jAddr26[25]~input_o  & !\Add0~49 )) # (!s_pc[25] & ((!\Add0~49 ) # (!\jAddr26[25]~input_o ))))

	.dataa(s_pc[25]),
	.datab(\jAddr26[25]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h9617;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N18
cycloneive_lcell_comb \Add1~94 (
// Equation(s):
// \Add1~94_combout  = (\Add1~12_combout  & ((\Add2~46_combout ) # ((\jump~input_o  & \Add0~50_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & ((\Add0~50_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add2~46_combout ),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\Add1~94_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~94 .lut_mask = 16'hECA0;
defparam \Add1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N8
cycloneive_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_combout  = (\Add1~94_combout ) # ((\Add1~16_combout  & \Add1~95_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~95_combout ),
	.datad(\Add1~94_combout ),
	.cin(gnd),
	.combout(\Add1~97_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~97 .lut_mask = 16'hFFA0;
defparam \Add1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N9
dffeas \s_pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[25] .is_wysiwyg = "true";
defparam \s_pc[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N1
cycloneive_io_ibuf \jAddr26[26]~input (
	.i(jAddr26[26]),
	.ibar(gnd),
	.o(\jAddr26[26]~input_o ));
// synopsys translate_off
defparam \jAddr26[26]~input .bus_hold = "false";
defparam \jAddr26[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = ((\jAddr26[26]~input_o  $ (s_pc[26] $ (!\Add0~51 )))) # (GND)
// \Add0~53  = CARRY((\jAddr26[26]~input_o  & ((s_pc[26]) # (!\Add0~51 ))) # (!\jAddr26[26]~input_o  & (s_pc[26] & !\Add0~51 )))

	.dataa(\jAddr26[26]~input_o ),
	.datab(s_pc[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'h698E;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N18
cycloneive_lcell_comb \Add2~48 (
// Equation(s):
// \Add2~48_combout  = (s_pc[26] & (\Add2~47  $ (GND))) # (!s_pc[26] & (!\Add2~47  & VCC))
// \Add2~49  = CARRY((s_pc[26] & !\Add2~47 ))

	.dataa(gnd),
	.datab(s_pc[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~47 ),
	.combout(\Add2~48_combout ),
	.cout(\Add2~49 ));
// synopsys translate_off
defparam \Add2~48 .lut_mask = 16'hC30C;
defparam \Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N30
cycloneive_lcell_comb \Add1~98 (
// Equation(s):
// \Add1~98_combout  = (\jump~input_o  & ((\Add0~52_combout ) # ((\Add1~12_combout  & \Add2~48_combout )))) # (!\jump~input_o  & (\Add1~12_combout  & ((\Add2~48_combout ))))

	.dataa(\jump~input_o ),
	.datab(\Add1~12_combout ),
	.datac(\Add0~52_combout ),
	.datad(\Add2~48_combout ),
	.cin(gnd),
	.combout(\Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~98 .lut_mask = 16'hECA0;
defparam \Add1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \offSet32[24]~input (
	.i(offSet32[24]),
	.ibar(gnd),
	.o(\offSet32[24]~input_o ));
// synopsys translate_off
defparam \offSet32[24]~input .bus_hold = "false";
defparam \offSet32[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N18
cycloneive_lcell_comb \Add1~99 (
// Equation(s):
// \Add1~99_combout  = ((\offSet32[24]~input_o  $ (\Add2~48_combout  $ (!\Add1~96 )))) # (GND)
// \Add1~100  = CARRY((\offSet32[24]~input_o  & ((\Add2~48_combout ) # (!\Add1~96 ))) # (!\offSet32[24]~input_o  & (\Add2~48_combout  & !\Add1~96 )))

	.dataa(\offSet32[24]~input_o ),
	.datab(\Add2~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~96 ),
	.combout(\Add1~99_combout ),
	.cout(\Add1~100 ));
// synopsys translate_off
defparam \Add1~99 .lut_mask = 16'h698E;
defparam \Add1~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N6
cycloneive_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_combout  = (\Add1~98_combout ) # ((\Add1~16_combout  & \Add1~99_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~98_combout ),
	.datad(\Add1~99_combout ),
	.cin(gnd),
	.combout(\Add1~101_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~101 .lut_mask = 16'hFAF0;
defparam \Add1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y64_N7
dffeas \s_pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[26] .is_wysiwyg = "true";
defparam \s_pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N20
cycloneive_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_combout  = (s_pc[27] & (!\Add2~49 )) # (!s_pc[27] & ((\Add2~49 ) # (GND)))
// \Add2~51  = CARRY((!\Add2~49 ) # (!s_pc[27]))

	.dataa(s_pc[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~49 ),
	.combout(\Add2~50_combout ),
	.cout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~50 .lut_mask = 16'h5A5F;
defparam \Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (s_pc[27] & (!\Add0~53 )) # (!s_pc[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!s_pc[27]))

	.dataa(s_pc[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N8
cycloneive_lcell_comb \Add1~102 (
// Equation(s):
// \Add1~102_combout  = (\jump~input_o  & ((\Add0~54_combout ) # ((\Add1~12_combout  & \Add2~50_combout )))) # (!\jump~input_o  & (\Add1~12_combout  & (\Add2~50_combout )))

	.dataa(\jump~input_o ),
	.datab(\Add1~12_combout ),
	.datac(\Add2~50_combout ),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\Add1~102_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~102 .lut_mask = 16'hEAC0;
defparam \Add1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N15
cycloneive_io_ibuf \offSet32[25]~input (
	.i(offSet32[25]),
	.ibar(gnd),
	.o(\offSet32[25]~input_o ));
// synopsys translate_off
defparam \offSet32[25]~input .bus_hold = "false";
defparam \offSet32[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N20
cycloneive_lcell_comb \Add1~103 (
// Equation(s):
// \Add1~103_combout  = (\offSet32[25]~input_o  & ((\Add2~50_combout  & (\Add1~100  & VCC)) # (!\Add2~50_combout  & (!\Add1~100 )))) # (!\offSet32[25]~input_o  & ((\Add2~50_combout  & (!\Add1~100 )) # (!\Add2~50_combout  & ((\Add1~100 ) # (GND)))))
// \Add1~104  = CARRY((\offSet32[25]~input_o  & (!\Add2~50_combout  & !\Add1~100 )) # (!\offSet32[25]~input_o  & ((!\Add1~100 ) # (!\Add2~50_combout ))))

	.dataa(\offSet32[25]~input_o ),
	.datab(\Add2~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~100 ),
	.combout(\Add1~103_combout ),
	.cout(\Add1~104 ));
// synopsys translate_off
defparam \Add1~103 .lut_mask = 16'h9617;
defparam \Add1~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y64_N12
cycloneive_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_combout  = (\Add1~102_combout ) # ((\Add1~16_combout  & \Add1~103_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~102_combout ),
	.datad(\Add1~103_combout ),
	.cin(gnd),
	.combout(\Add1~105_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~105 .lut_mask = 16'hFAF0;
defparam \Add1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y64_N13
dffeas \s_pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[27] .is_wysiwyg = "true";
defparam \s_pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N22
cycloneive_lcell_comb \Add2~52 (
// Equation(s):
// \Add2~52_combout  = (s_pc[28] & (\Add2~51  $ (GND))) # (!s_pc[28] & (!\Add2~51  & VCC))
// \Add2~53  = CARRY((s_pc[28] & !\Add2~51 ))

	.dataa(s_pc[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~51 ),
	.combout(\Add2~52_combout ),
	.cout(\Add2~53 ));
// synopsys translate_off
defparam \Add2~52 .lut_mask = 16'hA50A;
defparam \Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (s_pc[28] & (\Add0~55  $ (GND))) # (!s_pc[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((s_pc[28] & !\Add0~55 ))

	.dataa(s_pc[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N4
cycloneive_lcell_comb \Add1~106 (
// Equation(s):
// \Add1~106_combout  = (\Add1~12_combout  & ((\Add2~52_combout ) # ((\jump~input_o  & \Add0~56_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & ((\Add0~56_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add2~52_combout ),
	.datad(\Add0~56_combout ),
	.cin(gnd),
	.combout(\Add1~106_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~106 .lut_mask = 16'hECA0;
defparam \Add1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \offSet32[26]~input (
	.i(offSet32[26]),
	.ibar(gnd),
	.o(\offSet32[26]~input_o ));
// synopsys translate_off
defparam \offSet32[26]~input .bus_hold = "false";
defparam \offSet32[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N22
cycloneive_lcell_comb \Add1~107 (
// Equation(s):
// \Add1~107_combout  = ((\offSet32[26]~input_o  $ (\Add2~52_combout  $ (!\Add1~104 )))) # (GND)
// \Add1~108  = CARRY((\offSet32[26]~input_o  & ((\Add2~52_combout ) # (!\Add1~104 ))) # (!\offSet32[26]~input_o  & (\Add2~52_combout  & !\Add1~104 )))

	.dataa(\offSet32[26]~input_o ),
	.datab(\Add2~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~104 ),
	.combout(\Add1~107_combout ),
	.cout(\Add1~108 ));
// synopsys translate_off
defparam \Add1~107 .lut_mask = 16'h698E;
defparam \Add1~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N26
cycloneive_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_combout  = (\Add1~106_combout ) # ((\Add1~16_combout  & \Add1~107_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~106_combout ),
	.datad(\Add1~107_combout ),
	.cin(gnd),
	.combout(\Add1~109_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~109 .lut_mask = 16'hFAF0;
defparam \Add1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N27
dffeas \s_pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[28] .is_wysiwyg = "true";
defparam \s_pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N24
cycloneive_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_combout  = (s_pc[29] & (!\Add2~53 )) # (!s_pc[29] & ((\Add2~53 ) # (GND)))
// \Add2~55  = CARRY((!\Add2~53 ) # (!s_pc[29]))

	.dataa(gnd),
	.datab(s_pc[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~53 ),
	.combout(\Add2~54_combout ),
	.cout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .lut_mask = 16'h3C3F;
defparam \Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (s_pc[29] & (!\Add0~57 )) # (!s_pc[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!s_pc[29]))

	.dataa(s_pc[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N14
cycloneive_lcell_comb \Add1~110 (
// Equation(s):
// \Add1~110_combout  = (\Add1~12_combout  & ((\Add2~54_combout ) # ((\jump~input_o  & \Add0~58_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & ((\Add0~58_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add2~54_combout ),
	.datad(\Add0~58_combout ),
	.cin(gnd),
	.combout(\Add1~110_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~110 .lut_mask = 16'hECA0;
defparam \Add1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N22
cycloneive_io_ibuf \offSet32[27]~input (
	.i(offSet32[27]),
	.ibar(gnd),
	.o(\offSet32[27]~input_o ));
// synopsys translate_off
defparam \offSet32[27]~input .bus_hold = "false";
defparam \offSet32[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N24
cycloneive_lcell_comb \Add1~111 (
// Equation(s):
// \Add1~111_combout  = (\offSet32[27]~input_o  & ((\Add2~54_combout  & (\Add1~108  & VCC)) # (!\Add2~54_combout  & (!\Add1~108 )))) # (!\offSet32[27]~input_o  & ((\Add2~54_combout  & (!\Add1~108 )) # (!\Add2~54_combout  & ((\Add1~108 ) # (GND)))))
// \Add1~112  = CARRY((\offSet32[27]~input_o  & (!\Add2~54_combout  & !\Add1~108 )) # (!\offSet32[27]~input_o  & ((!\Add1~108 ) # (!\Add2~54_combout ))))

	.dataa(\offSet32[27]~input_o ),
	.datab(\Add2~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~108 ),
	.combout(\Add1~111_combout ),
	.cout(\Add1~112 ));
// synopsys translate_off
defparam \Add1~111 .lut_mask = 16'h9617;
defparam \Add1~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N24
cycloneive_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_combout  = (\Add1~110_combout ) # ((\Add1~16_combout  & \Add1~111_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~110_combout ),
	.datad(\Add1~111_combout ),
	.cin(gnd),
	.combout(\Add1~113_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~113 .lut_mask = 16'hFAF0;
defparam \Add1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N25
dffeas \s_pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[29] .is_wysiwyg = "true";
defparam \s_pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N26
cycloneive_lcell_comb \Add2~56 (
// Equation(s):
// \Add2~56_combout  = (s_pc[30] & (\Add2~55  $ (GND))) # (!s_pc[30] & (!\Add2~55  & VCC))
// \Add2~57  = CARRY((s_pc[30] & !\Add2~55 ))

	.dataa(s_pc[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~55 ),
	.combout(\Add2~56_combout ),
	.cout(\Add2~57 ));
// synopsys translate_off
defparam \Add2~56 .lut_mask = 16'hA50A;
defparam \Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \offSet32[28]~input (
	.i(offSet32[28]),
	.ibar(gnd),
	.o(\offSet32[28]~input_o ));
// synopsys translate_off
defparam \offSet32[28]~input .bus_hold = "false";
defparam \offSet32[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N26
cycloneive_lcell_comb \Add1~115 (
// Equation(s):
// \Add1~115_combout  = ((\Add2~56_combout  $ (\offSet32[28]~input_o  $ (!\Add1~112 )))) # (GND)
// \Add1~116  = CARRY((\Add2~56_combout  & ((\offSet32[28]~input_o ) # (!\Add1~112 ))) # (!\Add2~56_combout  & (\offSet32[28]~input_o  & !\Add1~112 )))

	.dataa(\Add2~56_combout ),
	.datab(\offSet32[28]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~112 ),
	.combout(\Add1~115_combout ),
	.cout(\Add1~116 ));
// synopsys translate_off
defparam \Add1~115 .lut_mask = 16'h698E;
defparam \Add1~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (s_pc[30] & (\Add0~59  $ (GND))) # (!s_pc[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((s_pc[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(s_pc[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N20
cycloneive_lcell_comb \Add1~114 (
// Equation(s):
// \Add1~114_combout  = (\Add1~12_combout  & ((\Add2~56_combout ) # ((\jump~input_o  & \Add0~60_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & ((\Add0~60_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add2~56_combout ),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\Add1~114_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~114 .lut_mask = 16'hECA0;
defparam \Add1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N30
cycloneive_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_combout  = (\Add1~114_combout ) # ((\Add1~16_combout  & \Add1~115_combout ))

	.dataa(\Add1~16_combout ),
	.datab(gnd),
	.datac(\Add1~115_combout ),
	.datad(\Add1~114_combout ),
	.cin(gnd),
	.combout(\Add1~117_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~117 .lut_mask = 16'hFFA0;
defparam \Add1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y64_N31
dffeas \s_pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[30] .is_wysiwyg = "true";
defparam \s_pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y64_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \Add0~61  $ (s_pc[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(s_pc[31]),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h0FF0;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y64_N28
cycloneive_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_combout  = s_pc[31] $ (\Add2~57 )

	.dataa(s_pc[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~57 ),
	.combout(\Add2~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~58 .lut_mask = 16'h5A5A;
defparam \Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y64_N10
cycloneive_lcell_comb \Add1~118 (
// Equation(s):
// \Add1~118_combout  = (\Add1~12_combout  & ((\Add2~58_combout ) # ((\jump~input_o  & \Add0~62_combout )))) # (!\Add1~12_combout  & (\jump~input_o  & (\Add0~62_combout )))

	.dataa(\Add1~12_combout ),
	.datab(\jump~input_o ),
	.datac(\Add0~62_combout ),
	.datad(\Add2~58_combout ),
	.cin(gnd),
	.combout(\Add1~118_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~118 .lut_mask = 16'hEAC0;
defparam \Add1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \offSet32[29]~input (
	.i(offSet32[29]),
	.ibar(gnd),
	.o(\offSet32[29]~input_o ));
// synopsys translate_off
defparam \offSet32[29]~input .bus_hold = "false";
defparam \offSet32[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N28
cycloneive_lcell_comb \Add1~119 (
// Equation(s):
// \Add1~119_combout  = \offSet32[29]~input_o  $ (\Add1~116  $ (\Add2~58_combout ))

	.dataa(\offSet32[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add2~58_combout ),
	.cin(\Add1~116 ),
	.combout(\Add1~119_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~119 .lut_mask = 16'hA55A;
defparam \Add1~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X110_Y64_N30
cycloneive_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_combout  = (\Add1~118_combout ) # ((\Add1~16_combout  & \Add1~119_combout ))

	.dataa(gnd),
	.datab(\Add1~16_combout ),
	.datac(\Add1~118_combout ),
	.datad(\Add1~119_combout ),
	.cin(gnd),
	.combout(\Add1~121_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~121 .lut_mask = 16'hFCF0;
defparam \Add1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X110_Y64_N31
dffeas \s_pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Add1~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(s_pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \s_pc[31] .is_wysiwyg = "true";
defparam \s_pc[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \offSet32[30]~input (
	.i(offSet32[30]),
	.ibar(gnd),
	.o(\offSet32[30]~input_o ));
// synopsys translate_off
defparam \offSet32[30]~input .bus_hold = "false";
defparam \offSet32[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
cycloneive_io_ibuf \offSet32[31]~input (
	.i(offSet32[31]),
	.ibar(gnd),
	.o(\offSet32[31]~input_o ));
// synopsys translate_off
defparam \offSet32[31]~input .bus_hold = "false";
defparam \offSet32[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[16] = \pc[16]~output_o ;

assign pc[17] = \pc[17]~output_o ;

assign pc[18] = \pc[18]~output_o ;

assign pc[19] = \pc[19]~output_o ;

assign pc[20] = \pc[20]~output_o ;

assign pc[21] = \pc[21]~output_o ;

assign pc[22] = \pc[22]~output_o ;

assign pc[23] = \pc[23]~output_o ;

assign pc[24] = \pc[24]~output_o ;

assign pc[25] = \pc[25]~output_o ;

assign pc[26] = \pc[26]~output_o ;

assign pc[27] = \pc[27]~output_o ;

assign pc[28] = \pc[28]~output_o ;

assign pc[29] = \pc[29]~output_o ;

assign pc[30] = \pc[30]~output_o ;

assign pc[31] = \pc[31]~output_o ;

endmodule
