# Full Adder (Verilog)

This folder contains:
- `full_adder.v` — Full Adder RTL design
- `full_adder_tb.v` — Testbench

### Function:
Adds two 1-bit inputs and a carry-in, producing a sum and carry-out.

### Simulation:
Testbench verifies all input combinations using QuestaSim.

