[
  {
    "description": "Auxiliary Control Register", 
    "fields": [], 
    "name": "ACTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Control Register 2", 
    "fields": [], 
    "name": "ACTLR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Data Fault Status Register", 
    "fields": [], 
    "name": "ADFSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary ID Register", 
    "fields": [], 
    "name": "AIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Instruction Fault Status Register", 
    "fields": [], 
    "name": "AIFSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Memory Attribute Indirection Register 0", 
    "fields": [], 
    "name": "AMAIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Memory Attribute Indirection Register 1", 
    "fields": [], 
    "name": "AMAIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Application Program Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }
    ], 
    "name": "APSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Current Cache Size ID Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "UNKNOWN"
      }, 
      {
        "lsb": "13", 
        "msb": "27", 
        "name": "NumSets"
      }, 
      {
        "lsb": "3", 
        "msb": "12", 
        "name": "Associativity"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "LineSize"
      }, 
      {
        "lsb": "3", 
        "msb": "23", 
        "name": "Associativity"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "LineSize"
      }
    ], 
    "name": "CCSIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Current Cache Size ID Register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "NumSets"
      }
    ], 
    "name": "CCSIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Cache Level ID Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "31", 
        "name": "ICB"
      }, 
      {
        "lsb": "27", 
        "msb": "29", 
        "name": "LoUU"
      }, 
      {
        "lsb": "24", 
        "msb": "26", 
        "name": "LoC"
      }, 
      {
        "lsb": "21", 
        "msb": "23", 
        "name": "LoUIS"
      }, 
      {
        "lsb": "0", 
        "msb": "20", 
        "name": "Ctype"
      }
    ], 
    "name": "CLIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Frequency register", 
    "fields": [], 
    "name": "CNTFRQ", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Hyp Control register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EVNTI"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EVNTDIR"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EVNTEN"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "PL1PCEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "PL1PCTEN"
      }
    ], 
    "name": "CNTHCTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Hyp Physical Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTHP_CTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Hyp Physical CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTHP_CVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Hyp Physical Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTHP_TVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer Control register (EL2)", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTHV_CTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer CompareValue register (EL2)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTHV_CVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Timer TimerValue register (EL2)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTHV_TVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Kernel Control register", 
    "fields": [
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "PL0PTEN"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "PL0VTEN"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EVNTI"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EVNTDIR"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EVNTEN"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "PL0VCTEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "PL0PCTEN"
      }
    ], 
    "name": "CNTKCTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTP_CTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Timer CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTP_CVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Physical Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTP_TVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Count register", 
    "fields": [], 
    "name": "CNTPCT", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTV_CTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTV_CVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTV_TVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Count register", 
    "fields": [], 
    "name": "CNTVCT", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Offset register", 
    "fields": [], 
    "name": "CNTVOFF", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Context ID Register", 
    "fields": [
      {
        "lsb": "8", 
        "msb": "31", 
        "name": "PROCID"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "ASID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "PROCID"
      }
    ], 
    "name": "CONTEXTIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Architectural Feature Access Control Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "ASEDIS"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "TRCDIS"
      }, 
      {
        "lsb": "22", 
        "msb": "23", 
        "name": "cp11"
      }, 
      {
        "lsb": "20", 
        "msb": "21", 
        "name": "cp10"
      }
    ], 
    "name": "CPACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Current Program Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "CPSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Cache Size Selection Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "3", 
        "name": "Level"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "InD"
      }
    ], 
    "name": "CSSELR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Cache Type Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "CWG"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "ERG"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "DminLine"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "L1Ip"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "IminLine"
      }
    ], 
    "name": "CTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Domain Access Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "D"
      }
    ], 
    "name": "DACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Authentication Status register", 
    "fields": [
      {
        "lsb": "6", 
        "msb": "7", 
        "name": "SNID"
      }, 
      {
        "lsb": "4", 
        "msb": "5", 
        "name": "SID"
      }, 
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "NSNID"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "NSID"
      }
    ], 
    "name": "DBGAUTHSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Control Registers", 
    "fields": [
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "BT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LBN"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SSC"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HMC"
      }, 
      {
        "lsb": "5", 
        "msb": "8", 
        "name": "BAS"
      }, 
      {
        "lsb": "1", 
        "msb": "2", 
        "name": "PMC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "DBGBCR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Value Registers", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "31", 
        "name": "VA_31_2"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }
    ], 
    "name": "DBGBVR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Extended Value Registers", 
    "fields": [
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "VMID_15_8"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "VMID_7_0"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID2"
      }
    ], 
    "name": "DBGBXVR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Claim Tag Clear register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CLAIM"
      }
    ], 
    "name": "DBGCLAIMCLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Claim Tag Set register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CLAIM"
      }
    ], 
    "name": "DBGCLAIMSET", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "DCC Interrupt Enable Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RX"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TX"
      }
    ], 
    "name": "DBGDCCINT", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Device ID register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "CIDMask"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "AuxRegs"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "DoubleLock"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "VirtExtns"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "VectorCatch"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "BPAddrMask"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "WPAddrMask"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PCSample"
      }
    ], 
    "name": "DBGDEVID", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Device ID register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PCSROffset"
      }
    ], 
    "name": "DBGDEVID1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Device ID register 2", 
    "fields": [], 
    "name": "DBGDEVID2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug ID Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "WRPs"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "BRPs"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "CTX_CMPs"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Version"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "nSUHD_imp"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "SE_imp"
      }
    ], 
    "name": "DBGDIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug ROM Address Register", 
    "fields": [
      {
        "lsb": "12", 
        "msb": "31", 
        "name": "ROMADDR_31_12"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "Valid"
      }, 
      {
        "lsb": "12", 
        "msb": "47", 
        "name": "ROMADDR_47_12"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "Valid"
      }
    ], 
    "name": "DBGDRAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Debug Self Address Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Offset"
      }, 
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "Offset"
      }
    ], 
    "name": "DBGDSAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Debug Status and Control Register, External View", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RXfull"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TXfull"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "RXO"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TXU"
      }, 
      {
        "lsb": "22", 
        "msb": "23", 
        "name": "INTdis"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "TDA"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "SC2"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "NS"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "SPNIDdis"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "SPIDdis"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "MDBGen"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "HDE"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "UDCCdis"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "ERR"
      }, 
      {
        "lsb": "2", 
        "msb": "5", 
        "name": "MOE"
      }
    ], 
    "name": "DBGDSCRext", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Status and Control Register, Internal View", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RXfull"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TXfull"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "NS"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "SPNIDdis"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "SPIDdis"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "MDBGen"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "UDCCdis"
      }, 
      {
        "lsb": "2", 
        "msb": "5", 
        "name": "MOE"
      }
    ], 
    "name": "DBGDSCRint", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug OS Lock Data Transfer Register, Receive, External View", 
    "fields": [], 
    "name": "DBGDTRRXext", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Data Transfer Register, Receive", 
    "fields": [], 
    "name": "DBGDTRRXint", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug OS Lock Data Transfer Register, Transmit", 
    "fields": [], 
    "name": "DBGDTRTXext", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Data Transfer Register, Transmit", 
    "fields": [], 
    "name": "DBGDTRTXint", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug OS Double Lock Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "DLK"
      }
    ], 
    "name": "DBGOSDLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug OS Lock Exception Catch Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "EDECCR"
      }
    ], 
    "name": "DBGOSECCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug OS Lock Access Register", 
    "fields": [], 
    "name": "DBGOSLAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug OS Lock Status Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "OSLM_1_1"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "nTT"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "OSLK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "OSLM_0_0"
      }
    ], 
    "name": "DBGOSLSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Power Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CORENPDRQ"
      }
    ], 
    "name": "DBGPRCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Vector Catch Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "NSF"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "NSI"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSD"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSP"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "NSS"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "NSU"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "MF"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "MI"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "MD"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "MP"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "MS"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "SF"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "SI"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "SD"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SP"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "SS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SU"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "NSF"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "NSI"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSD"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSP"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "NSS"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "NSU"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "SF"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "SI"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "SD"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SP"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "SS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SU"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "F"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "I"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "D"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "P"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "S"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "U"
      }
    ], 
    "name": "DBGVCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Control Registers", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "28", 
        "name": "MASK"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "WT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LBN"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SSC"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HMC"
      }, 
      {
        "lsb": "5", 
        "msb": "12", 
        "name": "BAS"
      }, 
      {
        "lsb": "3", 
        "msb": "4", 
        "name": "LSC"
      }, 
      {
        "lsb": "1", 
        "msb": "2", 
        "name": "PAC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "DBGWCR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Fault Address Register", 
    "fields": [], 
    "name": "DBGWFAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Value Registers", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "31", 
        "name": "VA"
      }
    ], 
    "name": "DBGWVR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Data Fault Address Register", 
    "fields": [], 
    "name": "DFAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Data Fault Status Register", 
    "fields": [
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "FnV"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "AET"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "CM"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "ExT"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "WnR"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "FS_4_4"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "LPAE"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "Domain"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "FS_3_0"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "FnV"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "AET"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "CM"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "ExT"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "WnR"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "LPAE"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "STATUS"
      }
    ], 
    "name": "DFSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Link Register", 
    "fields": [], 
    "name": "DLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Saved Program Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "DSPSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Exception Link Register (Hyp mode)", 
    "fields": [], 
    "name": "ELR_hyp", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "FCSE Process ID register", 
    "fields": [], 
    "name": "FCSEIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Floating-Point Exception Control register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EX"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "EN"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "DEX"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "FP2V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "VV"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TFV"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "VECITR"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "IDF"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "IXF"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "UFF"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "OFF"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DZF"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IOF"
      }
    ], 
    "name": "FPEXC", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Floating-Point Status and Control Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "QC"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "AHP"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "DN"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "FZ"
      }, 
      {
        "lsb": "22", 
        "msb": "23", 
        "name": "RMode"
      }, 
      {
        "lsb": "20", 
        "msb": "21", 
        "name": "Stride"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "FZ16"
      }, 
      {
        "lsb": "16", 
        "msb": "18", 
        "name": "Len"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "IDE"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "IXE"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "UFE"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "OFE"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "DZE"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "IOE"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "IDC"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "IXC"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "UFC"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "OFC"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DZC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IOC"
      }
    ], 
    "name": "FPSCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Floating-Point System ID register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Implementer"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "SW"
      }, 
      {
        "lsb": "16", 
        "msb": "22", 
        "name": "Subarchitecture"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "PartNum"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "Variant"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Revision"
      }
    ], 
    "name": "FPSID", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Configuration Register", 
    "fields": [], 
    "name": "HACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Control Register", 
    "fields": [], 
    "name": "HACTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Control Register 2", 
    "fields": [], 
    "name": "HACTLR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Data Fault Status Register", 
    "fields": [], 
    "name": "HADFSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Instruction Fault Status Register", 
    "fields": [], 
    "name": "HAIFSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Memory Attribute Indirection Register 0", 
    "fields": [], 
    "name": "HAMAIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Auxiliary Memory Attribute Indirection Register 1", 
    "fields": [], 
    "name": "HAMAIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Architectural Feature Trap Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "TCPAC"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TTA"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "TASE"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "TCP11"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TCP10"
      }
    ], 
    "name": "HCPTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Configuration Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "TRVM"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "HCD"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "TGE"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TVM"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "TTLB"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "TPU"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "TPC"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "TSW"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "TAC"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TIDCP"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "TSC"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "TID3"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "TID2"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "TID1"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "TID0"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "TWE"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "TWI"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "DC"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "BSU"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "FB"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "VA"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VI"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VF"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "AMO"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "IMO"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "FMO"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "PTW"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SWIO"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "VM"
      }
    ], 
    "name": "HCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Configuration Register 2", 
    "fields": [
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "MIOCNCE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "TEA"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "TERR"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "ID"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CD"
      }
    ], 
    "name": "HCR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Debug Control Register", 
    "fields": [
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "HPMD"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "TDRA"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TDOSA"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "TDA"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "TDE"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "HPME"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "TPM"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "TPMCR"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "HPMN"
      }
    ], 
    "name": "HDCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Data Fault Address Register", 
    "fields": [], 
    "name": "HDFAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Instruction Fault Address Register", 
    "fields": [], 
    "name": "HIFAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Memory Attribute Indirection Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Attr"
      }
    ], 
    "name": "HMAIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Memory Attribute Indirection Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Attr"
      }
    ], 
    "name": "HMAIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp IPA Fault Address Register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "31", 
        "name": "FIPA_39_12"
      }
    ], 
    "name": "HPFAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Reset Management Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "AA64"
      }
    ], 
    "name": "HRMR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp System Control Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "TE"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "EE"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "WXN"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "I"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "SED"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "ITD"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "CP15BEN"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "LSMAOE"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "nTLSMD"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "M"
      }
    ], 
    "name": "HSCTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Syndrome Register", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "31", 
        "name": "EC"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "IL"
      }, 
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "ISS"
      }
    ], 
    "name": "HSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp System Trap Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "T"
      }
    ], 
    "name": "HSTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Translation Control Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HWU62"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "HWU61"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "HWU60"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "HWU59"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "HPD"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "T0SZ"
      }
    ], 
    "name": "HTCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Software Thread ID Register", 
    "fields": [], 
    "name": "HTPIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hyp Translation Table Base Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "HTTBR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Hyp Vector Base Address Register", 
    "fields": [], 
    "name": "HVBAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Active Priorities Group 0 Registers", 
    "fields": [], 
    "name": "ICC_AP0R", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Active Priorities Group 1 Registers", 
    "fields": [], 
    "name": "ICC_AP1R", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Alias Software Generated Interrupt Group 1 Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Aff3"
      }, 
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "RS"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "IRM"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff2"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "INTID"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TargetList"
      }
    ], 
    "name": "ICC_ASGI1R", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller Binary Point Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICC_BPR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Binary Point Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICC_BPR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Control Register", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "RSS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "A3V"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "SEIS"
      }, 
      {
        "lsb": "11", 
        "msb": "13", 
        "name": "IDbits"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "PMHE"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EOImode"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CBPR"
      }
    ], 
    "name": "ICC_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Deactivate Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_DIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller End Of Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_EOIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller End Of Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_EOIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Highest Priority Pending Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_HPPIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Highest Priority Pending Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_HPPIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp System Register Enable register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "Enable"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "DIB"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DFB"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SRE"
      }
    ], 
    "name": "ICC_HSRE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Acknowledge Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_IAR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Acknowledge Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_IAR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Group 0 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICC_IGRPEN0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Group 1 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICC_IGRPEN1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Monitor Control Register", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "RSS"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "nDS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "A3V"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "SEIS"
      }, 
      {
        "lsb": "11", 
        "msb": "13", 
        "name": "IDbits"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "PMHE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "RM"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "EOImode_EL1NS"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EOImode_EL1S"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EOImode_EL3"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "CBPR_EL1NS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CBPR_EL1S"
      }
    ], 
    "name": "ICC_MCTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Monitor Interrupt Group 1 Enable register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1S"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp1NS"
      }
    ], 
    "name": "ICC_MGRPEN1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Monitor System Register Enable register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "Enable"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "DIB"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DFB"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SRE"
      }
    ], 
    "name": "ICC_MSRE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Priority Mask Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICC_PMR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Running Priority Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICC_RPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Software Generated Interrupt Group 0 Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Aff3"
      }, 
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "RS"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "IRM"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff2"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "INTID"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TargetList"
      }
    ], 
    "name": "ICC_SGI0R", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller Software Generated Interrupt Group 1 Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Aff3"
      }, 
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "RS"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "IRM"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff2"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "INTID"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TargetList"
      }
    ], 
    "name": "ICC_SGI1R", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller System Register Enable register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "DIB"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DFB"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SRE"
      }
    ], 
    "name": "ICC_SRE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp Active Priorities Group 0 Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "P"
      }
    ], 
    "name": "ICH_AP0R", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp Active Priorities Group 1 Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "P"
      }
    ], 
    "name": "ICH_AP1R", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller End of Interrupt Status Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "Status"
      }
    ], 
    "name": "ICH_EISR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Empty List Register Status Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "Status"
      }
    ], 
    "name": "ICH_ELRSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp Control Register", 
    "fields": [
      {
        "lsb": "27", 
        "msb": "31", 
        "name": "EOIcount"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "TDIR"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "TSEI"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "TALL1"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "TALL0"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TC"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VGrp1DIE"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VGrp1EIE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "VGrp0DIE"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VGrp0EIE"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "NPIE"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "LRENPIE"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "UIE"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "En"
      }
    ], 
    "name": "ICH_HCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller List Registers", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "31", 
        "name": "State"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "HW"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "Group"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Priority"
      }, 
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "pINTID"
      }
    ], 
    "name": "ICH_LRC", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller List Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "vINTID"
      }
    ], 
    "name": "ICH_LR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Maintenance Interrupt State Register", 
    "fields": [
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VGrp1D"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VGrp1E"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "VGrp0D"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VGrp0E"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "NP"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "LRENP"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "U"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EOI"
      }
    ], 
    "name": "ICH_MISR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Machine Control Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "VPMR"
      }, 
      {
        "lsb": "21", 
        "msb": "23", 
        "name": "VBPR0"
      }, 
      {
        "lsb": "18", 
        "msb": "20", 
        "name": "VBPR1"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "VEOIM"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VCBPR"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "VFIQEn"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "VAckCtl"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "VENG1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "VENG0"
      }
    ], 
    "name": "ICH_VMCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller VGIC Type Register", 
    "fields": [
      {
        "lsb": "29", 
        "msb": "31", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "26", 
        "msb": "28", 
        "name": "PREbits"
      }, 
      {
        "lsb": "23", 
        "msb": "25", 
        "name": "IDbits"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "SEIS"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "A3V"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "nV4"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "TDS"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "ListRegs"
      }
    ], 
    "name": "ICH_VTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Active Priorities Group 0 Registers", 
    "fields": [], 
    "name": "ICV_AP0R", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Active Priorities Group 1 Registers", 
    "fields": [], 
    "name": "ICV_AP1R", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Binary Point Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICV_BPR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Binary Point Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICV_BPR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Control Register", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "RSS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "A3V"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "SEIS"
      }, 
      {
        "lsb": "11", 
        "msb": "13", 
        "name": "IDbits"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EOImode"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CBPR"
      }
    ], 
    "name": "ICV_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Deactivate Virtual Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_DIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual End Of Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_EOIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual End Of Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_EOIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_HPPIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_HPPIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Acknowledge Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_IAR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Acknowledge Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_IAR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Group 0 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICV_IGRPEN0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Group 1 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICV_IGRPEN1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Priority Mask Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICV_PMR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Running Priority Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICV_RPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Feature Register 0", 
    "fields": [], 
    "name": "ID_AFR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Feature Register 0", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "PerfMon"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "MProfDbg"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "MMapTrc"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "CopTrc"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "MMapDbg"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CopSDbg"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CopDbg"
      }
    ], 
    "name": "ID_DFR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 0", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "Divide"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Debug"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Coproc"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "CmpBranch"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "BitField"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "BitCount"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Swap"
      }
    ], 
    "name": "ID_ISAR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "Jazelle"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "Interwork"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Immediate"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "IfThen"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Extend"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "Except_AR"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "Except"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Endian"
      }
    ], 
    "name": "ID_ISAR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 2", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "Reversal"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "PSR_AR"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "MultU"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "MultS"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Mult"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "MultiAccessInt"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "MemHint"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "LoadStore"
      }
    ], 
    "name": "ID_ISAR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 3", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "T32EE"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "TrueNOP"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "T32Copy"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "TabBranch"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SynchPrim"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SVC"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SIMD"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Saturate"
      }
    ], 
    "name": "ID_ISAR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 4", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "SWP_frac"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "PSR_M"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "SynchPrim_frac"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Barrier"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SMC"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "Writeback"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "WithShifts"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Unpriv"
      }
    ], 
    "name": "ID_ISAR4", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 5", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "VCMA"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "RDM"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "CRC32"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SHA2"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SHA1"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "AES"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SEVL"
      }
    ], 
    "name": "ID_ISAR5", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Set Attribute Register 6", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "DP"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "JSCVT"
      }
    ], 
    "name": "ID_ISAR6", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Model Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "InnerShr"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "FCSE"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "AuxReg"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "TCM"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "ShareLvl"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "OuterShr"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "PMSA"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "VMSA"
      }
    ], 
    "name": "ID_MMFR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Model Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "BPred"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "L1TstCln"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "L1Uni"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "L1Hvd"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "L1UniSW"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "L1HvdSW"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "L1UniVA"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "L1HvdVA"
      }
    ], 
    "name": "ID_MMFR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Model Feature Register 2", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "HWAccFlg"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "WFIStall"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "MemBarr"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "UniTLB"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "HvdTLB"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "L1HvdRng"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "L1HvdBG"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "L1HvdFG"
      }
    ], 
    "name": "ID_MMFR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Model Feature Register 3", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "Supersec"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "CMemSz"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "CohWalk"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "PAN"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "MaintBcst"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "BPMaint"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CMaintSW"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CMaintVA"
      }
    ], 
    "name": "ID_MMFR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Model Feature Register 4", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "CCIDX"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "LSM"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "HPDS"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "CnP"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "XNX"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "AC2"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SpecSEI"
      }
    ], 
    "name": "ID_MMFR4", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Processor Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "RAS"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "State3"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "State2"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "State1"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "State0"
      }
    ], 
    "name": "ID_PFR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Processor Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "GIC"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "Virt_frac"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Sec_frac"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GenTimer"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Virtualization"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "MProgMod"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "Security"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "ProgMod"
      }
    ], 
    "name": "ID_PFR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Fault Address Register", 
    "fields": [], 
    "name": "IFAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Fault Status Register", 
    "fields": [
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "FnV"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "ExT"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "FS_4_4"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "LPAE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "FS_3_0"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "FnV"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "ExT"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "LPAE"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "STATUS"
      }
    ], 
    "name": "IFSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Status Register", 
    "fields": [
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }
    ], 
    "name": "ISR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Jazelle ID Register", 
    "fields": [], 
    "name": "JIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Jazelle Main Configuration Register", 
    "fields": [], 
    "name": "JMCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Jazelle OS Control Register", 
    "fields": [], 
    "name": "JOSCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Attribute Indirection Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Attr"
      }
    ], 
    "name": "MAIR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Memory Attribute Indirection Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Attr"
      }
    ], 
    "name": "MAIR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Main ID Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Implementer"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Variant"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture"
      }, 
      {
        "lsb": "4", 
        "msb": "15", 
        "name": "PartNum"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Revision"
      }
    ], 
    "name": "MIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Multiprocessor Affinity Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "M"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "MT"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff2"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Aff0"
      }
    ], 
    "name": "MPIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Monitor Vector Base Address Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "Reserved"
      }
    ], 
    "name": "MVBAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Media and VFP Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "FPRound"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "FPShVec"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "FPSqrt"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "FPDivide"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "FPTrap"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "FPDP"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "FPSP"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SIMDReg"
      }
    ], 
    "name": "MVFR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Media and VFP Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "SIMDFMAC"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "FPHP"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "SIMDHP"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "SIMDSP"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SIMDInt"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SIMDLS"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "FPDNaN"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "FPFtZ"
      }
    ], 
    "name": "MVFR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Media and VFP Feature Register 2", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "FPMisc"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SIMDMisc"
      }
    ], 
    "name": "MVFR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Normal Memory Remap Register", 
    "fields": [
      {
        "lsb": "16", 
        "msb": "31", 
        "name": "OR"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "IR"
      }
    ], 
    "name": "NMRR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Non-Secure Access Control Register", 
    "fields": [
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "NSTRCDIS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "NSASEDIS"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "cp11"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "cp10"
      }
    ], 
    "name": "NSACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Physical Address Register", 
    "fields": [
      {
        "lsb": "12", 
        "msb": "31", 
        "name": "PA"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "LPAE"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "NOS"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "NS"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "SH"
      }, 
      {
        "lsb": "4", 
        "msb": "6", 
        "name": "Inner_2_0"
      }, 
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "Outer_1_0"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "F"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "LPAE"
      }, 
      {
        "lsb": "1", 
        "msb": "6", 
        "name": "FS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "F"
      }, 
      {
        "lsb": "56", 
        "msb": "63", 
        "name": "ATTR"
      }, 
      {
        "lsb": "12", 
        "msb": "39", 
        "name": "PA"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "LPAE"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "NS"
      }, 
      {
        "lsb": "7", 
        "msb": "8", 
        "name": "SH"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "F"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "LPAE"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "FSTAGE"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "S2WLK"
      }, 
      {
        "lsb": "1", 
        "msb": "6", 
        "name": "FST"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "F"
      }
    ], 
    "name": "PAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Cycle Count Filter Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "P"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "NSK"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSU"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSH"
      }
    ], 
    "name": "PMCCFILTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Cycle Count Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CCNT"
      }, 
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CCNT"
      }
    ], 
    "name": "PMCCNTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ID_31_0"
      }
    ], 
    "name": "PMCEID0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ID_63_32"
      }
    ], 
    "name": "PMCEID1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "IDhi_31_0"
      }
    ], 
    "name": "PMCEID2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 3", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "IDhi_63_32"
      }
    ], 
    "name": "PMCEID3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Count Enable Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMCNTENCLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Count Enable Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMCNTENSET", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Control Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "IMP"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "IDCODE"
      }, 
      {
        "lsb": "11", 
        "msb": "15", 
        "name": "N"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "LC"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "DP"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "X"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "D"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "P"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "PMCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Count Registers", 
    "fields": [], 
    "name": "PMEVCNTR", 
    "reg_array_end": 30, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Type Registers", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "P"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "NSK"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSU"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSH"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "MT"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "evtCount_15_10"
      }, 
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "evtCount_9_0"
      }
    ], 
    "name": "PMEVTYPER", 
    "reg_array_end": 30, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Interrupt Enable Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMINTENCLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Interrupt Enable Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMINTENSET", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Overflow Flag Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMOVSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Overflow Flag Status Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMOVSSET", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Counter Selection Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "SEL"
      }
    ], 
    "name": "PMSELR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Software Increment register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMSWINC", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors User Enable Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "ER"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "CR"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SW"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EN"
      }
    ], 
    "name": "PMUSERENR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Selected Event Count Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "PMEVCNTR"
      }
    ], 
    "name": "PMXEVCNTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Selected Event Type Register", 
    "fields": [], 
    "name": "PMXEVTYPER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Primary Region Remap Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "NOS"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "NS1"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "NS0"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "DS1"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "DS0"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TR"
      }
    ], 
    "name": "PRRR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Revision ID Register", 
    "fields": [], 
    "name": "REVIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Reset Management Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "AA64"
      }
    ], 
    "name": "RMR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Reset Vector Base Address Register", 
    "fields": [], 
    "name": "RVBAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Secure Configuration Register", 
    "fields": [
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "TERR"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "TWE"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "TWI"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "SIF"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "HCE"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "SCD"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "nET"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "AW"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "FW"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "FIQ"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IRQ"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "NS"
      }
    ], 
    "name": "SCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "System Control Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "TE"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "AFE"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "TRE"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "EE"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "SPAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "UWXN"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "WXN"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "nTWE"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "nTWI"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "V"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "I"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "SED"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "ITD"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "UNK"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "CP15BEN"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "LSMAOE"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "nTLSMD"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "M"
      }
    ], 
    "name": "SCTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Secure Debug Control Register", 
    "fields": [
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "EPMAD"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "EDAD"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "SPME"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SPD"
      }
    ], 
    "name": "SDCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Secure Debug Enable Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SUNIDEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SUIDEN"
      }
    ], 
    "name": "SDER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Abort mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_abt", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (FIQ mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_fiq", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Hyp mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_hyp", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (IRQ mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_irq", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Monitor mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_mon", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Supervisor mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_svc", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Undefined mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_und", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "TCM Type Register", 
    "fields": [], 
    "name": "TCMTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "TLB Type Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "nU"
      }
    ], 
    "name": "TLBTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "PL1 Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDRPRW", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "PL0 Read-Only Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDRURO", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "PL0 Read/Write Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDRURW", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Translation Table Base Control Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EAE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "PD1"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "PD0"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "N"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EAE"
      }, 
      {
        "lsb": "28", 
        "msb": "29", 
        "name": "SH1"
      }, 
      {
        "lsb": "26", 
        "msb": "27", 
        "name": "ORGN1"
      }, 
      {
        "lsb": "24", 
        "msb": "25", 
        "name": "IRGN1"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "EPD1"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "A1"
      }, 
      {
        "lsb": "16", 
        "msb": "18", 
        "name": "T1SZ"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "EPD0"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "T2E"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "T0SZ"
      }
    ], 
    "name": "TTBCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Translation Table Base Control Register 2", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "HWU162"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "HWU161"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "HWU160"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "HWU159"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "HWU062"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HWU061"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "HWU060"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "HWU059"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "HPD1"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "HPD0"
      }
    ], 
    "name": "TTBCR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Translation Table Base Register 0", 
    "fields": [
      {
        "lsb": "7", 
        "msb": "31", 
        "name": "TTB0"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "IRGN_0_0"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "NOS"
      }, 
      {
        "lsb": "3", 
        "msb": "4", 
        "name": "RGN"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "IMP"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "S"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IRGN_1_1"
      }, 
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "ASID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Table Base Register 1", 
    "fields": [
      {
        "lsb": "7", 
        "msb": "31", 
        "name": "TTB1"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "IRGN_0_0"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "NOS"
      }, 
      {
        "lsb": "3", 
        "msb": "4", 
        "name": "RGN"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "IMP"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "S"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IRGN_1_1"
      }, 
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "ASID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Vector Base Address Register", 
    "fields": [], 
    "name": "VBAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtualization Multiprocessor ID Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "M"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "MT"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff2"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Aff0"
      }
    ], 
    "name": "VMPIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtualization Processor ID Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Implementer"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Variant"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture"
      }, 
      {
        "lsb": "4", 
        "msb": "15", 
        "name": "PartNum"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Revision"
      }
    ], 
    "name": "VPIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtualization Translation Control Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HWU62"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "HWU61"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "HWU60"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "HWU59"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "6", 
        "msb": "7", 
        "name": "SL0"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "S"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "T0SZ"
      }
    ], 
    "name": "VTCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtualization Translation Table Base Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "VMID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "VTTBR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Auxiliary Control Register (EL1)", 
    "fields": [], 
    "name": "ACTLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Auxiliary Control Register (EL2)", 
    "fields": [], 
    "name": "ACTLR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Auxiliary Control Register (EL3)", 
    "fields": [], 
    "name": "ACTLR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Auxiliary Fault Status Register 0 (EL1)", 
    "fields": [], 
    "name": "AFSR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Fault Status Register 0 (EL2)", 
    "fields": [], 
    "name": "AFSR0_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Fault Status Register 0 (EL3)", 
    "fields": [], 
    "name": "AFSR0_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Fault Status Register 1 (EL1)", 
    "fields": [], 
    "name": "AFSR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Fault Status Register 1 (EL2)", 
    "fields": [], 
    "name": "AFSR1_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Fault Status Register 1 (EL3)", 
    "fields": [], 
    "name": "AFSR1_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary ID Register", 
    "fields": [], 
    "name": "AIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Auxiliary Memory Attribute Indirection Register (EL1)", 
    "fields": [], 
    "name": "AMAIR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Auxiliary Memory Attribute Indirection Register (EL2)", 
    "fields": [], 
    "name": "AMAIR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Auxiliary Memory Attribute Indirection Register (EL3)", 
    "fields": [], 
    "name": "AMAIR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key A for Data (bits[127:64]) ", 
    "fields": [], 
    "name": "APDAKeyHi_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key A for Data (bits[63:0]) ", 
    "fields": [], 
    "name": "APDAKeyLo_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key B for Data (bits[127:64]) ", 
    "fields": [], 
    "name": "APDBKeyHi_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key B for Data (bits[63:0]) ", 
    "fields": [], 
    "name": "APDBKeyLo_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key A for Code (bits[127:64]) ", 
    "fields": [], 
    "name": "APGAKeyHi_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key A for Code  (bits[63:0]) ", 
    "fields": [], 
    "name": "APGAKeyLo_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key A for Instruction (bits[127:64]) ", 
    "fields": [], 
    "name": "APIAKeyHi_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key A for Instruction (bits[63:0]) ", 
    "fields": [], 
    "name": "APIAKeyLo_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key B for Instruction (bits[127:64]) ", 
    "fields": [], 
    "name": "APIBKeyHi_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Pointer Authentication Key B for Instruction (bits[63:0]) ", 
    "fields": [], 
    "name": "APIBKeyLo_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Current Cache Size ID Register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "NumSets"
      }
    ], 
    "name": "CCSIDR2_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Current Cache Size ID Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "UNKNOWN"
      }, 
      {
        "lsb": "13", 
        "msb": "27", 
        "name": "NumSets"
      }, 
      {
        "lsb": "3", 
        "msb": "12", 
        "name": "Associativity"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "LineSize"
      }, 
      {
        "lsb": "32", 
        "msb": "55", 
        "name": "NumSets"
      }, 
      {
        "lsb": "3", 
        "msb": "23", 
        "name": "Associativity"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "LineSize"
      }
    ], 
    "name": "CCSIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Cache Level ID Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "32", 
        "name": "ICB"
      }, 
      {
        "lsb": "27", 
        "msb": "29", 
        "name": "LoUU"
      }, 
      {
        "lsb": "24", 
        "msb": "26", 
        "name": "LoC"
      }, 
      {
        "lsb": "21", 
        "msb": "23", 
        "name": "LoUIS"
      }, 
      {
        "lsb": "0", 
        "msb": "20", 
        "name": "Ctype"
      }
    ], 
    "name": "CLIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Frequency register", 
    "fields": [], 
    "name": "CNTFRQ_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Hypervisor Control register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EVNTI"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EVNTDIR"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EVNTEN"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EL1PCEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EL1PCTEN"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "EL1PTEN"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "EL1PCTEN"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EL0PTEN"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "EL0VTEN"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EVNTI"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EVNTDIR"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EVNTEN"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EL0VCTEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EL0PCTEN"
      }
    ], 
    "name": "CNTHCTL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Hypervisor Physical Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTHP_CTL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Hypervisor Physical Timer CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTHP_CVAL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Hypervisor Physical Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTHP_TVAL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer Control register (EL2)", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTHV_CTL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer CompareValue register (EL2)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTHV_CVAL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Timer TimerValue register (EL2)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTHV_TVAL_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Kernel Control register", 
    "fields": [
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EL0PTEN"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "EL0VTEN"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EVNTI"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EVNTDIR"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EVNTEN"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EL0VCTEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EL0PCTEN"
      }
    ], 
    "name": "CNTKCTL_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTP_CTL_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Timer CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTP_CVAL_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Physical Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTP_TVAL_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Count register", 
    "fields": [], 
    "name": "CNTPCT_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Physical Secure Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTPS_CTL_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Secure Timer CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTPS_CVAL_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Physical Secure Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTPS_TVAL_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer Control register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTV_CTL_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer CompareValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTV_CVAL_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Timer TimerValue register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTV_TVAL_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Count register", 
    "fields": [], 
    "name": "CNTVCT_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Offset register", 
    "fields": [], 
    "name": "CNTVOFF_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Context ID Register (EL1)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "PROCID"
      }
    ], 
    "name": "CONTEXTIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Context ID Register (EL2)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "PROCID"
      }
    ], 
    "name": "CONTEXTIDR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Architectural Feature Access Control Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "TTA"
      }, 
      {
        "lsb": "20", 
        "msb": "21", 
        "name": "FPEN"
      }, 
      {
        "lsb": "16", 
        "msb": "17", 
        "name": "ZEN"
      }
    ], 
    "name": "CPACR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Architectural Feature Trap Register (EL2)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "TCPAC"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TTA"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TFP"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "TZ"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "TCPAC"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "TTA"
      }, 
      {
        "lsb": "20", 
        "msb": "21", 
        "name": "FPEN"
      }, 
      {
        "lsb": "16", 
        "msb": "17", 
        "name": "ZEN"
      }
    ], 
    "name": "CPTR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Architectural Feature Trap Register (EL3)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "TCPAC"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TTA"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TFP"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "EZ"
      }
    ], 
    "name": "CPTR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Cache Size Selection Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "3", 
        "name": "Level"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "InD"
      }
    ], 
    "name": "CSSELR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Cache Type Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "CWG"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "ERG"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "DminLine"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "L1Ip"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "IminLine"
      }
    ], 
    "name": "CTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Current Exception Level", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "EL"
      }
    ], 
    "name": "CurrentEL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Domain Access Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "D"
      }
    ], 
    "name": "DACR32_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Mask Bits", 
    "fields": [
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "D"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }
    ], 
    "name": "DAIF", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Authentication Status register", 
    "fields": [
      {
        "lsb": "6", 
        "msb": "7", 
        "name": "SNID"
      }, 
      {
        "lsb": "4", 
        "msb": "5", 
        "name": "SID"
      }, 
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "NSNID"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "NSID"
      }
    ], 
    "name": "DBGAUTHSTATUS_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Control Registers", 
    "fields": [
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "BT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LBN"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SSC"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HMC"
      }, 
      {
        "lsb": "5", 
        "msb": "8", 
        "name": "BAS"
      }, 
      {
        "lsb": "1", 
        "msb": "2", 
        "name": "PMC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "DBGBCR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Value Registers", 
    "fields": [
      {
        "lsb": "53", 
        "msb": "63", 
        "name": "RESS_14_4"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "VA_52_49"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "RESS_3_0"
      }, 
      {
        "lsb": "2", 
        "msb": "48", 
        "name": "VA_48_2"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "40", 
        "msb": "47", 
        "name": "VMID_15_8"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "VMID_7_0"
      }, 
      {
        "lsb": "40", 
        "msb": "47", 
        "name": "VMID_15_8"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "VMID_7_0"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "ContextID2"
      }, 
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "ContextID2"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }
    ], 
    "name": "DBGBVR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Debug Claim Tag Clear register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CLAIM"
      }
    ], 
    "name": "DBGCLAIMCLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Claim Tag Set register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CLAIM"
      }
    ], 
    "name": "DBGCLAIMSET_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Data Transfer Register, half-duplex", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "HighWord"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "LowWord"
      }
    ], 
    "name": "DBGDTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Debug Data Transfer Register, Receive", 
    "fields": [], 
    "name": "DBGDTRRX_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Data Transfer Register, Transmit", 
    "fields": [], 
    "name": "DBGDTRTX_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Power Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CORENPDRQ"
      }
    ], 
    "name": "DBGPRCR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Vector Catch Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "NSF"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "NSI"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSD"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSP"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "NSS"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "NSU"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "SF"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "SI"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "SD"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SP"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "SS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SU"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "F"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "I"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "D"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "P"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "S"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "U"
      }
    ], 
    "name": "DBGVCR32_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Control Registers", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "28", 
        "name": "MASK"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "WT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LBN"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SSC"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HMC"
      }, 
      {
        "lsb": "5", 
        "msb": "12", 
        "name": "BAS"
      }, 
      {
        "lsb": "3", 
        "msb": "4", 
        "name": "LSC"
      }, 
      {
        "lsb": "1", 
        "msb": "2", 
        "name": "PAC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "DBGWCR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Value Registers", 
    "fields": [
      {
        "lsb": "53", 
        "msb": "63", 
        "name": "RESS_14_4"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "VA_52_49"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "RESS_3_0"
      }, 
      {
        "lsb": "2", 
        "msb": "48", 
        "name": "VA_48_2"
      }
    ], 
    "name": "DBGWVR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Data Cache Zero ID register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "DZP"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "BS"
      }
    ], 
    "name": "DCZID_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Link Register", 
    "fields": [], 
    "name": "DLR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Debug Saved Program Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "UAO"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "D"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "DSPSR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Exception Link Register (EL1)", 
    "fields": [], 
    "name": "ELR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Exception Link Register (EL2)", 
    "fields": [], 
    "name": "ELR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Exception Link Register (EL3)", 
    "fields": [], 
    "name": "ELR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Exception Syndrome Register (EL1)", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "31", 
        "name": "EC"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "IL"
      }, 
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "ISS"
      }
    ], 
    "name": "ESR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Exception Syndrome Register (EL2)", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "31", 
        "name": "EC"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "IL"
      }, 
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "ISS"
      }
    ], 
    "name": "ESR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Exception Syndrome Register (EL3)", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "31", 
        "name": "EC"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "IL"
      }, 
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "ISS"
      }
    ], 
    "name": "ESR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Exception Syndrome Register (ELx)", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "31", 
        "name": "EC"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "IL"
      }, 
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "ISS"
      }
    ], 
    "name": "ESR_ELx", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Fault Address Register (EL1)", 
    "fields": [], 
    "name": "FAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Fault Address Register (EL2)", 
    "fields": [], 
    "name": "FAR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Fault Address Register (EL3)", 
    "fields": [], 
    "name": "FAR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Floating-point Control Register", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "AHP"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "DN"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "FZ"
      }, 
      {
        "lsb": "22", 
        "msb": "23", 
        "name": "RMode"
      }, 
      {
        "lsb": "20", 
        "msb": "21", 
        "name": "Stride"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "FZ16"
      }, 
      {
        "lsb": "16", 
        "msb": "18", 
        "name": "Len"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "IDE"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "IXE"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "UFE"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "OFE"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "DZE"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "IOE"
      }
    ], 
    "name": "FPCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Floating-Point Exception Control register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EX"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "EN"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "DEX"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "FP2V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "VV"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TFV"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "VECITR"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "IDF"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "IXF"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "UFF"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "UFF"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "OFF"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DZF"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IOF"
      }
    ], 
    "name": "FPEXC32_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Floating-point Status Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "QC"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "IDC"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "IXC"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "UFC"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "OFC"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DZC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IOC"
      }
    ], 
    "name": "FPSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hypervisor Auxiliary Control Register", 
    "fields": [], 
    "name": "HACR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hypervisor Configuration Register", 
    "fields": [
      {
        "lsb": "44", 
        "msb": "44", 
        "name": "AT"
      }, 
      {
        "lsb": "43", 
        "msb": "43", 
        "name": "NV1"
      }, 
      {
        "lsb": "42", 
        "msb": "42", 
        "name": "NV"
      }, 
      {
        "lsb": "41", 
        "msb": "41", 
        "name": "API"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "APK"
      }, 
      {
        "lsb": "38", 
        "msb": "38", 
        "name": "MIOCNCE"
      }, 
      {
        "lsb": "37", 
        "msb": "37", 
        "name": "TEA"
      }, 
      {
        "lsb": "36", 
        "msb": "36", 
        "name": "TERR"
      }, 
      {
        "lsb": "35", 
        "msb": "35", 
        "name": "TLOR"
      }, 
      {
        "lsb": "34", 
        "msb": "34", 
        "name": "E2H"
      }, 
      {
        "lsb": "33", 
        "msb": "33", 
        "name": "ID"
      }, 
      {
        "lsb": "32", 
        "msb": "32", 
        "name": "CD"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "RW"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "TRVM"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "HCD"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "TDZ"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "TGE"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TVM"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "TTLB"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "TPU"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "TPCP"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "TPC"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "TSW"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "TACR"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TIDCP"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "TSC"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "TID3"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "TID2"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "TID1"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "TID0"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "TWE"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "TWI"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "DC"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "BSU"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "FB"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "VSE"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VI"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VF"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "AMO"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "IMO"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "FMO"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "PTW"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SWIO"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "VM"
      }
    ], 
    "name": "HCR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Hypervisor IPA Fault Address Register", 
    "fields": [
      {
        "lsb": "40", 
        "msb": "43", 
        "name": "FIPA_51_48"
      }, 
      {
        "lsb": "4", 
        "msb": "39", 
        "name": "FIPA_47_12"
      }
    ], 
    "name": "HPFAR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Hypervisor System Trap Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "T"
      }
    ], 
    "name": "HSTR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Active Priorities Group 0 Registers", 
    "fields": [], 
    "name": "ICC_AP0R_EL1", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Active Priorities Group 1 Registers", 
    "fields": [], 
    "name": "ICC_AP1R_EL1", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Alias Software Generated Interrupt Group 1 Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Aff3"
      }, 
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "RS"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "IRM"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff2"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "INTID"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TargetList"
      }
    ], 
    "name": "ICC_ASGI1R_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller Binary Point Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICC_BPR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Binary Point Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICC_BPR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Control Register (EL1)", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "RSS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "A3V"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "SEIS"
      }, 
      {
        "lsb": "11", 
        "msb": "13", 
        "name": "IDbits"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "PMHE"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EOImode"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CBPR"
      }
    ], 
    "name": "ICC_CTLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Control Register (EL3)", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "RSS"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "nDS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "A3V"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "SEIS"
      }, 
      {
        "lsb": "11", 
        "msb": "13", 
        "name": "IDbits"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "PMHE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "RM"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "EOImode_EL1NS"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EOImode_EL1S"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EOImode_EL3"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "CBPR_EL1NS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CBPR_EL1S"
      }
    ], 
    "name": "ICC_CTLR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Deactivate Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_DIR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller End Of Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_EOIR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller End Of Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_EOIR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Highest Priority Pending Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_HPPIR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Highest Priority Pending Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_HPPIR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Acknowledge Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_IAR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Acknowledge Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICC_IAR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Group 0 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICC_IGRPEN0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Group 1 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICC_IGRPEN1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Group 1 Enable register (EL3)", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1S"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp1NS"
      }
    ], 
    "name": "ICC_IGRPEN1_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Interrupt Priority Mask Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICC_PMR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Running Priority Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICC_RPR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Software Generated Interrupt Group 0 Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Aff3"
      }, 
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "RS"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "IRM"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff2"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "INTID"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TargetList"
      }
    ], 
    "name": "ICC_SGI0R_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller Software Generated Interrupt Group 1 Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Aff3"
      }, 
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "RS"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "IRM"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff2"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "INTID"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "TargetList"
      }
    ], 
    "name": "ICC_SGI1R_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller System Register Enable register (EL1)", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "DIB"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DFB"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SRE"
      }
    ], 
    "name": "ICC_SRE_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller System Register Enable register (EL2)", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "Enable"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "DIB"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DFB"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SRE"
      }
    ], 
    "name": "ICC_SRE_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller System Register Enable register (EL3)", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "Enable"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "DIB"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DFB"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SRE"
      }
    ], 
    "name": "ICC_SRE_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp Active Priorities Group 0 Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "P"
      }
    ], 
    "name": "ICH_AP0R_EL2", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp Active Priorities Group 1 Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "P"
      }
    ], 
    "name": "ICH_AP1R_EL2", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller End of Interrupt Status Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "Status"
      }
    ], 
    "name": "ICH_EISR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Empty List Register Status Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "Status"
      }
    ], 
    "name": "ICH_ELRSR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Hyp Control Register", 
    "fields": [
      {
        "lsb": "27", 
        "msb": "31", 
        "name": "EOIcount"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "TDIR"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "TSEI"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "TALL1"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "TALL0"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TC"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VGrp1DIE"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VGrp1EIE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "VGrp0DIE"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VGrp0EIE"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "NPIE"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "LRENPIE"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "UIE"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "En"
      }
    ], 
    "name": "ICH_HCR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller List Registers", 
    "fields": [
      {
        "lsb": "62", 
        "msb": "63", 
        "name": "State"
      }, 
      {
        "lsb": "61", 
        "msb": "61", 
        "name": "HW"
      }, 
      {
        "lsb": "60", 
        "msb": "60", 
        "name": "Group"
      }, 
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "Priority"
      }, 
      {
        "lsb": "32", 
        "msb": "41", 
        "name": "pINTID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "vINTID"
      }
    ], 
    "name": "ICH_LR_EL2", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Controller Maintenance Interrupt State Register", 
    "fields": [
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VGrp1D"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VGrp1E"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "VGrp0D"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VGrp0E"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "NP"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "LRENP"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "U"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EOI"
      }
    ], 
    "name": "ICH_MISR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Machine Control Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "VPMR"
      }, 
      {
        "lsb": "21", 
        "msb": "23", 
        "name": "VBPR0"
      }, 
      {
        "lsb": "18", 
        "msb": "20", 
        "name": "VBPR1"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "VEOIM"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VCBPR"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "VFIQEn"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "VAckCtl"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "VENG1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "VENG0"
      }
    ], 
    "name": "ICH_VMCR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller VGIC Type Register", 
    "fields": [
      {
        "lsb": "29", 
        "msb": "31", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "26", 
        "msb": "28", 
        "name": "PREbits"
      }, 
      {
        "lsb": "23", 
        "msb": "25", 
        "name": "IDbits"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "SEIS"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "A3V"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "nV4"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "TDS"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "ListRegs"
      }
    ], 
    "name": "ICH_VTR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Active Priorities Group 0 Registers", 
    "fields": [], 
    "name": "ICV_AP0R_EL1", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Active Priorities Group 1 Registers", 
    "fields": [], 
    "name": "ICV_AP1R_EL1", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Binary Point Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICV_BPR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Binary Point Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "BinaryPoint"
      }
    ], 
    "name": "ICV_BPR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Control Register", 
    "fields": [
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "RSS"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "A3V"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "SEIS"
      }, 
      {
        "lsb": "11", 
        "msb": "13", 
        "name": "IDbits"
      }, 
      {
        "lsb": "8", 
        "msb": "10", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EOImode"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CBPR"
      }
    ], 
    "name": "ICV_CTLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Deactivate Virtual Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_DIR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual End Of Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_EOIR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual End Of Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_EOIR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_HPPIR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_HPPIR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Acknowledge Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_IAR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Acknowledge Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "ICV_IAR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Group 0 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICV_IGRPEN0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Group 1 Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enable"
      }
    ], 
    "name": "ICV_IGRPEN1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Interrupt Priority Mask Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICV_PMR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Virtual Running Priority Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "ICV_RPR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch64 Auxiliary Feature Register 0", 
    "fields": [], 
    "name": "ID_AA64AFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Auxiliary Feature Register 1", 
    "fields": [], 
    "name": "ID_AA64AFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Debug Feature Register 0", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "35", 
        "name": "PMSVer"
      }, 
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "CTX_CMPs"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "WRPs"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "BRPs"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "PMUVer"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "TraceVer"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "DebugVer"
      }
    ], 
    "name": "ID_AA64DFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Debug Feature Register 1", 
    "fields": [], 
    "name": "ID_AA64DFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Instruction Set Attribute Register 0", 
    "fields": [
      {
        "lsb": "44", 
        "msb": "47", 
        "name": "DP"
      }, 
      {
        "lsb": "40", 
        "msb": "43", 
        "name": "SM4"
      }, 
      {
        "lsb": "36", 
        "msb": "39", 
        "name": "SM3"
      }, 
      {
        "lsb": "32", 
        "msb": "35", 
        "name": "SHA3"
      }, 
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "RDM"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Atomic"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "CRC32"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SHA2"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SHA1"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "AES"
      }
    ], 
    "name": "ID_AA64ISAR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Instruction Set Attribute Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "GPI"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "GPA"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "LRCPC"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "FCMA"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "JSCVT"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "API"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "APA"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "DPB"
      }
    ], 
    "name": "ID_AA64ISAR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Memory Model Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "TGran4"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "TGran64"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "TGran16"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "BigEndEL0"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SNSMem"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "BigEnd"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "ASIDBits"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PARange"
      }
    ], 
    "name": "ID_AA64MMFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Memory Model Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "XNX"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "SpecSEI"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "PAN"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LO"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "HPDS"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "VH"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "VMIDBits"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "HAFDBS"
      }
    ], 
    "name": "ID_AA64MMFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Memory Model Feature Register 2", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "NV"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "CCIDX"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "VARange"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "IESB"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "LSM"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "UAO"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CnP"
      }
    ], 
    "name": "ID_AA64MMFR2_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Processor Feature Register 0", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "35", 
        "name": "SVE"
      }, 
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "RAS"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "GIC"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "AdvSIMD"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "FP"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "EL3"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "EL2"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EL1"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "EL0"
      }
    ], 
    "name": "ID_AA64PFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch64 Processor Feature Register 1", 
    "fields": [], 
    "name": "ID_AA64PFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch32 Auxiliary Feature Register 0", 
    "fields": [], 
    "name": "ID_AFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Debug Feature Register 0", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "PerfMon"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "MProfDbg"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "MMapTrc"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "CopTrc"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "MMapDbg"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CopSDbg"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CopDbg"
      }
    ], 
    "name": "ID_DFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 0", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "Divide"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Debug"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Coproc"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "CmpBranch"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "BitField"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "BitCount"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Swap"
      }
    ], 
    "name": "ID_ISAR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "Jazelle"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "Interwork"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Immediate"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "IfThen"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Extend"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "Except_AR"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "Except"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Endian"
      }
    ], 
    "name": "ID_ISAR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 2", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "Reversal"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "PSR_AR"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "MultU"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "MultS"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Mult"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "MultiAccessInt"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "MemHint"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "LoadStore"
      }
    ], 
    "name": "ID_ISAR2_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 3", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "T32EE"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "TrueNOP"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "T32Copy"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "TabBranch"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SynchPrim"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SVC"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SIMD"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Saturate"
      }
    ], 
    "name": "ID_ISAR3_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 4", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "SWP_frac"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "PSR_M"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "SynchPrim_frac"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Barrier"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SMC"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "Writeback"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "WithShifts"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Unpriv"
      }
    ], 
    "name": "ID_ISAR4_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 5", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "VCMA"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "RDM"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "CRC32"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SHA2"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SHA1"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "AES"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SEVL"
      }
    ], 
    "name": "ID_ISAR5_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Instruction Set Attribute Register 6", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "DP"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "JSCVT"
      }
    ], 
    "name": "ID_ISAR6_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Memory Model Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "InnerShr"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "FCSE"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "AuxReg"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "TCM"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "ShareLvl"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "OuterShr"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "PMSA"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "VMSA"
      }
    ], 
    "name": "ID_MMFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Memory Model Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "BPred"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "L1TstCln"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "L1Uni"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "L1Hvd"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "L1UniSW"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "L1HvdSW"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "L1UniVA"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "L1HvdVA"
      }
    ], 
    "name": "ID_MMFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Memory Model Feature Register 2", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "HWAccFlg"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "WFIStall"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "MemBarr"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "UniTLB"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "HvdTLB"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "L1HvdRng"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "L1HvdBG"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "L1HvdFG"
      }
    ], 
    "name": "ID_MMFR2_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Memory Model Feature Register 3", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "Supersec"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "CMemSz"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "CohWalk"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "PAN"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "MaintBcst"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "BPMaint"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CMaintSW"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CMaintVA"
      }
    ], 
    "name": "ID_MMFR3_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Memory Model Feature Register 4", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "CCIDX"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "LSM"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "HPDS"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "CnP"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "XNX"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "AC2"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SpecSEI"
      }
    ], 
    "name": "ID_MMFR4_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Processor Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "RAS"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "State3"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "State2"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "State1"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "State0"
      }
    ], 
    "name": "ID_PFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Processor Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "GIC"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "Virt_frac"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Sec_frac"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GenTimer"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Virtualization"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "MProgMod"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "Security"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "ProgMod"
      }
    ], 
    "name": "ID_PFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Instruction Fault Status Register (EL2)", 
    "fields": [
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "FnV"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "ExT"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "FS_4_4"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "LPAE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "FS_3_0"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "FnV"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "ExT"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "LPAE"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "STATUS"
      }
    ], 
    "name": "IFSR32_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Status Register", 
    "fields": [
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }
    ], 
    "name": "ISR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "LORegion Control (EL1)", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "9", 
        "name": "DS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EN"
      }
    ], 
    "name": "LORC_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "LORegion End Address (EL1)", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "51", 
        "name": "EA_51_48"
      }, 
      {
        "lsb": "16", 
        "msb": "47", 
        "name": "EA_47_16"
      }
    ], 
    "name": "LOREA_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "LORegionID (EL1)", 
    "fields": [
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "LD"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "LR"
      }
    ], 
    "name": "LORID_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "LORegion Number (EL1)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Num"
      }
    ], 
    "name": "LORN_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "LORegion Start Address (EL1)", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "51", 
        "name": "SA_51_48"
      }, 
      {
        "lsb": "16", 
        "msb": "47", 
        "name": "SA_47_16"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Valid"
      }
    ], 
    "name": "LORSA_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Memory Attribute Indirection Register (EL1)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "Attr"
      }
    ], 
    "name": "MAIR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Memory Attribute Indirection Register (EL2)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "Attr"
      }
    ], 
    "name": "MAIR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Memory Attribute Indirection Register (EL3)", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "Attr"
      }
    ], 
    "name": "MAIR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Monitor DCC Interrupt Enable Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RX"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TX"
      }
    ], 
    "name": "MDCCINT_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Monitor DCC Status Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RXfull"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TXfull"
      }
    ], 
    "name": "MDCCSR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Monitor Debug Configuration Register (EL2)", 
    "fields": [
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "HPMD"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "TPMS"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "E2PB"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "TDRA"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TDOSA"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "TDA"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "TDE"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "HPME"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "TPM"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "TPMCR"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "HPMN"
      }
    ], 
    "name": "MDCR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Monitor Debug Configuration Register (EL3)", 
    "fields": [
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "EPMAD"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "EDAD"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "SPME"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "SDD"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SPD32"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "NSPB"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "TDOSA"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "TDA"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "TPM"
      }
    ], 
    "name": "MDCR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Monitor Debug ROM Address Register", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "51", 
        "name": "ROMADDR_51_48"
      }, 
      {
        "lsb": "12", 
        "msb": "47", 
        "name": "ROMADDR_47_12"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "Valid"
      }
    ], 
    "name": "MDRAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Monitor Debug System Control Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RXfull"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TXfull"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "RXO"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TXU"
      }, 
      {
        "lsb": "22", 
        "msb": "23", 
        "name": "INTdis"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "TDA"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "SC2"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "MDE"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "HDE"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "KDE"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "TDCC"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "ERR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SS"
      }
    ], 
    "name": "MDSCR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Main ID Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Implementer"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Variant"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture"
      }, 
      {
        "lsb": "4", 
        "msb": "15", 
        "name": "PartNum"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Revision"
      }
    ], 
    "name": "MIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Multiprocessor Affinity Register", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff3"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "MT"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff2"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Aff0"
      }
    ], 
    "name": "MPIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "AArch32 Media and VFP Feature Register 0", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "FPRound"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "FPShVec"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "FPSqrt"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "FPDivide"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "FPTrap"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "FPDP"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "FPSP"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SIMDReg"
      }
    ], 
    "name": "MVFR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Media and VFP Feature Register 1", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "SIMDFMAC"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "FPHP"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "SIMDHP"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "SIMDSP"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "SIMDInt"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SIMDLS"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "FPDNaN"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "FPFtZ"
      }
    ], 
    "name": "MVFR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Media and VFP Feature Register 2", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "FPMisc"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SIMDMisc"
      }
    ], 
    "name": "MVFR2_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Condition Flags", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }
    ], 
    "name": "NZCV", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Double Lock Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "DLK"
      }
    ], 
    "name": "OSDLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Lock Data Transfer Register, Receive", 
    "fields": [], 
    "name": "OSDTRRX_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Lock Data Transfer Register, Transmit", 
    "fields": [], 
    "name": "OSDTRTX_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Lock Exception Catch Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "EDECCR"
      }
    ], 
    "name": "OSECCR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Lock Access Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "OSLK"
      }
    ], 
    "name": "OSLAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Lock Status Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "OSLM_1_1"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "nTT"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "OSLK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "OSLM_0_0"
      }
    ], 
    "name": "OSLSR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Privileged Access Never", 
    "fields": [
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }
    ], 
    "name": "PAN", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Physical Address Register", 
    "fields": [
      {
        "lsb": "56", 
        "msb": "63", 
        "name": "ATTR"
      }, 
      {
        "lsb": "48", 
        "msb": "51", 
        "name": "PA_51_48"
      }, 
      {
        "lsb": "12", 
        "msb": "47", 
        "name": "PA_47_12"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "NS"
      }, 
      {
        "lsb": "7", 
        "msb": "8", 
        "name": "SH"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "F"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "S"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "PTW"
      }, 
      {
        "lsb": "1", 
        "msb": "6", 
        "name": "FST"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "F"
      }
    ], 
    "name": "PAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Cycle Count Filter Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "P"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "NSK"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSU"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSH"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "M"
      }
    ], 
    "name": "PMCCFILTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Cycle Count Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CCNT"
      }
    ], 
    "name": "PMCCNTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 0", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "IDhi_31_0"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ID_31_0"
      }
    ], 
    "name": "PMCEID0_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 1", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "IDhi_63_32"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ID_63_32"
      }
    ], 
    "name": "PMCEID1_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Count Enable Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMCNTENCLR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Count Enable Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMCNTENSET_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Control Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "IMP"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "IDCODE"
      }, 
      {
        "lsb": "11", 
        "msb": "15", 
        "name": "N"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "LC"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "DP"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "X"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "D"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "P"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "PMCR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Count Registers", 
    "fields": [], 
    "name": "PMEVCNTR_EL0", 
    "reg_array_end": 30, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Type Registers", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "P"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "NSK"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSU"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSH"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "M"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "MT"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "evtCount_15_10"
      }, 
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "evtCount_9_0"
      }
    ], 
    "name": "PMEVTYPER_EL0", 
    "reg_array_end": 30, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Interrupt Enable Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMINTENCLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Interrupt Enable Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMINTENSET_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Overflow Flag Status Clear Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMOVSCLR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Overflow Flag Status Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMOVSSET_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Counter Selection Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "SEL"
      }
    ], 
    "name": "PMSELR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Software Increment register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMSWINC_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors User Enable Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "ER"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "CR"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SW"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EN"
      }
    ], 
    "name": "PMUSERENR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Selected Event Count Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "PMEVCNTR"
      }
    ], 
    "name": "PMXEVCNTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Selected Event Type Register", 
    "fields": [], 
    "name": "PMXEVTYPER_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Revision ID Register", 
    "fields": [], 
    "name": "REVIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Reset Management Register (EL1)", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "AA64"
      }
    ], 
    "name": "RMR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Reset Management Register (EL2)", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "AA64"
      }
    ], 
    "name": "RMR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Reset Management Register (EL3)", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "AA64"
      }
    ], 
    "name": "RMR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Reset Vector Base Address Register (if EL2 and EL3 not implemented)", 
    "fields": [], 
    "name": "RVBAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Reset Vector Base Address Register (if EL3 not implemented)", 
    "fields": [], 
    "name": "RVBAR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Reset Vector Base Address Register (if EL3 implemented)", 
    "fields": [], 
    "name": "RVBAR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "IMPLEMENTATION DEFINED registers", 
    "fields": [], 
    "name": "S3_<op1>_<Cn>_<Cm>_<op2>", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Secure Configuration Register", 
    "fields": [
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "API"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "APK"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "TERR"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "TLOR"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "TWE"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "TWI"
      }, 
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "ST"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "RW"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "SIF"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "HCE"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "SMD"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "EA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "FIQ"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IRQ"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "NS"
      }
    ], 
    "name": "SCR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "System Control Register (EL1)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EnIA"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "EnIB"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "LSMAOE"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "nTLSMD"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "EnDA"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "UCI"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "EE"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "E0E"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "SPAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "IESB"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "WXN"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "nTWE"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "nTWI"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "UCT"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "DZE"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "EnDB"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "I"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "UMA"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "SED"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "ITD"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "CP15BEN"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "SA0"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "M"
      }
    ], 
    "name": "SCTLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "System Control Register (EL2)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EnIA"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "EnIB"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "EnDA"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "EE"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "IESB"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "WXN"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "EnDB"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "I"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "M"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EnIA"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "EnIB"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "LSMAOE"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "nTLSMD"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "EnDA"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "UCI"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "EE"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "E0E"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "SPAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "IESB"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "WXN"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "nTWE"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "nTWI"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "UCT"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "DZE"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "EnDB"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "I"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "SED"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "ITD"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "CP15BEN"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "SA0"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "M"
      }
    ], 
    "name": "SCTLR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "System Control Register (EL3)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "EnIA"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "EnIB"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "EnDA"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "EE"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "IESB"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "WXN"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "EnDB"
      }, 
      {
        "lsb": "12", 
        "msb": "12", 
        "name": "I"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "M"
      }
    ], 
    "name": "SCTLR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "AArch32 Secure Debug Enable Register", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SUNIDEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SUIDEN"
      }
    ], 
    "name": "SDER32_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Stack Pointer (EL0)", 
    "fields": [], 
    "name": "SP_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Stack Pointer (EL1)", 
    "fields": [], 
    "name": "SP_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Stack Pointer (EL2)", 
    "fields": [], 
    "name": "SP_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Stack Pointer (EL3)", 
    "fields": [], 
    "name": "SP_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Stack Pointer Select", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SP"
      }
    ], 
    "name": "SPSel", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Abort mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_abt", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (EL1)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "UAO"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "D"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (EL2)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "UAO"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "D"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (EL3)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "UAO"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "SS"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "D"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (FIQ mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_fiq", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (IRQ mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_irq", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Saved Program Status Register (Undefined mode)", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "N"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Z"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "C"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "V"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "Q"
      }, 
      {
        "lsb": "25", 
        "msb": "26", 
        "name": "IT_1_0"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "J"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "PAN"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "IL"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "GE"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "IT_7_2"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "E"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "A"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "I"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "F"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "T"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "M_4_4"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "M_3_0"
      }
    ], 
    "name": "SPSR_und", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Translation Control Register (EL1)", 
    "fields": [
      {
        "lsb": "54", 
        "msb": "54", 
        "name": "NFD1"
      }, 
      {
        "lsb": "53", 
        "msb": "53", 
        "name": "NFD0"
      }, 
      {
        "lsb": "52", 
        "msb": "52", 
        "name": "TBID1"
      }, 
      {
        "lsb": "51", 
        "msb": "51", 
        "name": "TBID0"
      }, 
      {
        "lsb": "50", 
        "msb": "50", 
        "name": "HWU162"
      }, 
      {
        "lsb": "49", 
        "msb": "49", 
        "name": "HWU161"
      }, 
      {
        "lsb": "48", 
        "msb": "48", 
        "name": "HWU160"
      }, 
      {
        "lsb": "47", 
        "msb": "47", 
        "name": "HWU159"
      }, 
      {
        "lsb": "46", 
        "msb": "46", 
        "name": "HWU062"
      }, 
      {
        "lsb": "45", 
        "msb": "45", 
        "name": "HWU061"
      }, 
      {
        "lsb": "44", 
        "msb": "44", 
        "name": "HWU060"
      }, 
      {
        "lsb": "43", 
        "msb": "43", 
        "name": "HWU059"
      }, 
      {
        "lsb": "42", 
        "msb": "42", 
        "name": "HPD1"
      }, 
      {
        "lsb": "41", 
        "msb": "41", 
        "name": "HPD0"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "HD"
      }, 
      {
        "lsb": "39", 
        "msb": "39", 
        "name": "HA"
      }, 
      {
        "lsb": "38", 
        "msb": "38", 
        "name": "TBI1"
      }, 
      {
        "lsb": "37", 
        "msb": "37", 
        "name": "TBI0"
      }, 
      {
        "lsb": "36", 
        "msb": "36", 
        "name": "AS"
      }, 
      {
        "lsb": "32", 
        "msb": "34", 
        "name": "IPS"
      }, 
      {
        "lsb": "30", 
        "msb": "31", 
        "name": "TG1"
      }, 
      {
        "lsb": "28", 
        "msb": "29", 
        "name": "SH1"
      }, 
      {
        "lsb": "26", 
        "msb": "27", 
        "name": "ORGN1"
      }, 
      {
        "lsb": "24", 
        "msb": "25", 
        "name": "IRGN1"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "EPD1"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "A1"
      }, 
      {
        "lsb": "16", 
        "msb": "21", 
        "name": "T1SZ"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "TG0"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "EPD0"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "T0SZ"
      }
    ], 
    "name": "TCR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Control Register (EL2)", 
    "fields": [
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TBID"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HWU62"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "HWU61"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "HWU60"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "HWU59"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "HPD"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "HD"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "HA"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TBI"
      }, 
      {
        "lsb": "16", 
        "msb": "18", 
        "name": "PS"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "TG0"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "T0SZ"
      }, 
      {
        "lsb": "54", 
        "msb": "54", 
        "name": "NFD1"
      }, 
      {
        "lsb": "53", 
        "msb": "53", 
        "name": "NFD0"
      }, 
      {
        "lsb": "52", 
        "msb": "52", 
        "name": "TBID1"
      }, 
      {
        "lsb": "51", 
        "msb": "51", 
        "name": "TBID0"
      }, 
      {
        "lsb": "50", 
        "msb": "50", 
        "name": "HWU162"
      }, 
      {
        "lsb": "49", 
        "msb": "49", 
        "name": "HWU161"
      }, 
      {
        "lsb": "48", 
        "msb": "48", 
        "name": "HWU160"
      }, 
      {
        "lsb": "47", 
        "msb": "47", 
        "name": "HWU159"
      }, 
      {
        "lsb": "46", 
        "msb": "46", 
        "name": "HWU062"
      }, 
      {
        "lsb": "45", 
        "msb": "45", 
        "name": "HWU061"
      }, 
      {
        "lsb": "44", 
        "msb": "44", 
        "name": "HWU060"
      }, 
      {
        "lsb": "43", 
        "msb": "43", 
        "name": "HWU059"
      }, 
      {
        "lsb": "42", 
        "msb": "42", 
        "name": "HPD1"
      }, 
      {
        "lsb": "41", 
        "msb": "41", 
        "name": "HPD0"
      }, 
      {
        "lsb": "40", 
        "msb": "40", 
        "name": "HD"
      }, 
      {
        "lsb": "39", 
        "msb": "39", 
        "name": "HA"
      }, 
      {
        "lsb": "38", 
        "msb": "38", 
        "name": "TBI1"
      }, 
      {
        "lsb": "37", 
        "msb": "37", 
        "name": "TBI0"
      }, 
      {
        "lsb": "36", 
        "msb": "36", 
        "name": "AS"
      }, 
      {
        "lsb": "32", 
        "msb": "34", 
        "name": "IPS"
      }, 
      {
        "lsb": "30", 
        "msb": "31", 
        "name": "TG1"
      }, 
      {
        "lsb": "28", 
        "msb": "29", 
        "name": "SH1"
      }, 
      {
        "lsb": "26", 
        "msb": "27", 
        "name": "ORGN1"
      }, 
      {
        "lsb": "24", 
        "msb": "25", 
        "name": "IRGN1"
      }, 
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "EPD1"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "A1"
      }, 
      {
        "lsb": "16", 
        "msb": "21", 
        "name": "T1SZ"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "TG0"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "EPD0"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "T0SZ"
      }
    ], 
    "name": "TCR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Control Register (EL3)", 
    "fields": [
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TBID"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HWU62"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "HWU61"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "HWU60"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "HWU59"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "HPD"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "HD"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "HA"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "TBI"
      }, 
      {
        "lsb": "16", 
        "msb": "18", 
        "name": "PS"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "TG0"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "T0SZ"
      }
    ], 
    "name": "TCR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "EL0 Read/Write Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "EL1 Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "EL2 Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "EL3 Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "EL0 Read-Only Software Thread ID Register", 
    "fields": [], 
    "name": "TPIDRRO_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Table Base Register 0 (EL1)", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "63", 
        "name": "ASID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR0_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Table Base Register 0 (EL2)", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "63", 
        "name": "ASID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR0_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Table Base Register 0 (EL3)", 
    "fields": [
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR0_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Table Base Register 1 (EL1)", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "63", 
        "name": "ASID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR1_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Translation Table Base Register 1 (EL2)", 
    "fields": [
      {
        "lsb": "48", 
        "msb": "63", 
        "name": "ASID"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "TTBR1_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "User Access Override", 
    "fields": [
      {
        "lsb": "23", 
        "msb": "23", 
        "name": "UAO"
      }
    ], 
    "name": "UAO", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Vector Base Address Register (EL1)", 
    "fields": [], 
    "name": "VBAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Vector Base Address Register (EL2)", 
    "fields": [], 
    "name": "VBAR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Vector Base Address Register (EL3)", 
    "fields": [], 
    "name": "VBAR_EL3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Virtualization Multiprocessor ID Register", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff3"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "MT"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff2"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Aff0"
      }
    ], 
    "name": "VMPIDR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Virtualization Processor ID Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Implementer"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Variant"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture"
      }, 
      {
        "lsb": "4", 
        "msb": "15", 
        "name": "PartNum"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Revision"
      }
    ], 
    "name": "VPIDR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtualization Translation Control Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HWU62"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "HWU61"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "HWU60"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "HWU59"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "HD"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "HA"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "VS"
      }, 
      {
        "lsb": "16", 
        "msb": "18", 
        "name": "PS"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "TG0"
      }, 
      {
        "lsb": "12", 
        "msb": "13", 
        "name": "SH0"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "ORGN0"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "IRGN0"
      }, 
      {
        "lsb": "6", 
        "msb": "7", 
        "name": "SL0"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "T0SZ"
      }
    ], 
    "name": "VTCR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtualization Translation Table Base Register", 
    "fields": [
      {
        "lsb": "56", 
        "msb": "63", 
        "name": "VMID_15_8"
      }, 
      {
        "lsb": "48", 
        "msb": "55", 
        "name": "VMID_7_0"
      }, 
      {
        "lsb": "1", 
        "msb": "47", 
        "name": "BADDR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CnP"
      }
    ], 
    "name": "VTTBR_EL2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "CTI External Multiplexer Control register", 
    "fields": [], 
    "name": "ASICCTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Access Control Registers", 
    "fields": [
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "RWPT"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "RWVT"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "RVOFF"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "RFRQ"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RVCT"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "RPCT"
      }
    ], 
    "name": "CNTACR", 
    "reg_array_end": 7, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter Control Register", 
    "fields": [
      {
        "lsb": "8", 
        "msb": "17", 
        "name": "FCREQ"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "HDBG"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EN"
      }
    ], 
    "name": "CNTCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter Count Value register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CountValue"
      }
    ], 
    "name": "CNTCV", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer EL0 Access Control Register", 
    "fields": [
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EL0PTEN"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "EL0VTEN"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EL0VCTEN"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EL0PCTEN"
      }
    ], 
    "name": "CNTEL0ACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter Frequency ID", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Frequency"
      }
    ], 
    "name": "CNTFID0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter Frequency IDs", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Frequency"
      }
    ], 
    "name": "CNTFID<n>", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Frequency", 
    "fields": [], 
    "name": "CNTFRQ", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Non-secure Access Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "NS"
      }
    ], 
    "name": "CNTNSAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Timer Control", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTP_CTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Timer CompareValue", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTP_CVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Physical Timer TimerValue", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTP_TVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Physical Count", 
    "fields": [], 
    "name": "CNTPCT", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter Status Register", 
    "fields": [
      {
        "lsb": "8", 
        "msb": "31", 
        "name": "FCACK"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "DBGH"
      }
    ], 
    "name": "CNTSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Timer ID Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Frame"
      }
    ], 
    "name": "CNTTIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer Control", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ISTATUS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "IMASK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "ENABLE"
      }
    ], 
    "name": "CNTV_CTL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Timer CompareValue", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CompareValue"
      }
    ], 
    "name": "CNTV_CVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Timer TimerValue", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TimerValue"
      }
    ], 
    "name": "CNTV_TVAL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Counter-timer Virtual Count", 
    "fields": [], 
    "name": "CNTVCT", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Offset", 
    "fields": [], 
    "name": "CNTVOFF", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter-timer Virtual Offsets", 
    "fields": [], 
    "name": "CNTVOFF", 
    "reg_array_end": 7, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Counter ID registers", 
    "fields": [], 
    "name": "CounterID", 
    "reg_array_end": 11, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Application Trigger Clear register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "APPCLEAR"
      }
    ], 
    "name": "CTIAPPCLEAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Application Pulse register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "APPPULSE"
      }
    ], 
    "name": "CTIAPPPULSE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Application Trigger Set register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "APPSET"
      }
    ], 
    "name": "CTIAPPSET", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Authentication Status register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "NSNID"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "NSID"
      }
    ], 
    "name": "CTIAUTHSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Channel In Status register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CHIN"
      }
    ], 
    "name": "CTICHINSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Channel Out Status register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CHOUT"
      }
    ], 
    "name": "CTICHOUTSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Component Identification Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_0"
      }
    ], 
    "name": "CTICIDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Component Identification Register 1", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CLASS"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PRMBL_1"
      }
    ], 
    "name": "CTICIDR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Component Identification Register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_2"
      }
    ], 
    "name": "CTICIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Component Identification Register 3", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_3"
      }
    ], 
    "name": "CTICIDR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Claim Tag Clear register", 
    "fields": [], 
    "name": "CTICLAIMCLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Claim Tag Set register", 
    "fields": [], 
    "name": "CTICLAIMSET", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Control register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "GLBEN"
      }
    ], 
    "name": "CTICONTROL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device Affinity register 0", 
    "fields": [], 
    "name": "CTIDEVAFF0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device Affinity register 1", 
    "fields": [], 
    "name": "CTIDEVAFF1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device Architecture register", 
    "fields": [
      {
        "lsb": "21", 
        "msb": "31", 
        "name": "ARCHITECT"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "PRESENT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "REVISION"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "ARCHID"
      }
    ], 
    "name": "CTIDEVARCH", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device ID register 0", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "25", 
        "name": "INOUT"
      }, 
      {
        "lsb": "16", 
        "msb": "21", 
        "name": "NUMCHAN"
      }, 
      {
        "lsb": "8", 
        "msb": "13", 
        "name": "NUMTRIG"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "EXTMUXNUM"
      }
    ], 
    "name": "CTIDEVID", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device ID register 1", 
    "fields": [], 
    "name": "CTIDEVID1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device ID register 2", 
    "fields": [], 
    "name": "CTIDEVID2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Device Type register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SUB"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "MAJOR"
      }
    ], 
    "name": "CTIDEVTYPE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Channel Gate Enable register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "GATE"
      }
    ], 
    "name": "CTIGATE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Input Trigger to Output Channel Enable registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "INEN"
      }
    ], 
    "name": "CTIINEN", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Output Trigger Acknowledge register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ACK"
      }
    ], 
    "name": "CTIINTACK", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Integration mode Control register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IME"
      }
    ], 
    "name": "CTIITCTRL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Lock Access Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "KEY"
      }
    ], 
    "name": "CTILAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Lock Status Register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "nTT"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SLK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SLI"
      }
    ], 
    "name": "CTILSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Input Channel to Output Trigger Enable registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "OUTEN"
      }
    ], 
    "name": "CTIOUTEN", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Peripheral Identification Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PART_0"
      }
    ], 
    "name": "CTIPIDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Peripheral Identification Register 1", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "DES_0"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PART_1"
      }
    ], 
    "name": "CTIPIDR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Peripheral Identification Register 2", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "REVISION"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "JEDEC"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "DES_1"
      }
    ], 
    "name": "CTIPIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Peripheral Identification Register 3", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "REVAND"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CMOD"
      }
    ], 
    "name": "CTIPIDR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Peripheral Identification Register 4", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SIZE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "DES_2"
      }
    ], 
    "name": "CTIPIDR4", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Trigger In Status register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TRIN"
      }
    ], 
    "name": "CTITRIGINSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CTI Trigger Out Status register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "TROUT"
      }
    ], 
    "name": "CTITRIGOUTSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Authentication Status register", 
    "fields": [
      {
        "lsb": "6", 
        "msb": "7", 
        "name": "SNID"
      }, 
      {
        "lsb": "4", 
        "msb": "5", 
        "name": "SID"
      }, 
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "NSNID"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "NSID"
      }
    ], 
    "name": "DBGAUTHSTATUS_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Control Registers", 
    "fields": [
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "BT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LBN"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SSC"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HMC"
      }, 
      {
        "lsb": "5", 
        "msb": "8", 
        "name": "BAS"
      }, 
      {
        "lsb": "1", 
        "msb": "2", 
        "name": "PMC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "DBGBCR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Breakpoint Value Registers", 
    "fields": [
      {
        "lsb": "53", 
        "msb": "63", 
        "name": "RESS_14_4"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "VA_52_49"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "RESS_3_0"
      }, 
      {
        "lsb": "2", 
        "msb": "48", 
        "name": "VA_48_2"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "40", 
        "msb": "47", 
        "name": "VMID_15_8"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "VMID_7_0"
      }, 
      {
        "lsb": "40", 
        "msb": "47", 
        "name": "VMID_15_8"
      }, 
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "VMID_7_0"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }, 
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "ContextID2"
      }, 
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "ContextID2"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ContextID"
      }
    ], 
    "name": "DBGBVR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Debug Claim Tag Clear register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CLAIM"
      }
    ], 
    "name": "DBGCLAIMCLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Claim Tag Set register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CLAIM"
      }
    ], 
    "name": "DBGCLAIMSET_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Data Transfer Register, Receive", 
    "fields": [], 
    "name": "DBGDTRRX_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Data Transfer Register, Transmit", 
    "fields": [], 
    "name": "DBGDTRTX_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Control Registers", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "28", 
        "name": "MASK"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "WT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "LBN"
      }, 
      {
        "lsb": "14", 
        "msb": "15", 
        "name": "SSC"
      }, 
      {
        "lsb": "13", 
        "msb": "13", 
        "name": "HMC"
      }, 
      {
        "lsb": "5", 
        "msb": "12", 
        "name": "BAS"
      }, 
      {
        "lsb": "3", 
        "msb": "4", 
        "name": "LSC"
      }, 
      {
        "lsb": "1", 
        "msb": "2", 
        "name": "PAC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "DBGWCR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Debug Watchpoint Value Registers", 
    "fields": [
      {
        "lsb": "53", 
        "msb": "63", 
        "name": "RESS_14_4"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "VA_52_49"
      }, 
      {
        "lsb": "49", 
        "msb": "52", 
        "name": "RESS_3_0"
      }, 
      {
        "lsb": "2", 
        "msb": "48", 
        "name": "VA_48_2"
      }
    ], 
    "name": "DBGWVR_EL1", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "External Debug AArch32 Processor Feature Register", 
    "fields": [
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "EL3"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "EL2"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "PMSA"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "VMSA"
      }
    ], 
    "name": "EDAA32PFR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "External Debug Auxiliary Control Register", 
    "fields": [], 
    "name": "EDACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Component Identification Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_0"
      }
    ], 
    "name": "EDCIDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Component Identification Register 1", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CLASS"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PRMBL_1"
      }
    ], 
    "name": "EDCIDR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Component Identification Register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_2"
      }
    ], 
    "name": "EDCIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Component Identification Register 3", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_3"
      }
    ], 
    "name": "EDCIDR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Context ID Sample Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CONTEXTIDR"
      }
    ], 
    "name": "EDCIDSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device Affinity register 0", 
    "fields": [], 
    "name": "EDDEVAFF0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device Affinity register 1", 
    "fields": [], 
    "name": "EDDEVAFF1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device Architecture register", 
    "fields": [
      {
        "lsb": "21", 
        "msb": "31", 
        "name": "ARCHITECT"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "PRESENT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "REVISION"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "ARCHID"
      }
    ], 
    "name": "EDDEVARCH", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device ID register 0", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "AuxRegs"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PCSample"
      }
    ], 
    "name": "EDDEVID", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device ID register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PCSROffset"
      }
    ], 
    "name": "EDDEVID1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device ID register 2", 
    "fields": [], 
    "name": "EDDEVID2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Device Type register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SUB"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "MAJOR"
      }
    ], 
    "name": "EDDEVTYPE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Feature Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "CTX_CMPs"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "WRPs"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "BRPs"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "PMUVer"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "TraceVer"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "UNKNOWN"
      }
    ], 
    "name": "EDDFR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "External Debug Exception Catch Control Register", 
    "fields": [
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "NSR"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "SR"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "NSE"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "NSE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "SE"
      }
    ], 
    "name": "EDECCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Execution Control Register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "SS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RCE"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "OSUCE"
      }
    ], 
    "name": "EDECR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Event Status Register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "SS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "RC"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "OSUC"
      }
    ], 
    "name": "EDESR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Integration mode Control register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IME"
      }
    ], 
    "name": "EDITCTRL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Instruction Transfer Register", 
    "fields": [
      {
        "lsb": "16", 
        "msb": "31", 
        "name": "T32Second"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "T32First"
      }
    ], 
    "name": "EDITR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Lock Access Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "KEY"
      }
    ], 
    "name": "EDLAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Lock Status Register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "nTT"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SLK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SLI"
      }
    ], 
    "name": "EDLSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Program Counter Sample Register", 
    "fields": [
      {
        "lsb": "63", 
        "msb": "63", 
        "name": "NS"
      }, 
      {
        "lsb": "61", 
        "msb": "62", 
        "name": "EL"
      }
    ], 
    "name": "EDPCSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "External Debug Processor Feature Register", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "35", 
        "name": "SVE"
      }, 
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "UNK"
      }, 
      {
        "lsb": "24", 
        "msb": "27", 
        "name": "GIC"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "AdvSIMD"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "FP"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "EL3"
      }, 
      {
        "lsb": "8", 
        "msb": "11", 
        "name": "EL2"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "EL1"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "EL0"
      }
    ], 
    "name": "EDPFR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "External Debug Peripheral Identification Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PART_0"
      }
    ], 
    "name": "EDPIDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Peripheral Identification Register 1", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "DES_0"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PART_1"
      }
    ], 
    "name": "EDPIDR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Peripheral Identification Register 2", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "REVISION"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "JEDEC"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "DES_1"
      }
    ], 
    "name": "EDPIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Peripheral Identification Register 3", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "REVAND"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CMOD"
      }
    ], 
    "name": "EDPIDR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Peripheral Identification Register 4", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SIZE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "DES_2"
      }
    ], 
    "name": "EDPIDR4", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Power/Reset Control Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "COREPURQ"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "CWRR"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "CORENPDRQ"
      }
    ], 
    "name": "EDPRCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Processor Status Register", 
    "fields": [
      {
        "lsb": "11", 
        "msb": "11", 
        "name": "SDR"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "SPMAD"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EPMAD"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "SDAD"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "EDAD"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "DLK"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "OSLK"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "HALTED"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "SR"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "R"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SPD"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "PU"
      }
    ], 
    "name": "EDPRSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Reserve Control Register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "CBRRQ"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "CSPA"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "CSE"
      }
    ], 
    "name": "EDRCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Status and Control Register", 
    "fields": [
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "RXfull"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "TXfull"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "ITO"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "RXO"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "TXU"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "PipeAdv"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "ITE"
      }, 
      {
        "lsb": "22", 
        "msb": "23", 
        "name": "INTdis"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "TDA"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "MA"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "SC2"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "NS"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "SDD"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "HDE"
      }, 
      {
        "lsb": "10", 
        "msb": "13", 
        "name": "RW"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "EL"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "A"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "ERR"
      }, 
      {
        "lsb": "0", 
        "msb": "5", 
        "name": "STATUS"
      }
    ], 
    "name": "EDSCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Virtual Context Sample Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "NS"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "E2"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "E3"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HV"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "VMID"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "NS"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "E2"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "E3"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "HV"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "VMID"
      }, 
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CONTEXTIDR_EL2"
      }
    ], 
    "name": "EDVIDSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "External Debug Watchpoint Address Register", 
    "fields": [], 
    "name": "EDWAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "CPU Interface Aliased Binary Point Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "Binary_Point"
      }
    ], 
    "name": "GICC_ABPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Aliased End Of Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_AEOIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Aliased Highest Priority Pending Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_AHPPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Aliased Interrupt Acknowledge Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_AIAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Active Priorities Registers", 
    "fields": [], 
    "name": "GICC_APR", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Binary Point Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "Binary_Point"
      }
    ], 
    "name": "GICC_BPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Control Register", 
    "fields": [
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EOImodeNS"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "IRQBypDisGrp1"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "FIQBypDisGrp1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp1"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "EOImodeNS"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EOImodeS"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "IRQBypDisGrp1"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "FIQBypDisGrp1"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "IRQBypDisGrp0"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "FIQBypDisGrp0"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "CBPR"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "FIQEn"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp0"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EOImode"
      }, 
      {
        "lsb": "8", 
        "msb": "8", 
        "name": "IRQBypDisGrp1"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "FIQBypDisGrp1"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "IRQBypDisGrp0"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "FIQBypDisGrp0"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "CBPR"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "FIQEn"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp0"
      }
    ], 
    "name": "GICC_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Deactivate Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_DIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface End Of Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_EOIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Highest Priority Pending Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_HPPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Interrupt Acknowledge Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "23", 
        "name": "INTID"
      }
    ], 
    "name": "GICC_IAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Identification Register", 
    "fields": [
      {
        "lsb": "20", 
        "msb": "31", 
        "name": "ProductID"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture_version"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Revision"
      }, 
      {
        "lsb": "0", 
        "msb": "11", 
        "name": "Implementer"
      }
    ], 
    "name": "GICC_IIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Non-secure Active Priorities Registers", 
    "fields": [], 
    "name": "GICC_NSAPR", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Priority Mask Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "GICC_PMR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Running Priority Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "GICC_RPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CPU Interface Status Register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "ASV"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "WROD"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "RWOD"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "WRD"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "RRD"
      }
    ], 
    "name": "GICC_STATUSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Clear Non-secure SPI Pending Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "INTID"
      }
    ], 
    "name": "GICD_CLRSPI_NSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Clear Secure SPI Pending Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "INTID"
      }
    ], 
    "name": "GICD_CLRSPI_SR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "SGI Clear-Pending Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "SGI_clear_pending_bits"
      }
    ], 
    "name": "GICD_CPENDSGIR", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Distributor Control Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "RWP"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "E1NWF"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "DS"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "ARE_NS"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "ARE_S"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "EnableGrp1S"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1NS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp0"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "RWP"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "ARE_NS"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1A"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp1"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "RWP"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "E1NWF"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "DS"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "ARE"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp0"
      }
    ], 
    "name": "GICD_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Clear-Active Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Clear_active_bit"
      }
    ], 
    "name": "GICD_ICACTIVER", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Clear-Enable Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Clear_enable_bit"
      }
    ], 
    "name": "GICD_ICENABLER", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Configuration Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Int_config"
      }
    ], 
    "name": "GICD_ICFGR", 
    "reg_array_end": 63, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Clear-Pending Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Clear_pending_bit"
      }
    ], 
    "name": "GICD_ICPENDR", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Group Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Group_status_bit"
      }
    ], 
    "name": "GICD_IGROUPR", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Group Modifier Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Group_modifier_bit"
      }
    ], 
    "name": "GICD_IGRPMODR", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Distributor Implementer Identification Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "ProductID"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Variant"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Revision"
      }, 
      {
        "lsb": "0", 
        "msb": "11", 
        "name": "Implementer"
      }
    ], 
    "name": "GICD_IIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Priority Registers", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Priority_offset_3B"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Priority_offset_2B"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Priority_offset_1B"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority_offset_0B"
      }
    ], 
    "name": "GICD_IPRIORITYR", 
    "reg_array_end": 254, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Routing Registers", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "39", 
        "name": "Aff3"
      }, 
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "Interrupt_Routing_Mode"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Aff2"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Aff1"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Aff0"
      }
    ], 
    "name": "GICD_IROUTER", 
    "reg_array_end": 1019, 
    "reg_array_start": 32, 
    "size": 64
  }, 
  {
    "description": "Interrupt Set-Active Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Set_active_bit"
      }
    ], 
    "name": "GICD_ISACTIVER", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Set-Enable Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Set_enable_bit"
      }
    ], 
    "name": "GICD_ISENABLER", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Set-Pending Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Set_pending_bit"
      }
    ], 
    "name": "GICD_ISPENDR", 
    "reg_array_end": 31, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Processor Targets Registers", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "CPU_targets_offset_3B"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "CPU_targets_offset_2B"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "CPU_targets_offset_1B"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "CPU_targets_offset_0B"
      }
    ], 
    "name": "GICD_ITARGETSR", 
    "reg_array_end": 254, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Non-secure Access Control Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "NS_access"
      }
    ], 
    "name": "GICD_NSACR", 
    "reg_array_end": 63, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Set Non-secure SPI Pending Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "INTID"
      }
    ], 
    "name": "GICD_SETSPI_NSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Set Secure SPI Pending Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "INTID"
      }
    ], 
    "name": "GICD_SETSPI_SR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Software Generated Interrupt Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "25", 
        "name": "TargetListFilter"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "CPUTargetList"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "NSATT"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "INTID"
      }
    ], 
    "name": "GICD_SGIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "SGI Set-Pending Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "SGI_set_pending_bits"
      }
    ], 
    "name": "GICD_SPENDSGIR", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Error Reporting Status Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "WROD"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "RWOD"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "WRD"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "RRD"
      }
    ], 
    "name": "GICD_STATUSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Controller Type Register", 
    "fields": [
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "RSS"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "No1N"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "A3V"
      }, 
      {
        "lsb": "19", 
        "msb": "23", 
        "name": "IDbits"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "DVIS"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "LPIS"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "MBIS"
      }, 
      {
        "lsb": "10", 
        "msb": "10", 
        "name": "SecurityExtn"
      }, 
      {
        "lsb": "5", 
        "msb": "7", 
        "name": "CPUNumber"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "ITLinesNumber"
      }
    ], 
    "name": "GICD_TYPER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Active Priorities Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "P"
      }
    ], 
    "name": "GICH_APR", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "End Interrupt Status Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "Status"
      }
    ], 
    "name": "GICH_EISR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Empty List Register Status Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "Status"
      }
    ], 
    "name": "GICH_ELRSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Hypervisor Control Register", 
    "fields": [
      {
        "lsb": "27", 
        "msb": "31", 
        "name": "EOICount"
      }, 
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VGrp1DIE"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VGrp1EIE"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "VGrp0DIE"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VGrp0EIE"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "NPIE"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "LRENPIE"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "UIE"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "En"
      }
    ], 
    "name": "GICH_HCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "List Registers", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "HW"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "Group"
      }, 
      {
        "lsb": "28", 
        "msb": "29", 
        "name": "State"
      }, 
      {
        "lsb": "23", 
        "msb": "27", 
        "name": "Priority"
      }, 
      {
        "lsb": "10", 
        "msb": "19", 
        "name": "pINTID"
      }, 
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "vINTID"
      }
    ], 
    "name": "GICH_LR", 
    "reg_array_end": 15, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Maintenance Interrupt Status Register", 
    "fields": [
      {
        "lsb": "7", 
        "msb": "7", 
        "name": "VGrp1D"
      }, 
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "VGrp1E"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "VGrp0D"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VGrp0E"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "NP"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "LRENP"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "U"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EOI"
      }
    ], 
    "name": "GICH_MISR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Control Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "VPMR"
      }, 
      {
        "lsb": "21", 
        "msb": "23", 
        "name": "VBPR0"
      }, 
      {
        "lsb": "18", 
        "msb": "20", 
        "name": "VBPR1"
      }, 
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "VEOIM"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "VCBPR"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "VFIQEn"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "VAckCtl"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "VENG1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "VENG0"
      }
    ], 
    "name": "GICH_VMCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Type Register", 
    "fields": [
      {
        "lsb": "29", 
        "msb": "31", 
        "name": "PRIbits"
      }, 
      {
        "lsb": "26", 
        "msb": "28", 
        "name": "PREbits"
      }, 
      {
        "lsb": "23", 
        "msb": "25", 
        "name": "IDbits"
      }, 
      {
        "lsb": "22", 
        "msb": "22", 
        "name": "SEIS"
      }, 
      {
        "lsb": "21", 
        "msb": "21", 
        "name": "A3V"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "ListRegs"
      }
    ], 
    "name": "GICH_VTR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Clear LPI Pending Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "pINTID"
      }
    ], 
    "name": "GICR_CLRLPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Redistributor Control Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "UWP"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "DPG1S"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "DPG1NS"
      }, 
      {
        "lsb": "24", 
        "msb": "24", 
        "name": "DPG0"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "RWP"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableLPIs"
      }
    ], 
    "name": "GICR_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Clear-Active Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Clear_active_bit"
      }
    ], 
    "name": "GICR_ICACTIVER0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Clear-Enable Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Clear_enable_bit"
      }
    ], 
    "name": "GICR_ICENABLER0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Configuration Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Int_config"
      }
    ], 
    "name": "GICR_ICFGR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Configuration Register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Int_config"
      }
    ], 
    "name": "GICR_ICFGR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Clear-Pending Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Clear_pending_bit"
      }
    ], 
    "name": "GICR_ICPENDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Group Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Redistributor_group_status_bit"
      }
    ], 
    "name": "GICR_IGROUPR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Group Modifier Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Group_modifier_bit"
      }
    ], 
    "name": "GICR_IGRPMODR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Redistributor Implementer Identification Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "ProductID"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Variant"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Revision"
      }, 
      {
        "lsb": "0", 
        "msb": "11", 
        "name": "Implementer"
      }
    ], 
    "name": "GICR_IIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Redistributor Invalidate All Register", 
    "fields": [], 
    "name": "GICR_INVALLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Redistributor Invalidate LPI Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "pINTID"
      }
    ], 
    "name": "GICR_INVLPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Interrupt Priority Registers", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Priority_offset_3B"
      }, 
      {
        "lsb": "16", 
        "msb": "23", 
        "name": "Priority_offset_2B"
      }, 
      {
        "lsb": "8", 
        "msb": "15", 
        "name": "Priority_offset_1B"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority_offset_0B"
      }
    ], 
    "name": "GICR_IPRIORITYR", 
    "reg_array_end": 7, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Set-Active Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Set_active_bit"
      }
    ], 
    "name": "GICR_ISACTIVER0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Set-Enable Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Set_enable_bit"
      }
    ], 
    "name": "GICR_ISENABLER0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Interrupt Set-Pending Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "Set_pending_bit"
      }
    ], 
    "name": "GICR_ISPENDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Non-secure Access Control Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "NS_access"
      }
    ], 
    "name": "GICR_NSACR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Redistributor LPI Pending Table Base Address Register", 
    "fields": [
      {
        "lsb": "62", 
        "msb": "62", 
        "name": "PTZ"
      }, 
      {
        "lsb": "56", 
        "msb": "58", 
        "name": "OuterCache"
      }, 
      {
        "lsb": "16", 
        "msb": "51", 
        "name": "Physical_Address"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "Shareability"
      }, 
      {
        "lsb": "7", 
        "msb": "9", 
        "name": "InnerCache"
      }
    ], 
    "name": "GICR_PENDBASER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Redistributor Properties Base Address Register", 
    "fields": [
      {
        "lsb": "56", 
        "msb": "58", 
        "name": "OuterCache"
      }, 
      {
        "lsb": "12", 
        "msb": "51", 
        "name": "Physical_Address"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "Shareability"
      }, 
      {
        "lsb": "7", 
        "msb": "9", 
        "name": "InnerCache"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "IDbits"
      }
    ], 
    "name": "GICR_PROPBASER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Set LPI Pending Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "pINTID"
      }
    ], 
    "name": "GICR_SETLPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Error Reporting Status Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "WROD"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "RWOD"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "WRD"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "RRD"
      }
    ], 
    "name": "GICR_STATUSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Redistributor Synchronize Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Busy"
      }
    ], 
    "name": "GICR_SYNCR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Redistributor Type Register", 
    "fields": [
      {
        "lsb": "32", 
        "msb": "63", 
        "name": "Affinity_Value"
      }, 
      {
        "lsb": "24", 
        "msb": "25", 
        "name": "CommonLPIAff"
      }, 
      {
        "lsb": "8", 
        "msb": "23", 
        "name": "Processor_Number"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "DPGS"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "Last"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "DirectLPI"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "VLPIS"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "PLPIS"
      }
    ], 
    "name": "GICR_TYPER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Virtual Redistributor LPI Pending Table Base Address Register", 
    "fields": [
      {
        "lsb": "63", 
        "msb": "63", 
        "name": "Valid"
      }, 
      {
        "lsb": "62", 
        "msb": "62", 
        "name": "IDAI"
      }, 
      {
        "lsb": "61", 
        "msb": "61", 
        "name": "PendingLast"
      }, 
      {
        "lsb": "60", 
        "msb": "60", 
        "name": "Dirty"
      }, 
      {
        "lsb": "56", 
        "msb": "58", 
        "name": "OuterCache"
      }, 
      {
        "lsb": "16", 
        "msb": "51", 
        "name": "Physical_Address"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "Shareability"
      }, 
      {
        "lsb": "7", 
        "msb": "9", 
        "name": "InnerCache"
      }
    ], 
    "name": "GICR_VPENDBASER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Virtual Redistributor Properties Base Address Register", 
    "fields": [
      {
        "lsb": "56", 
        "msb": "58", 
        "name": "OuterCache"
      }, 
      {
        "lsb": "12", 
        "msb": "51", 
        "name": "Physical_Address"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "Shareability"
      }, 
      {
        "lsb": "7", 
        "msb": "9", 
        "name": "InnerCache"
      }, 
      {
        "lsb": "0", 
        "msb": "4", 
        "name": "IDbits"
      }
    ], 
    "name": "GICR_VPROPBASER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Redistributor Wake Register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "ChildrenAsleep"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "ProcessorSleep"
      }
    ], 
    "name": "GICR_WAKER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Aliased Binary Point Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "Binary_Point"
      }
    ], 
    "name": "GICV_ABPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Aliased End Of Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_AEOIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Aliased Highest Priority Pending Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_AHPPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Aliased Interrupt Acknowledge Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_AIAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Active Priorities Registers", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "P"
      }
    ], 
    "name": "GICV_APR", 
    "reg_array_end": 3, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Binary Point Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "Binary_Point"
      }
    ], 
    "name": "GICV_BPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Control Register", 
    "fields": [
      {
        "lsb": "9", 
        "msb": "9", 
        "name": "EOImode"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "CBPR"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "FIQEn"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "AckCtl"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "EnableGrp1"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "EnableGrp0"
      }
    ], 
    "name": "GICV_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Deactivate Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_DIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine End Of Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_EOIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Highest Priority Pending Interrupt Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_HPPIR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Interrupt Acknowledge Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "24", 
        "name": "INTID"
      }
    ], 
    "name": "GICV_IAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine CPU Interface Identification Register", 
    "fields": [
      {
        "lsb": "20", 
        "msb": "31", 
        "name": "ProductID"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture_version"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Revision"
      }, 
      {
        "lsb": "0", 
        "msb": "11", 
        "name": "Implementer"
      }
    ], 
    "name": "GICV_IIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Priority Mask Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "GICV_PMR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Running Priority Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Priority"
      }
    ], 
    "name": "GICV_RPR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Virtual Machine Error Reporting Status Register", 
    "fields": [
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "WROD"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "RWOD"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "WRD"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "RRD"
      }
    ], 
    "name": "GICV_STATUSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "ITS Translation Table Descriptors", 
    "fields": [
      {
        "lsb": "63", 
        "msb": "63", 
        "name": "Valid"
      }, 
      {
        "lsb": "62", 
        "msb": "62", 
        "name": "Indirect"
      }, 
      {
        "lsb": "59", 
        "msb": "61", 
        "name": "InnerCache"
      }, 
      {
        "lsb": "56", 
        "msb": "58", 
        "name": "Type"
      }, 
      {
        "lsb": "53", 
        "msb": "55", 
        "name": "OuterCache"
      }, 
      {
        "lsb": "48", 
        "msb": "52", 
        "name": "Entry_Size"
      }, 
      {
        "lsb": "12", 
        "msb": "47", 
        "name": "Physical_Address"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "Shareability"
      }, 
      {
        "lsb": "8", 
        "msb": "9", 
        "name": "Page_Size"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Size"
      }
    ], 
    "name": "GITS_BASER", 
    "reg_array_end": 7, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "ITS Command Queue Descriptor", 
    "fields": [
      {
        "lsb": "63", 
        "msb": "63", 
        "name": "Valid"
      }, 
      {
        "lsb": "59", 
        "msb": "61", 
        "name": "InnerCache"
      }, 
      {
        "lsb": "53", 
        "msb": "55", 
        "name": "OuterCache"
      }, 
      {
        "lsb": "12", 
        "msb": "51", 
        "name": "Physical_Address"
      }, 
      {
        "lsb": "10", 
        "msb": "11", 
        "name": "Shareability"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "Size"
      }
    ], 
    "name": "GITS_CBASER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "ITS Read Register", 
    "fields": [
      {
        "lsb": "5", 
        "msb": "19", 
        "name": "Offset"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Stalled"
      }
    ], 
    "name": "GITS_CREADR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "ITS Control Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "Quiescent"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "ITS_Number"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "ImDe"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Enabled"
      }
    ], 
    "name": "GITS_CTLR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "ITS Write Register", 
    "fields": [
      {
        "lsb": "5", 
        "msb": "19", 
        "name": "Offset"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Retry"
      }
    ], 
    "name": "GITS_CWRITER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "ITS Identification Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "ProductID"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Variant"
      }, 
      {
        "lsb": "12", 
        "msb": "15", 
        "name": "Revision"
      }, 
      {
        "lsb": "0", 
        "msb": "11", 
        "name": "Implementer"
      }
    ], 
    "name": "GITS_IIDR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "ITS Translation Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "EventID"
      }
    ], 
    "name": "GITS_TRANSLATER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "ITS Type Register", 
    "fields": [
      {
        "lsb": "37", 
        "msb": "37", 
        "name": "VMOVP"
      }, 
      {
        "lsb": "36", 
        "msb": "36", 
        "name": "CIL"
      }, 
      {
        "lsb": "32", 
        "msb": "35", 
        "name": "CIDbits"
      }, 
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "HCC"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "PTA"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "SEIS"
      }, 
      {
        "lsb": "13", 
        "msb": "17", 
        "name": "Devbits"
      }, 
      {
        "lsb": "8", 
        "msb": "12", 
        "name": "ID_bits"
      }, 
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "ITT_entry_size"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "CCT"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "Virtual"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "Physical"
      }
    ], 
    "name": "GITS_TYPER", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Main ID Register", 
    "fields": [
      {
        "lsb": "24", 
        "msb": "31", 
        "name": "Implementer"
      }, 
      {
        "lsb": "20", 
        "msb": "23", 
        "name": "Variant"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "Architecture"
      }, 
      {
        "lsb": "4", 
        "msb": "15", 
        "name": "PartNum"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "Revision"
      }
    ], 
    "name": "MIDR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "OS Lock Access Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "OSLK"
      }
    ], 
    "name": "OSLAR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Authentication Status register", 
    "fields": [
      {
        "lsb": "6", 
        "msb": "7", 
        "name": "SNID"
      }, 
      {
        "lsb": "4", 
        "msb": "5", 
        "name": "SID"
      }, 
      {
        "lsb": "2", 
        "msb": "3", 
        "name": "NSNID"
      }, 
      {
        "lsb": "0", 
        "msb": "1", 
        "name": "NSID"
      }
    ], 
    "name": "PMAUTHSTATUS", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Cycle Counter Filter Register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "P"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "NSK"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSU"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSH"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "M"
      }
    ], 
    "name": "PMCCFILTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Cycle Counter", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "63", 
        "name": "CCNT"
      }
    ], 
    "name": "PMCCNTR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ID_31_0"
      }
    ], 
    "name": "PMCEID0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 1", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "ID_63_32"
      }
    ], 
    "name": "PMCEID1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "IDhi_31_0"
      }
    ], 
    "name": "PMCEID2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Common Event Identification register 3", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "IDhi_63_32"
      }
    ], 
    "name": "PMCEID3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Configuration Register", 
    "fields": [
      {
        "lsb": "28", 
        "msb": "31", 
        "name": "NCG"
      }, 
      {
        "lsb": "19", 
        "msb": "19", 
        "name": "UEN"
      }, 
      {
        "lsb": "18", 
        "msb": "18", 
        "name": "WT"
      }, 
      {
        "lsb": "17", 
        "msb": "17", 
        "name": "NA"
      }, 
      {
        "lsb": "16", 
        "msb": "16", 
        "name": "EX"
      }, 
      {
        "lsb": "15", 
        "msb": "15", 
        "name": "CCD"
      }, 
      {
        "lsb": "14", 
        "msb": "14", 
        "name": "CC"
      }, 
      {
        "lsb": "8", 
        "msb": "13", 
        "name": "SIZE"
      }, 
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "N"
      }
    ], 
    "name": "PMCFGR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CONTEXTIDR_EL1 Sample Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CONTEXTIDR_EL1"
      }
    ], 
    "name": "PMCID1SR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "CONTEXTIDR_EL2 Sample Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "CONTEXTIDR_EL2"
      }
    ], 
    "name": "PMCID2SR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Component Identification Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_0"
      }
    ], 
    "name": "PMCIDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Component Identification Register 1", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "CLASS"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PRMBL_1"
      }
    ], 
    "name": "PMCIDR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Component Identification Register 2", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_2"
      }
    ], 
    "name": "PMCIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Component Identification Register 3", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PRMBL_3"
      }
    ], 
    "name": "PMCIDR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Count Enable Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMCNTENCLR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Count Enable Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMCNTENSET_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Control Register", 
    "fields": [
      {
        "lsb": "6", 
        "msb": "6", 
        "name": "LC"
      }, 
      {
        "lsb": "5", 
        "msb": "5", 
        "name": "DP"
      }, 
      {
        "lsb": "4", 
        "msb": "4", 
        "name": "X"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "D"
      }, 
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "C"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "P"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "E"
      }
    ], 
    "name": "PMCR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Device Affinity register 0", 
    "fields": [], 
    "name": "PMDEVAFF0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Device Affinity register 1", 
    "fields": [], 
    "name": "PMDEVAFF1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Device Architecture register", 
    "fields": [
      {
        "lsb": "21", 
        "msb": "31", 
        "name": "ARCHITECT"
      }, 
      {
        "lsb": "20", 
        "msb": "20", 
        "name": "PRESENT"
      }, 
      {
        "lsb": "16", 
        "msb": "19", 
        "name": "REVISION"
      }, 
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "ARCHID"
      }
    ], 
    "name": "PMDEVARCH", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Device ID register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PCSample"
      }
    ], 
    "name": "PMDEVID", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Device Type register", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SUB"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "MAJOR"
      }
    ], 
    "name": "PMDEVTYPE", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Count Registers", 
    "fields": [], 
    "name": "PMEVCNTR_EL0", 
    "reg_array_end": 30, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Event Type Registers", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "P"
      }, 
      {
        "lsb": "30", 
        "msb": "30", 
        "name": "U"
      }, 
      {
        "lsb": "29", 
        "msb": "29", 
        "name": "NSK"
      }, 
      {
        "lsb": "28", 
        "msb": "28", 
        "name": "NSU"
      }, 
      {
        "lsb": "27", 
        "msb": "27", 
        "name": "NSH"
      }, 
      {
        "lsb": "26", 
        "msb": "26", 
        "name": "M"
      }, 
      {
        "lsb": "25", 
        "msb": "25", 
        "name": "MT"
      }, 
      {
        "lsb": "10", 
        "msb": "15", 
        "name": "evtCount_15_10"
      }, 
      {
        "lsb": "0", 
        "msb": "9", 
        "name": "evtCount_9_0"
      }
    ], 
    "name": "PMEVTYPER_EL0", 
    "reg_array_end": 30, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Interrupt Enable Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMINTENCLR_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Interrupt Enable Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMINTENSET_EL1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Integration mode Control register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "IME"
      }
    ], 
    "name": "PMITCTRL", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Lock Access Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "31", 
        "name": "KEY"
      }
    ], 
    "name": "PMLAR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Lock Status Register", 
    "fields": [
      {
        "lsb": "2", 
        "msb": "2", 
        "name": "nTT"
      }, 
      {
        "lsb": "1", 
        "msb": "1", 
        "name": "SLK"
      }, 
      {
        "lsb": "0", 
        "msb": "0", 
        "name": "SLI"
      }
    ], 
    "name": "PMLSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Overflow Flag Status Clear register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMOVSCLR_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Overflow Flag Status Set register", 
    "fields": [
      {
        "lsb": "31", 
        "msb": "31", 
        "name": "C"
      }, 
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMOVSSET_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Program Counter Sample Register", 
    "fields": [
      {
        "lsb": "63", 
        "msb": "63", 
        "name": "NS"
      }, 
      {
        "lsb": "61", 
        "msb": "62", 
        "name": "EL"
      }
    ], 
    "name": "PMPCSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 64
  }, 
  {
    "description": "Performance Monitors Peripheral Identification Register 0", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "7", 
        "name": "PART_0"
      }
    ], 
    "name": "PMPIDR0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Peripheral Identification Register 1", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "DES_0"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "PART_1"
      }
    ], 
    "name": "PMPIDR1", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Peripheral Identification Register 2", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "REVISION"
      }, 
      {
        "lsb": "3", 
        "msb": "3", 
        "name": "JEDEC"
      }, 
      {
        "lsb": "0", 
        "msb": "2", 
        "name": "DES_1"
      }
    ], 
    "name": "PMPIDR2", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Peripheral Identification Register 3", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "REVAND"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "CMOD"
      }
    ], 
    "name": "PMPIDR3", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Peripheral Identification Register 4", 
    "fields": [
      {
        "lsb": "4", 
        "msb": "7", 
        "name": "SIZE"
      }, 
      {
        "lsb": "0", 
        "msb": "3", 
        "name": "DES_2"
      }
    ], 
    "name": "PMPIDR4", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "Performance Monitors Software Increment register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "30", 
        "name": "P"
      }
    ], 
    "name": "PMSWINC_EL0", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }, 
  {
    "description": "VMID Sample Register", 
    "fields": [
      {
        "lsb": "0", 
        "msb": "15", 
        "name": "VMID"
      }
    ], 
    "name": "PMVIDSR", 
    "reg_array_end": 1, 
    "reg_array_start": 0, 
    "size": 32
  }
]