// Seed: 2394511150
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9, id_10;
endmodule
module module_1 (
    output wire  id_0,
    output logic id_1
);
  always
  fork : id_3
    id_3 = 1;
    force id_3.id_3 = 1;
  join
  reg id_4;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  for (id_5 = id_5; 1; id_1 = id_5) begin
    assign id_4 = id_4;
  end
  task id_6;
    fork
      id_5 <= 1;
      $display;
      id_1 = (1 - 1 ^ 1) <-> 1;
      id_5 <= id_6;
      {1} += 1'b0;
      id_4;
    join_any : id_6
  endtask
endmodule
