(footprint "CAP-EIA-7360" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp e8fac4d9-673f-4022-8045-19e21d3b85e5)
  )
  (fp_text value "CAP-EIA-7360" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp faae480c-de50-4772-b8a8-2b4c4569be52)
  )
  (fp_poly (pts
      (xy -4.56 -3.4)
      (xy 4.56 -3.4)
      (xy 4.56 3.4)
      (xy -4.56 3.4)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 11c8b012-a03a-4965-b317-2f95c47f0640))
  (fp_text reference ">Name" (at -2.54 -5.08 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 0aa0f55b-d46e-4c48-b43e-e43aec9927bf)
  )
  (fp_text value ">Value" (at -2.54 -3.81 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 892e2f8d-5908-4425-8d6e-d90a94e4e6b0)
  )
  (fp_line (start 4.56 -2.165) (end 4.56 2.165) (layer "F.SilkS") (width 0.2) (tstamp 9aa03c91-b48d-47ee-bedd-d2840975b721))
  (fp_line (start -3.65 -3) (end 3.65 -3) (layer "F.SilkS") (width 0.127) (tstamp 7f9e8c9a-55b2-4647-a85b-46e58db4593a))
  (fp_line (start -3.65 3) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 0017f1b5-ffa5-41f2-9b96-f43dd0d8175b))
  (fp_line (start -3.65 -3) (end -3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 2f569db4-8ba0-49cf-959e-7826cb2eafcb))
  (fp_line (start 3.65 -3) (end 3.65 -2.2515) (layer "F.SilkS") (width 0.127) (tstamp 4f630df4-14f1-4ac9-93ca-7a7df4ce8c84))
  (fp_line (start -3.65 2.2515) (end -3.65 3) (layer "F.SilkS") (width 0.127) (tstamp db3502a0-aa4d-4a72-b7bf-492e594fbefe))
  (fp_line (start 3.65 2.2515) (end 3.65 3) (layer "F.SilkS") (width 0.127) (tstamp 5dc82b81-0f4a-420d-801d-2db7b7429c95))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 917c803d-71b8-4cac-9bb9-042561c3e066))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 4.13) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp b5f5f767-aac6-49ae-a4f4-2fafa8938900))
)
