
ECU_Formula.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001559c  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db0  08015840  08015840  00016840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080165f0  080165f0  000175f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080165f8  080165f8  000175f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080165fc  080165fc  000175fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000240  24000000  08016600  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003d8c  24000240  08016840  00018240  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24003fcc  08016840  00018fcc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00018240  2**0
                  CONTENTS, READONLY
 10 .debug_info   00026092  00000000  00000000  0001826e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004470  00000000  00000000  0003e300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ef8  00000000  00000000  00042770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001890  00000000  00000000  00044668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003c484  00000000  00000000  00045ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027fc0  00000000  00000000  0008237c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017f64f  00000000  00000000  000aa33c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0022998b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009a60  00000000  00000000  002299d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000044  00000000  00000000  00233430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000240 	.word	0x24000240
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015824 	.word	0x08015824

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000244 	.word	0x24000244
 80002dc:	08015824 	.word	0x08015824

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <AD7998_RawToVoltage>:
 * @brief Converte valor bruto (0-4095) para tensão
 * @param raw_value Valor bruto do ADC
 * @param vref Tensão de referência
 * @return Tensão em volts
 */
static inline float AD7998_RawToVoltage(uint16_t raw_value, float vref) {
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	ed87 0a00 	vstr	s0, [r7]
 80006c8:	80fb      	strh	r3, [r7, #6]
    return (raw_value * vref) / AD7998_MAX_VALUE;
 80006ca:	88fb      	ldrh	r3, [r7, #6]
 80006cc:	ee07 3a90 	vmov	s15, r3
 80006d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006d4:	edd7 7a00 	vldr	s15, [r7]
 80006d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006dc:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80006f8 <AD7998_RawToVoltage+0x3c>
 80006e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80006e4:	eef0 7a66 	vmov.f32	s15, s13
}
 80006e8:	eeb0 0a67 	vmov.f32	s0, s15
 80006ec:	370c      	adds	r7, #12
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	457ff000 	.word	0x457ff000

080006fc <AD7998_ReadChannel>:
    return HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
                                   &reg_addr, 1, I2C_TIMEOUT_MS);
}

static HAL_StatusTypeDef AD7998_ReadChannel(AD7998_Device_t *dev, uint8_t channel,
                                            uint16_t *raw_value, float *voltage) {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b089      	sub	sp, #36	@ 0x24
 8000700:	af02      	add	r7, sp, #8
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	603b      	str	r3, [r7, #0]
 8000708:	460b      	mov	r3, r1
 800070a:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;
    uint8_t cmd_byte;
    uint8_t rx_data[2];

    if (channel > 7) return HAL_ERROR;
 800070c:	7afb      	ldrb	r3, [r7, #11]
 800070e:	2b07      	cmp	r3, #7
 8000710:	d901      	bls.n	8000716 <AD7998_ReadChannel+0x1a>
 8000712:	2301      	movs	r3, #1
 8000714:	e075      	b.n	8000802 <AD7998_ReadChannel+0x106>

    // Modo 2: Command bits para selecionar canal único
    // Bits C4-C1 = 1000 (CH1), 1001 (CH2), ..., 1111 (CH8)
    cmd_byte = 0x80 | ((channel + 1) << 4);  // 1000 + canal
 8000716:	7afb      	ldrb	r3, [r7, #11]
 8000718:	3301      	adds	r3, #1
 800071a:	b25b      	sxtb	r3, r3
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25b      	sxtb	r3, r3
 8000720:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000724:	b25b      	sxtb	r3, r3
 8000726:	b2db      	uxtb	r3, r3
 8000728:	74fb      	strb	r3, [r7, #19]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	6858      	ldr	r0, [r3, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	005b      	lsls	r3, r3, #1
 8000734:	b299      	uxth	r1, r3
 8000736:	f107 0213 	add.w	r2, r7, #19
 800073a:	2364      	movs	r3, #100	@ 0x64
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2301      	movs	r3, #1
 8000740:	f008 fbf0 	bl	8008f24 <HAL_I2C_Master_Transmit>
 8000744:	4603      	mov	r3, r0
 8000746:	75fb      	strb	r3, [r7, #23]
                                     &cmd_byte, 1, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d001      	beq.n	8000752 <AD7998_ReadChannel+0x56>
 800074e:	7dfb      	ldrb	r3, [r7, #23]
 8000750:	e057      	b.n	8000802 <AD7998_ReadChannel+0x106>

    HAL_Delay(1);
 8000752:	2001      	movs	r0, #1
 8000754:	f005 fd38 	bl	80061c8 <HAL_Delay>

    status = HAL_I2C_Master_Receive(dev->hi2c, dev->i2c_address << 1,
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	6858      	ldr	r0, [r3, #4]
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	005b      	lsls	r3, r3, #1
 8000762:	b299      	uxth	r1, r3
 8000764:	f107 0210 	add.w	r2, r7, #16
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2302      	movs	r3, #2
 800076e:	f008 fcf1 	bl	8009154 <HAL_I2C_Master_Receive>
 8000772:	4603      	mov	r3, r0
 8000774:	75fb      	strb	r3, [r7, #23]
                                    rx_data, 2, I2C_TIMEOUT_MS);
    if (status != HAL_OK) return status;
 8000776:	7dfb      	ldrb	r3, [r7, #23]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <AD7998_ReadChannel+0x84>
 800077c:	7dfb      	ldrb	r3, [r7, #23]
 800077e:	e040      	b.n	8000802 <AD7998_ReadChannel+0x106>
    uint16_t raw = ((rx_data[0] & 0x0F) << 8) | rx_data[1];
 8000780:	7c3b      	ldrb	r3, [r7, #16]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21b      	sxth	r3, r3
 8000788:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800078c:	b21a      	sxth	r2, r3
 800078e:	7c7b      	ldrb	r3, [r7, #17]
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	82bb      	strh	r3, [r7, #20]

    if (raw_value) *raw_value = raw;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <AD7998_ReadChannel+0xa8>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	8aba      	ldrh	r2, [r7, #20]
 80007a2:	801a      	strh	r2, [r3, #0]
    if (voltage) *voltage = AD7998_RawToVoltage(raw, dev->vref);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00d      	beq.n	80007c6 <AD7998_ReadChannel+0xca>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007b0:	8abb      	ldrh	r3, [r7, #20]
 80007b2:	eeb0 0a67 	vmov.f32	s0, s15
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ff80 	bl	80006bc <AD7998_RawToVoltage>
 80007bc:	eef0 7a40 	vmov.f32	s15, s0
 80007c0:	683b      	ldr	r3, [r7, #0]
 80007c2:	edc3 7a00 	vstr	s15, [r3]

    dev->raw_values[channel] = raw;
 80007c6:	7afa      	ldrb	r2, [r7, #11]
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	3204      	adds	r2, #4
 80007cc:	8ab9      	ldrh	r1, [r7, #20]
 80007ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    dev->voltages[channel] = AD7998_RawToVoltage(raw, dev->vref);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80007d8:	7afc      	ldrb	r4, [r7, #11]
 80007da:	8abb      	ldrh	r3, [r7, #20]
 80007dc:	eeb0 0a67 	vmov.f32	s0, s15
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff ff6b 	bl	80006bc <AD7998_RawToVoltage>
 80007e6:	eef0 7a40 	vmov.f32	s15, s0
 80007ea:	68fa      	ldr	r2, [r7, #12]
 80007ec:	1da3      	adds	r3, r4, #6
 80007ee:	009b      	lsls	r3, r3, #2
 80007f0:	4413      	add	r3, r2
 80007f2:	edc3 7a00 	vstr	s15, [r3]
    dev->last_read_time = HAL_GetTick();
 80007f6:	f005 fcdb 	bl	80061b0 <HAL_GetTick>
 80007fa:	4602      	mov	r2, r0
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	641a      	str	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	371c      	adds	r7, #28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd90      	pop	{r4, r7, pc}

0800080a <AD7998_ConfigureAllChannels>:

static HAL_StatusTypeDef AD7998_ConfigureAllChannels(AD7998_Device_t *dev) {
 800080a:	b580      	push	{r7, lr}
 800080c:	b086      	sub	sp, #24
 800080e:	af02      	add	r7, sp, #8
 8000810:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status;
    uint8_t config_data[3];

    // Configuration Register (0x02)
    config_data[0] = AD7998_REG_CONFIGURATION;
 8000812:	2302      	movs	r3, #2
 8000814:	733b      	strb	r3, [r7, #12]

    // MSB: CH8-CH1 todos habilitados = 0xFF
    config_data[1] = 0xFF;
 8000816:	23ff      	movs	r3, #255	@ 0xff
 8000818:	737b      	strb	r3, [r7, #13]

    // LSB: [FLTR=1][ALERT_EN=0][BUSY/ALERT=0][POLARITY=0] = 0x08
    config_data[2] = 0x08;
 800081a:	2308      	movs	r3, #8
 800081c:	73bb      	strb	r3, [r7, #14]

    status = HAL_I2C_Master_Transmit(dev->hi2c, dev->i2c_address << 1,
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	6858      	ldr	r0, [r3, #4]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	b299      	uxth	r1, r3
 800082a:	f107 020c 	add.w	r2, r7, #12
 800082e:	2364      	movs	r3, #100	@ 0x64
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2303      	movs	r3, #3
 8000834:	f008 fb76 	bl	8008f24 <HAL_I2C_Master_Transmit>
 8000838:	4603      	mov	r3, r0
 800083a:	73fb      	strb	r3, [r7, #15]
                                     config_data, 3, I2C_TIMEOUT_MS);
    return status;
 800083c:	7bfb      	ldrb	r3, [r7, #15]
}
 800083e:	4618      	mov	r0, r3
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <AD7998_Init>:

HAL_StatusTypeDef AD7998_Init(I2C_HandleTypeDef *hi2c2, float vref) {
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
 8000850:	ed87 0a00 	vstr	s0, [r7]
    HAL_StatusTypeDef status;

    // Configurar ADC (0x23)
    adc_u16.i2c_address = AD7998_U16_ADDR;
 8000854:	4b39      	ldr	r3, [pc, #228]	@ (800093c <AD7998_Init+0xf4>)
 8000856:	2223      	movs	r2, #35	@ 0x23
 8000858:	701a      	strb	r2, [r3, #0]
    adc_u16.hi2c = hi2c2;
 800085a:	4a38      	ldr	r2, [pc, #224]	@ (800093c <AD7998_Init+0xf4>)
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	6053      	str	r3, [r2, #4]
    adc_u16.vref = vref;
 8000860:	4a36      	ldr	r2, [pc, #216]	@ (800093c <AD7998_Init+0xf4>)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u16.raw_values, 0, sizeof(adc_u16.raw_values));
 8000866:	2210      	movs	r2, #16
 8000868:	2100      	movs	r1, #0
 800086a:	4835      	ldr	r0, [pc, #212]	@ (8000940 <AD7998_Init+0xf8>)
 800086c:	f012 fc42 	bl	80130f4 <memset>
    memset(adc_u16.voltages, 0, sizeof(adc_u16.voltages));
 8000870:	2220      	movs	r2, #32
 8000872:	2100      	movs	r1, #0
 8000874:	4833      	ldr	r0, [pc, #204]	@ (8000944 <AD7998_Init+0xfc>)
 8000876:	f012 fc3d 	bl	80130f4 <memset>

    // Testar comunicação U16
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U16_ADDR << 1, 3, I2C_TIMEOUT_MS);
 800087a:	2364      	movs	r3, #100	@ 0x64
 800087c:	2203      	movs	r2, #3
 800087e:	2146      	movs	r1, #70	@ 0x46
 8000880:	6878      	ldr	r0, [r7, #4]
 8000882:	f008 fd5d 	bl	8009340 <HAL_I2C_IsDeviceReady>
 8000886:	4603      	mov	r3, r0
 8000888:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d004      	beq.n	800089a <AD7998_Init+0x52>
        printf("ERROR: AD7998 U16 (0x23) not responding!\r\n");
 8000890:	482d      	ldr	r0, [pc, #180]	@ (8000948 <AD7998_Init+0x100>)
 8000892:	f012 fac9 	bl	8012e28 <puts>
        return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e04b      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U16
    status = AD7998_ConfigureAllChannels(&adc_u16);
 800089a:	4828      	ldr	r0, [pc, #160]	@ (800093c <AD7998_Init+0xf4>)
 800089c:	f7ff ffb5 	bl	800080a <AD7998_ConfigureAllChannels>
 80008a0:	4603      	mov	r3, r0
 80008a2:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d004      	beq.n	80008b4 <AD7998_Init+0x6c>
        printf("ERROR: Failed to configure AD7998 U16\r\n");
 80008aa:	4828      	ldr	r0, [pc, #160]	@ (800094c <AD7998_Init+0x104>)
 80008ac:	f012 fabc 	bl	8012e28 <puts>
        return HAL_ERROR;
 80008b0:	2301      	movs	r3, #1
 80008b2:	e03e      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u16.is_initialized = true;
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <AD7998_Init+0xf4>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U16 (0x23) initialized successfully\r\n");
 80008bc:	4824      	ldr	r0, [pc, #144]	@ (8000950 <AD7998_Init+0x108>)
 80008be:	f012 fab3 	bl	8012e28 <puts>

    // Configurar ADC U17 (0x24)
    adc_u17.i2c_address = AD7998_U17_ADDR;
 80008c2:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <AD7998_Init+0x10c>)
 80008c4:	2224      	movs	r2, #36	@ 0x24
 80008c6:	701a      	strb	r2, [r3, #0]
    adc_u17.hi2c = hi2c2;
 80008c8:	4a22      	ldr	r2, [pc, #136]	@ (8000954 <AD7998_Init+0x10c>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6053      	str	r3, [r2, #4]
    adc_u17.vref = vref;
 80008ce:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <AD7998_Init+0x10c>)
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	6393      	str	r3, [r2, #56]	@ 0x38
    memset(adc_u17.raw_values, 0, sizeof(adc_u17.raw_values));
 80008d4:	2210      	movs	r2, #16
 80008d6:	2100      	movs	r1, #0
 80008d8:	481f      	ldr	r0, [pc, #124]	@ (8000958 <AD7998_Init+0x110>)
 80008da:	f012 fc0b 	bl	80130f4 <memset>
    memset(adc_u17.voltages, 0, sizeof(adc_u17.voltages));
 80008de:	2220      	movs	r2, #32
 80008e0:	2100      	movs	r1, #0
 80008e2:	481e      	ldr	r0, [pc, #120]	@ (800095c <AD7998_Init+0x114>)
 80008e4:	f012 fc06 	bl	80130f4 <memset>

    // Testar comunicação U17
    status = HAL_I2C_IsDeviceReady(hi2c2, AD7998_U17_ADDR << 1, 3, I2C_TIMEOUT_MS);
 80008e8:	2364      	movs	r3, #100	@ 0x64
 80008ea:	2203      	movs	r2, #3
 80008ec:	2148      	movs	r1, #72	@ 0x48
 80008ee:	6878      	ldr	r0, [r7, #4]
 80008f0:	f008 fd26 	bl	8009340 <HAL_I2C_IsDeviceReady>
 80008f4:	4603      	mov	r3, r0
 80008f6:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d004      	beq.n	8000908 <AD7998_Init+0xc0>
        printf("ERROR: AD7998 U17 (0x24) not responding!\r\n");
 80008fe:	4818      	ldr	r0, [pc, #96]	@ (8000960 <AD7998_Init+0x118>)
 8000900:	f012 fa92 	bl	8012e28 <puts>
        return HAL_ERROR;
 8000904:	2301      	movs	r3, #1
 8000906:	e014      	b.n	8000932 <AD7998_Init+0xea>
    }

    // Configurar U17
    status = AD7998_ConfigureAllChannels(&adc_u17);
 8000908:	4812      	ldr	r0, [pc, #72]	@ (8000954 <AD7998_Init+0x10c>)
 800090a:	f7ff ff7e 	bl	800080a <AD7998_ConfigureAllChannels>
 800090e:	4603      	mov	r3, r0
 8000910:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	2b00      	cmp	r3, #0
 8000916:	d004      	beq.n	8000922 <AD7998_Init+0xda>
        printf("ERROR: Failed to configure AD7998 U17\r\n");
 8000918:	4812      	ldr	r0, [pc, #72]	@ (8000964 <AD7998_Init+0x11c>)
 800091a:	f012 fa85 	bl	8012e28 <puts>
        return HAL_ERROR;
 800091e:	2301      	movs	r3, #1
 8000920:	e007      	b.n	8000932 <AD7998_Init+0xea>
    }

    adc_u17.is_initialized = true;
 8000922:	4b0c      	ldr	r3, [pc, #48]	@ (8000954 <AD7998_Init+0x10c>)
 8000924:	2201      	movs	r2, #1
 8000926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    printf("AD7998 U17 (0x24) initialized successfully\r\n");
 800092a:	480f      	ldr	r0, [pc, #60]	@ (8000968 <AD7998_Init+0x120>)
 800092c:	f012 fa7c 	bl	8012e28 <puts>

    return HAL_OK;
 8000930:	2300      	movs	r3, #0
}
 8000932:	4618      	mov	r0, r3
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	2400025c 	.word	0x2400025c
 8000940:	24000264 	.word	0x24000264
 8000944:	24000274 	.word	0x24000274
 8000948:	08015840 	.word	0x08015840
 800094c:	0801586c 	.word	0x0801586c
 8000950:	08015894 	.word	0x08015894
 8000954:	240002a0 	.word	0x240002a0
 8000958:	240002a8 	.word	0x240002a8
 800095c:	240002b8 	.word	0x240002b8
 8000960:	080158c0 	.word	0x080158c0
 8000964:	080158ec 	.word	0x080158ec
 8000968:	08015914 	.word	0x08015914

0800096c <AD7998_U16_ReadAllChannels>:
    if (sensor >= SENSOR_U17_COUNT) return HAL_ERROR;

    return AD7998_ReadChannel(&adc_u17, sensor, raw_value, voltage);
}

HAL_StatusTypeDef AD7998_U16_ReadAllChannels(void) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u16.is_initialized) return HAL_ERROR;
 8000972:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000974:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000978:	f083 0301 	eor.w	r3, r3, #1
 800097c:	b2db      	uxtb	r3, r3
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <AD7998_U16_ReadAllChannels+0x1a>
 8000982:	2301      	movs	r3, #1
 8000984:	e019      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 8000986:	2300      	movs	r3, #0
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e012      	b.n	80009b2 <AD7998_U16_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u16, ch, NULL, NULL);
 800098c:	79f9      	ldrb	r1, [r7, #7]
 800098e:	2300      	movs	r3, #0
 8000990:	2200      	movs	r2, #0
 8000992:	480c      	ldr	r0, [pc, #48]	@ (80009c4 <AD7998_U16_ReadAllChannels+0x58>)
 8000994:	f7ff feb2 	bl	80006fc <AD7998_ReadChannel>
 8000998:	4603      	mov	r3, r0
 800099a:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 800099c:	79bb      	ldrb	r3, [r7, #6]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <AD7998_U16_ReadAllChannels+0x3a>
 80009a2:	79bb      	ldrb	r3, [r7, #6]
 80009a4:	e009      	b.n	80009ba <AD7998_U16_ReadAllChannels+0x4e>
        HAL_Delay(1);
 80009a6:	2001      	movs	r0, #1
 80009a8:	f005 fc0e 	bl	80061c8 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	3301      	adds	r3, #1
 80009b0:	71fb      	strb	r3, [r7, #7]
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	2b07      	cmp	r3, #7
 80009b6:	d9e9      	bls.n	800098c <AD7998_U16_ReadAllChannels+0x20>
    }

    return HAL_OK;
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	2400025c 	.word	0x2400025c

080009c8 <AD7998_U17_ReadAllChannels>:

HAL_StatusTypeDef AD7998_U17_ReadAllChannels(void) {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef status;

    if (!adc_u17.is_initialized) return HAL_ERROR;
 80009ce:	4b14      	ldr	r3, [pc, #80]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80009d4:	f083 0301 	eor.w	r3, r3, #1
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <AD7998_U17_ReadAllChannels+0x1a>
 80009de:	2301      	movs	r3, #1
 80009e0:	e019      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>

    for (uint8_t ch = 0; ch < 8; ch++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	71fb      	strb	r3, [r7, #7]
 80009e6:	e012      	b.n	8000a0e <AD7998_U17_ReadAllChannels+0x46>
        status = AD7998_ReadChannel(&adc_u17, ch, NULL, NULL);
 80009e8:	79f9      	ldrb	r1, [r7, #7]
 80009ea:	2300      	movs	r3, #0
 80009ec:	2200      	movs	r2, #0
 80009ee:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <AD7998_U17_ReadAllChannels+0x58>)
 80009f0:	f7ff fe84 	bl	80006fc <AD7998_ReadChannel>
 80009f4:	4603      	mov	r3, r0
 80009f6:	71bb      	strb	r3, [r7, #6]
        if (status != HAL_OK) return status;
 80009f8:	79bb      	ldrb	r3, [r7, #6]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <AD7998_U17_ReadAllChannels+0x3a>
 80009fe:	79bb      	ldrb	r3, [r7, #6]
 8000a00:	e009      	b.n	8000a16 <AD7998_U17_ReadAllChannels+0x4e>
        HAL_Delay(1);
 8000a02:	2001      	movs	r0, #1
 8000a04:	f005 fbe0 	bl	80061c8 <HAL_Delay>
    for (uint8_t ch = 0; ch < 8; ch++) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	71fb      	strb	r3, [r7, #7]
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	2b07      	cmp	r3, #7
 8000a12:	d9e9      	bls.n	80009e8 <AD7998_U17_ReadAllChannels+0x20>
    }

    return HAL_OK;
 8000a14:	2300      	movs	r3, #0
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	240002a0 	.word	0x240002a0

08000a24 <AD7998_U16_GetSensorName>:

const char* AD7998_U16_GetSensorName(SensorU16_t sensor) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_7", "SENSOR_OUT_1", "SENSOR_OUT_8", "SENSOR_OUT_2",
        "SENSOR_OUT_9", "SENSOR_OUT_3", "SENSOR_OPT_2_OUT", "SENSOR_OPT_3_OUT"
    };
    return (sensor < SENSOR_U16_COUNT) ? names[sensor] : "INVALID";
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b07      	cmp	r3, #7
 8000a32:	d804      	bhi.n	8000a3e <AD7998_U16_GetSensorName+0x1a>
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a05      	ldr	r2, [pc, #20]	@ (8000a4c <AD7998_U16_GetSensorName+0x28>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	e000      	b.n	8000a40 <AD7998_U16_GetSensorName+0x1c>
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <AD7998_U16_GetSensorName+0x2c>)
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	370c      	adds	r7, #12
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr
 8000a4c:	24000000 	.word	0x24000000
 8000a50:	08015940 	.word	0x08015940

08000a54 <AD7998_U17_GetSensorName>:

const char* AD7998_U17_GetSensorName(SensorU17_t sensor) {
 8000a54:	b480      	push	{r7}
 8000a56:	b083      	sub	sp, #12
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	71fb      	strb	r3, [r7, #7]
    static const char* names[] = {
        "SENSOR_OUT_10", "SENSOR_OUT_4", "SENSOR_OUT_11", "SENSOR_OUT_5",
        "SENSOR_OUT_12", "SENSOR_OUT_6", "SENSOR_OPT_0_OUT", "SENSOR_OPT_1_OUT"
    };
    return (sensor < SENSOR_U17_COUNT) ? names[sensor] : "INVALID";
 8000a5e:	79fb      	ldrb	r3, [r7, #7]
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	d804      	bhi.n	8000a6e <AD7998_U17_GetSensorName+0x1a>
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <AD7998_U17_GetSensorName+0x28>)
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	e000      	b.n	8000a70 <AD7998_U17_GetSensorName+0x1c>
 8000a6e:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <AD7998_U17_GetSensorName+0x2c>)
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	24000020 	.word	0x24000020
 8000a80:	08015940 	.word	0x08015940

08000a84 <BATTERY_Init>:
extern ADC_HandleTypeDef hadc1;
Battery_t battery = { .voltage = 0.0f, .raw_adc = 0, .linear_cte =
0.0f, .lvL = { .voltage = 0.0f, .raw_adc = 0 }, .lvH = {
		.voltage = 12.0f, .raw_adc = 0 } };

void BATTERY_Init(void) {
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED)
 8000a88:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4805      	ldr	r0, [pc, #20]	@ (8000aa4 <BATTERY_Init+0x20>)
 8000a90:	f006 ffce 	bl	8007a30 <HAL_ADCEx_Calibration_Start>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <BATTERY_Init+0x1a>
			!= HAL_OK) {
		Error_Handler();
 8000a9a:	f004 fe09 	bl	80056b0 <Error_Handler>
	}
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	24003b50 	.word	0x24003b50

08000aa8 <BATTERY_ReadRaw>:

uint16_t BATTERY_ReadRaw(void) {
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b088      	sub	sp, #32
 8000aac:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8000aae:	463b      	mov	r3, r7
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
 8000abc:	615a      	str	r2, [r3, #20]
 8000abe:	619a      	str	r2, [r3, #24]
	uint16_t adc_value = 0;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	83fb      	strh	r3, [r7, #30]

	sConfig.Channel = ADC_CHANNEL_10;
 8000ac4:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <BATTERY_ReadRaw+0x78>)
 8000ac6:	603b      	str	r3, [r7, #0]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ac8:	2306      	movs	r3, #6
 8000aca:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000acc:	2307      	movs	r3, #7
 8000ace:	60bb      	str	r3, [r7, #8]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ad0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ad4:	60fb      	str	r3, [r7, #12]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ad6:	2304      	movs	r3, #4
 8000ad8:	613b      	str	r3, [r7, #16]
	sConfig.Offset = 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]

	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8000ade:	463b      	mov	r3, r7
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4810      	ldr	r0, [pc, #64]	@ (8000b24 <BATTERY_ReadRaw+0x7c>)
 8000ae4:	f006 f9a8 	bl	8006e38 <HAL_ADC_ConfigChannel>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <BATTERY_ReadRaw+0x4a>
		Error_Handler();
 8000aee:	f004 fddf 	bl	80056b0 <Error_Handler>
	}

	HAL_ADC_Start(&hadc1);
 8000af2:	480c      	ldr	r0, [pc, #48]	@ (8000b24 <BATTERY_ReadRaw+0x7c>)
 8000af4:	f005 ffa0 	bl	8006a38 <HAL_ADC_Start>

	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000af8:	2164      	movs	r1, #100	@ 0x64
 8000afa:	480a      	ldr	r0, [pc, #40]	@ (8000b24 <BATTERY_ReadRaw+0x7c>)
 8000afc:	f006 f89a 	bl	8006c34 <HAL_ADC_PollForConversion>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d104      	bne.n	8000b10 <BATTERY_ReadRaw+0x68>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8000b06:	4807      	ldr	r0, [pc, #28]	@ (8000b24 <BATTERY_ReadRaw+0x7c>)
 8000b08:	f006 f988 	bl	8006e1c <HAL_ADC_GetValue>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	83fb      	strh	r3, [r7, #30]
	}

	HAL_ADC_Stop(&hadc1);
 8000b10:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <BATTERY_ReadRaw+0x7c>)
 8000b12:	f006 f85b 	bl	8006bcc <HAL_ADC_Stop>

	return adc_value;
 8000b16:	8bfb      	ldrh	r3, [r7, #30]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3720      	adds	r7, #32
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	2a000400 	.word	0x2a000400
 8000b24:	24003b50 	.word	0x24003b50

08000b28 <BATTERY_ReadVoltage>:

float BATTERY_ReadVoltage(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b32:	2300      	movs	r3, #0
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	e00c      	b.n	8000b52 <BATTERY_ReadVoltage+0x2a>
		sum += BATTERY_ReadRaw();
 8000b38:	f7ff ffb6 	bl	8000aa8 <BATTERY_ReadRaw>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	461a      	mov	r2, r3
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	4413      	add	r3, r2
 8000b44:	60fb      	str	r3, [r7, #12]
		HAL_Delay(2);
 8000b46:	2002      	movs	r0, #2
 8000b48:	f005 fb3e 	bl	80061c8 <HAL_Delay>
	for (int i = 0; i < BATTERY_SAMPLES; i++) {
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	3301      	adds	r3, #1
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]
 8000b54:	2b13      	cmp	r3, #19
 8000b56:	ddef      	ble.n	8000b38 <BATTERY_ReadVoltage+0x10>
	}

	uint16_t adc_avg = sum / BATTERY_SAMPLES;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	4a2c      	ldr	r2, [pc, #176]	@ (8000c0c <BATTERY_ReadVoltage+0xe4>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	091b      	lsrs	r3, r3, #4
 8000b62:	807b      	strh	r3, [r7, #2]
	battery.raw_adc = adc_avg;
 8000b64:	4a2a      	ldr	r2, [pc, #168]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b66:	887b      	ldrh	r3, [r7, #2]
 8000b68:	8093      	strh	r3, [r2, #4]

	if (battery.linear_cte <= 0.0f) {
 8000b6a:	4b29      	ldr	r3, [pc, #164]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b6c:	edd3 7a02 	vldr	s15, [r3, #8]
 8000b70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b78:	d810      	bhi.n	8000b9c <BATTERY_ReadVoltage+0x74>
	    battery.linear_cte = 18.81f / 4095.0f;
 8000b7a:	4b25      	ldr	r3, [pc, #148]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b7c:	4a25      	ldr	r2, [pc, #148]	@ (8000c14 <BATTERY_ReadVoltage+0xec>)
 8000b7e:	609a      	str	r2, [r3, #8]

	    battery.lvH.voltage = 18.81f;
 8000b80:	4b23      	ldr	r3, [pc, #140]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b82:	4a25      	ldr	r2, [pc, #148]	@ (8000c18 <BATTERY_ReadVoltage+0xf0>)
 8000b84:	615a      	str	r2, [r3, #20]
	    battery.lvH.raw_adc = 4095;
 8000b86:	4b22      	ldr	r3, [pc, #136]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b88:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8000b8c:	831a      	strh	r2, [r3, #24]

	    battery.lvL.voltage = 0.0f;
 8000b8e:	4b20      	ldr	r3, [pc, #128]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b90:	f04f 0200 	mov.w	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
	    battery.lvL.raw_adc = 0;
 8000b96:	4b1e      	ldr	r3, [pc, #120]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	821a      	strh	r2, [r3, #16]
	}

	float battery_voltage = battery.lvL.voltage
 8000b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000b9e:	ed93 7a03 	vldr	s14, [r3, #12]
			+ (battery.linear_cte * (float) (adc_avg - battery.lvL.raw_adc));
 8000ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000ba4:	edd3 6a02 	vldr	s13, [r3, #8]
 8000ba8:	887b      	ldrh	r3, [r7, #2]
 8000baa:	4a19      	ldr	r2, [pc, #100]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000bac:	8a12      	ldrh	r2, [r2, #16]
 8000bae:	1a9b      	subs	r3, r3, r2
 8000bb0:	ee07 3a90 	vmov	s15, r3
 8000bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float battery_voltage = battery.lvL.voltage
 8000bbc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc0:	edc7 7a01 	vstr	s15, [r7, #4]

	if (battery_voltage < MIN_BATTERY_VOLTAGE) {
 8000bc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bc8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bd0:	d503      	bpl.n	8000bda <BATTERY_ReadVoltage+0xb2>
		battery_voltage = MIN_BATTERY_VOLTAGE;
 8000bd2:	f04f 0300 	mov.w	r3, #0
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	e00a      	b.n	8000bf0 <BATTERY_ReadVoltage+0xc8>
	} else if (battery_voltage > MAX_BATTERY_VOLTAGE) {
 8000bda:	edd7 7a01 	vldr	s15, [r7, #4]
 8000bde:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000c1c <BATTERY_ReadVoltage+0xf4>
 8000be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bea:	dd01      	ble.n	8000bf0 <BATTERY_ReadVoltage+0xc8>
		battery_voltage = MAX_BATTERY_VOLTAGE;
 8000bec:	4b0c      	ldr	r3, [pc, #48]	@ (8000c20 <BATTERY_ReadVoltage+0xf8>)
 8000bee:	607b      	str	r3, [r7, #4]
	}

	battery.voltage = battery_voltage;
 8000bf0:	4a07      	ldr	r2, [pc, #28]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6013      	str	r3, [r2, #0]

	battery.voltage = battery_voltage;
 8000bf6:	4a06      	ldr	r2, [pc, #24]	@ (8000c10 <BATTERY_ReadVoltage+0xe8>)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6013      	str	r3, [r2, #0]

	return battery_voltage;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	ee07 3a90 	vmov	s15, r3
}
 8000c02:	eeb0 0a67 	vmov.f32	s0, s15
 8000c06:	3710      	adds	r7, #16
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	cccccccd 	.word	0xcccccccd
 8000c10:	24000040 	.word	0x24000040
 8000c14:	3b968449 	.word	0x3b968449
 8000c18:	41967ae1 	.word	0x41967ae1
 8000c1c:	4192cccd 	.word	0x4192cccd
 8000c20:	4192cccd 	.word	0x4192cccd

08000c24 <BATTERY_Calibrate>:
	battery.voltage = battery_voltage;

	battery.voltage = battery_voltage;
}

void BATTERY_Calibrate(void) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
	uint16_t sum = 0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	80fb      	strh	r3, [r7, #6]

	for (int i = 0; i < 20; i++) {
 8000c2e:	2300      	movs	r3, #0
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	e00c      	b.n	8000c4e <BATTERY_Calibrate+0x2a>
		sum += BATTERY_ReadRaw();
 8000c34:	f7ff ff38 	bl	8000aa8 <BATTERY_ReadRaw>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	88fb      	ldrh	r3, [r7, #6]
 8000c3e:	4413      	add	r3, r2
 8000c40:	80fb      	strh	r3, [r7, #6]
		HAL_Delay(1);
 8000c42:	2001      	movs	r0, #1
 8000c44:	f005 fac0 	bl	80061c8 <HAL_Delay>
	for (int i = 0; i < 20; i++) {
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	603b      	str	r3, [r7, #0]
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	2b13      	cmp	r3, #19
 8000c52:	ddef      	ble.n	8000c34 <BATTERY_Calibrate+0x10>
	}

	battery.lvL.voltage = 0.0f;
 8000c54:	4b0b      	ldr	r3, [pc, #44]	@ (8000c84 <BATTERY_Calibrate+0x60>)
 8000c56:	f04f 0200 	mov.w	r2, #0
 8000c5a:	60da      	str	r2, [r3, #12]
	battery.lvL.raw_adc = (uint16_t) (sum / 20.0f);
 8000c5c:	88fb      	ldrh	r3, [r7, #6]
 8000c5e:	ee07 3a90 	vmov	s15, r3
 8000c62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c66:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000c6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000c72:	ee17 3a90 	vmov	r3, s15
 8000c76:	b29a      	uxth	r2, r3
 8000c78:	4b02      	ldr	r3, [pc, #8]	@ (8000c84 <BATTERY_Calibrate+0x60>)
 8000c7a:	821a      	strh	r2, [r3, #16]
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000040 	.word	0x24000040

08000c88 <BATTERY_Calibrate_LV>:

void BATTERY_Calibrate_LV(float value) {
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b088      	sub	sp, #32
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	ed87 0a01 	vstr	s0, [r7, #4]
	battery.lvH.voltage = value;
 8000c92:	4a3a      	ldr	r2, [pc, #232]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6153      	str	r3, [r2, #20]

	uint32_t sum = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]

	for (int i = 0; i < 20; i++) {
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	61bb      	str	r3, [r7, #24]
 8000ca0:	e00d      	b.n	8000cbe <BATTERY_Calibrate_LV+0x36>
		uint16_t raw = BATTERY_ReadRaw();
 8000ca2:	f7ff ff01 	bl	8000aa8 <BATTERY_ReadRaw>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	817b      	strh	r3, [r7, #10]
		sum += raw;
 8000caa:	897b      	ldrh	r3, [r7, #10]
 8000cac:	69fa      	ldr	r2, [r7, #28]
 8000cae:	4413      	add	r3, r2
 8000cb0:	61fb      	str	r3, [r7, #28]
		HAL_Delay(1);
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	f005 fa88 	bl	80061c8 <HAL_Delay>
	for (int i = 0; i < 20; i++) {
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	61bb      	str	r3, [r7, #24]
 8000cbe:	69bb      	ldr	r3, [r7, #24]
 8000cc0:	2b13      	cmp	r3, #19
 8000cc2:	ddee      	ble.n	8000ca2 <BATTERY_Calibrate_LV+0x1a>
	}

	uint16_t adc_raw = (uint16_t) (sum / 20.0f);
 8000cc4:	69fb      	ldr	r3, [r7, #28]
 8000cc6:	ee07 3a90 	vmov	s15, r3
 8000cca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000cce:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cda:	ee17 3a90 	vmov	r3, s15
 8000cde:	82fb      	strh	r3, [r7, #22]
	battery.lvH.raw_adc = adc_raw;
 8000ce0:	4a26      	ldr	r2, [pc, #152]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000ce2:	8afb      	ldrh	r3, [r7, #22]
 8000ce4:	8313      	strh	r3, [r2, #24]

	float delta_voltage = battery.lvH.voltage - battery.lvL.voltage;
 8000ce6:	4b25      	ldr	r3, [pc, #148]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000ce8:	ed93 7a05 	vldr	s14, [r3, #20]
 8000cec:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000cee:	edd3 7a03 	vldr	s15, [r3, #12]
 8000cf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cf6:	edc7 7a04 	vstr	s15, [r7, #16]
	float delta_adc = (float) (battery.lvH.raw_adc - battery.lvL.raw_adc);
 8000cfa:	4b20      	ldr	r3, [pc, #128]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000cfc:	8b1b      	ldrh	r3, [r3, #24]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	4b1e      	ldr	r3, [pc, #120]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000d02:	8a1b      	ldrh	r3, [r3, #16]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	ee07 3a90 	vmov	s15, r3
 8000d0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d0e:	edc7 7a03 	vstr	s15, [r7, #12]

	printf("[BATTERY] Delta voltage: %.4f\r\n", delta_voltage);
 8000d12:	edd7 7a04 	vldr	s15, [r7, #16]
 8000d16:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d1a:	ec53 2b17 	vmov	r2, r3, d7
 8000d1e:	4818      	ldr	r0, [pc, #96]	@ (8000d80 <BATTERY_Calibrate_LV+0xf8>)
 8000d20:	f012 f81a 	bl	8012d58 <iprintf>
	printf("[BATTERY] Delta ADC: %.4f\r\n", delta_adc);
 8000d24:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d28:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d2c:	ec53 2b17 	vmov	r2, r3, d7
 8000d30:	4814      	ldr	r0, [pc, #80]	@ (8000d84 <BATTERY_Calibrate_LV+0xfc>)
 8000d32:	f012 f811 	bl	8012d58 <iprintf>

	if (delta_adc > 0) {
 8000d36:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d42:	dd13      	ble.n	8000d6c <BATTERY_Calibrate_LV+0xe4>
		battery.linear_cte = delta_voltage / delta_adc;
 8000d44:	edd7 6a04 	vldr	s13, [r7, #16]
 8000d48:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d50:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000d52:	edc3 7a02 	vstr	s15, [r3, #8]
		printf("[BATTERY] linear_cte calculado: %.6f\r\n", battery.linear_cte);
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <BATTERY_Calibrate_LV+0xf4>)
 8000d58:	edd3 7a02 	vldr	s15, [r3, #8]
 8000d5c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d60:	ec53 2b17 	vmov	r2, r3, d7
 8000d64:	4808      	ldr	r0, [pc, #32]	@ (8000d88 <BATTERY_Calibrate_LV+0x100>)
 8000d66:	f011 fff7 	bl	8012d58 <iprintf>
	} else {
		printf("[BATTERY] ERRO: Delta ADC <= 0!\r\n");
	}

}
 8000d6a:	e002      	b.n	8000d72 <BATTERY_Calibrate_LV+0xea>
		printf("[BATTERY] ERRO: Delta ADC <= 0!\r\n");
 8000d6c:	4807      	ldr	r0, [pc, #28]	@ (8000d8c <BATTERY_Calibrate_LV+0x104>)
 8000d6e:	f012 f85b 	bl	8012e28 <puts>
}
 8000d72:	bf00      	nop
 8000d74:	3720      	adds	r7, #32
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	24000040 	.word	0x24000040
 8000d80:	08015a58 	.word	0x08015a58
 8000d84:	08015a78 	.word	0x08015a78
 8000d88:	08015a94 	.word	0x08015a94
 8000d8c:	08015abc 	.word	0x08015abc

08000d90 <VR_Init>:
VR_Sensor_t cmp_sensor;  // Sensor de comando (CMP)

/**
 * @brief Inicializa os sensores VR (CKP e CMP)
 */
HAL_StatusTypeDef VR_Init(uint32_t ckp_pulses_per_rev, uint32_t cmp_pulses_per_rev, uint32_t timeout_ms) {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	60f8      	str	r0, [r7, #12]
 8000d98:	60b9      	str	r1, [r7, #8]
 8000d9a:	607a      	str	r2, [r7, #4]
    // Inicializa sensor CKP (Crankshaft)
    memset(&ckp_sensor, 0, sizeof(VR_Sensor_t));
 8000d9c:	223c      	movs	r2, #60	@ 0x3c
 8000d9e:	2100      	movs	r1, #0
 8000da0:	4815      	ldr	r0, [pc, #84]	@ (8000df8 <VR_Init+0x68>)
 8000da2:	f012 f9a7 	bl	80130f4 <memset>
    ckp_sensor.gpio_port = CKP_GPIO_Port;
 8000da6:	4b14      	ldr	r3, [pc, #80]	@ (8000df8 <VR_Init+0x68>)
 8000da8:	4a14      	ldr	r2, [pc, #80]	@ (8000dfc <VR_Init+0x6c>)
 8000daa:	601a      	str	r2, [r3, #0]
    ckp_sensor.gpio_pin = CKP_Pin;
 8000dac:	4b12      	ldr	r3, [pc, #72]	@ (8000df8 <VR_Init+0x68>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	809a      	strh	r2, [r3, #4]
    ckp_sensor.type = SENSOR_CKP;
 8000db2:	4b11      	ldr	r3, [pc, #68]	@ (8000df8 <VR_Init+0x68>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	719a      	strb	r2, [r3, #6]
    ckp_sensor.pulse_count_per_rev = ckp_pulses_per_rev;
 8000db8:	4a0f      	ldr	r2, [pc, #60]	@ (8000df8 <VR_Init+0x68>)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	60d3      	str	r3, [r2, #12]
    ckp_sensor.timeout_ms = timeout_ms;
 8000dbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000df8 <VR_Init+0x68>)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6353      	str	r3, [r2, #52]	@ 0x34

    // Inicializa sensor CMP (Camshaft)
    memset(&cmp_sensor, 0, sizeof(VR_Sensor_t));
 8000dc4:	223c      	movs	r2, #60	@ 0x3c
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	480d      	ldr	r0, [pc, #52]	@ (8000e00 <VR_Init+0x70>)
 8000dca:	f012 f993 	bl	80130f4 <memset>
    cmp_sensor.gpio_port = CMP_GPIO_Port;
 8000dce:	4b0c      	ldr	r3, [pc, #48]	@ (8000e00 <VR_Init+0x70>)
 8000dd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000dfc <VR_Init+0x6c>)
 8000dd2:	601a      	str	r2, [r3, #0]
    cmp_sensor.gpio_pin = CMP_Pin;
 8000dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8000e00 <VR_Init+0x70>)
 8000dd6:	2202      	movs	r2, #2
 8000dd8:	809a      	strh	r2, [r3, #4]
    cmp_sensor.type = SENSOR_CMP;
 8000dda:	4b09      	ldr	r3, [pc, #36]	@ (8000e00 <VR_Init+0x70>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	719a      	strb	r2, [r3, #6]
    cmp_sensor.pulse_count_per_rev = cmp_pulses_per_rev;
 8000de0:	4a07      	ldr	r2, [pc, #28]	@ (8000e00 <VR_Init+0x70>)
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	60d3      	str	r3, [r2, #12]
    cmp_sensor.timeout_ms = timeout_ms;
 8000de6:	4a06      	ldr	r2, [pc, #24]	@ (8000e00 <VR_Init+0x70>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6353      	str	r3, [r2, #52]	@ 0x34

    return HAL_OK;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3710      	adds	r7, #16
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	240002e4 	.word	0x240002e4
 8000dfc:	58020000 	.word	0x58020000
 8000e00:	24000320 	.word	0x24000320

08000e04 <VR_CalculateDeltaT>:

/**
 * @brief Calcula delta T
 */
static uint32_t VR_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
    if (current >= previous) {
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d303      	bcc.n	8000e1e <VR_CalculateDeltaT+0x1a>
        return current - previous;
 8000e16:	687a      	ldr	r2, [r7, #4]
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	1ad3      	subs	r3, r2, r3
 8000e1c:	e002      	b.n	8000e24 <VR_CalculateDeltaT+0x20>
    } else {
        // Overflow do timer
        return (0xFFFFFFFF - previous) + current + 1;
 8000e1e:	687a      	ldr	r2, [r7, #4]
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	1ad3      	subs	r3, r2, r3
    }
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <VR_InputCaptureCallback>:

void VR_InputCaptureCallback(VR_Sensor_Type_t type){
 8000e30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e32:	b0a3      	sub	sp, #140	@ 0x8c
 8000e34:	af0c      	add	r7, sp, #48	@ 0x30
 8000e36:	4603      	mov	r3, r0
 8000e38:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	657b      	str	r3, [r7, #84]	@ 0x54
	VR_Sensor_t temp;

	uint8_t is_largest_tooth = 0;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

	if(type == SENSOR_CKP){
 8000e44:	79fb      	ldrb	r3, [r7, #7]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d116      	bne.n	8000e78 <VR_InputCaptureCallback+0x48>
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CKP_CHANNEL);
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4880      	ldr	r0, [pc, #512]	@ (8001050 <VR_InputCaptureCallback+0x220>)
 8000e4e:	f00d fc33 	bl	800e6b8 <HAL_TIM_ReadCapturedValue>
 8000e52:	6578      	str	r0, [r7, #84]	@ 0x54
		ckp_sensor.current_edge_time = current_time;
 8000e54:	4a7f      	ldr	r2, [pc, #508]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000e56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e58:	61d3      	str	r3, [r2, #28]
		temp = ckp_sensor;
 8000e5a:	4b7e      	ldr	r3, [pc, #504]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000e5c:	f107 0408 	add.w	r4, r7, #8
 8000e60:	461d      	mov	r5, r3
 8000e62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000e76:	e015      	b.n	8000ea4 <VR_InputCaptureCallback+0x74>
	}else{
		current_time = HAL_TIM_ReadCapturedValue(&htim5, CMP_CHANNEL);
 8000e78:	2104      	movs	r1, #4
 8000e7a:	4875      	ldr	r0, [pc, #468]	@ (8001050 <VR_InputCaptureCallback+0x220>)
 8000e7c:	f00d fc1c 	bl	800e6b8 <HAL_TIM_ReadCapturedValue>
 8000e80:	6578      	str	r0, [r7, #84]	@ 0x54
		cmp_sensor.current_edge_time = current_time;
 8000e82:	4a75      	ldr	r2, [pc, #468]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 8000e84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e86:	61d3      	str	r3, [r2, #28]
		temp = cmp_sensor;
 8000e88:	4b73      	ldr	r3, [pc, #460]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 8000e8a:	f107 0408 	add.w	r4, r7, #8
 8000e8e:	461d      	mov	r5, r3
 8000e90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ea0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	uint32_t delta = VR_CalculateDeltaT(current_time, temp.last_edge_time);
 8000ea4:	6a3b      	ldr	r3, [r7, #32]
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8000eaa:	f7ff ffab 	bl	8000e04 <VR_CalculateDeltaT>
 8000eae:	64f8      	str	r0, [r7, #76]	@ 0x4c

    if (delta < 60) {  // < 1/15000s = > 15kHz 14000/60 * tooths Hz
 8000eb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eb2:	2b3b      	cmp	r3, #59	@ 0x3b
 8000eb4:	f240 80c7 	bls.w	8001046 <VR_InputCaptureCallback+0x216>
        return;
    }

    uint32_t rpm = 1.0f/(float)delta * 1000000.0f;
 8000eb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000eba:	ee07 3a90 	vmov	s15, r3
 8000ebe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ec2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000ec6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eca:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 800105c <VR_InputCaptureCallback+0x22c>
 8000ece:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ed2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ed6:	ee17 3a90 	vmov	r3, s15
 8000eda:	64bb      	str	r3, [r7, #72]	@ 0x48
    rpm *= 60.0f/(float)temp.pulse_count_per_rev;
 8000edc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000ede:	ee07 3a90 	vmov	s15, r3
 8000ee2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	ee07 3a90 	vmov	s15, r3
 8000eec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ef0:	ed9f 6a5b 	vldr	s12, [pc, #364]	@ 8001060 <VR_InputCaptureCallback+0x230>
 8000ef4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000ef8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000efc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f00:	ee17 3a90 	vmov	r3, s15
 8000f04:	64bb      	str	r3, [r7, #72]	@ 0x48

    float ratio = (float)delta/(float)temp.period;
 8000f06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f08:	ee07 3a90 	vmov	s15, r3
 8000f0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f12:	ee07 3a90 	vmov	s15, r3
 8000f16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1e:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    if(ratio >= 2.5f){
 8000f22:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8000f26:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000f2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f32:	db1a      	blt.n	8000f6a <VR_InputCaptureCallback+0x13a>

    	if(temp.isSync){
 8000f34:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d008      	beq.n	8000f4e <VR_InputCaptureCallback+0x11e>
        	temp.pulse_count_per_rev = temp.pulse_count;
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	617b      	str	r3, [r7, #20]
        	temp.revolution_count += 1;
 8000f40:	69bb      	ldr	r3, [r7, #24]
 8000f42:	3301      	adds	r3, #1
 8000f44:	61bb      	str	r3, [r7, #24]

        	is_largest_tooth = 1;
 8000f46:	2301      	movs	r3, #1
 8000f48:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8000f4c:	e002      	b.n	8000f54 <VR_InputCaptureCallback+0x124>
    	}else
    		temp.isSync = true;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

    	if(temp.is_first_rev == 0){
 8000f54:	7f3b      	ldrb	r3, [r7, #28]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d104      	bne.n	8000f64 <VR_InputCaptureCallback+0x134>
    		temp.pulse_count = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	613b      	str	r3, [r7, #16]
    		temp.is_first_rev = 1;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	773b      	strb	r3, [r7, #28]
 8000f62:	e011      	b.n	8000f88 <VR_InputCaptureCallback+0x158>
    	}else temp.is_first_rev = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	773b      	strb	r3, [r7, #28]
 8000f68:	e00e      	b.n	8000f88 <VR_InputCaptureCallback+0x158>

    }else
    	temp.frequency_hz = 1.0f/(float)delta * 1000000.0f;
 8000f6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f6c:	ee07 3a90 	vmov	s15, r3
 8000f70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f7c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800105c <VR_InputCaptureCallback+0x22c>
 8000f80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f84:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    temp.last_edge_time = current_time;
 8000f88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f8a:	623b      	str	r3, [r7, #32]
	temp.period = delta;//us
 8000f8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if(type == SENSOR_CKP){
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d12b      	bne.n	8000fee <VR_InputCaptureCallback+0x1be>
		ckp_sensor = temp;
 8000f96:	4b2f      	ldr	r3, [pc, #188]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000f98:	461d      	mov	r5, r3
 8000f9a:	f107 0408 	add.w	r4, r7, #8
 8000f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fa2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fa6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fa8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000faa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000fae:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		ckp_sensor.pulse_count+=1;
 8000fb2:	4b28      	ldr	r3, [pc, #160]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000fb4:	689b      	ldr	r3, [r3, #8]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	4a26      	ldr	r2, [pc, #152]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000fba:	6093      	str	r3, [r2, #8]

		if(is_largest_tooth && ckp_sensor.is_first_rev == 0)
 8000fbc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d041      	beq.n	8001048 <VR_InputCaptureCallback+0x218>
 8000fc4:	4b23      	ldr	r3, [pc, #140]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000fc6:	7d1b      	ldrb	r3, [r3, #20]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d13d      	bne.n	8001048 <VR_InputCaptureCallback+0x218>
			ENGINE_CKP_Callback(ckp_sensor);
 8000fcc:	4e21      	ldr	r6, [pc, #132]	@ (8001054 <VR_InputCaptureCallback+0x224>)
 8000fce:	466d      	mov	r5, sp
 8000fd0:	f106 0410 	add.w	r4, r6, #16
 8000fd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fd8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000fda:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000fdc:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000fe0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000fe4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000fe8:	f001 ffd6 	bl	8002f98 <ENGINE_CKP_Callback>
 8000fec:	e02c      	b.n	8001048 <VR_InputCaptureCallback+0x218>

	}else{
		cmp_sensor = temp;
 8000fee:	4b1a      	ldr	r3, [pc, #104]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 8000ff0:	461d      	mov	r5, r3
 8000ff2:	f107 0408 	add.w	r4, r7, #8
 8000ff6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ff8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ffa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ffc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ffe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001000:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001002:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001006:	e885 0007 	stmia.w	r5, {r0, r1, r2}
		cmp_sensor.pulse_count+=1;
 800100a:	4b13      	ldr	r3, [pc, #76]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 800100c:	689b      	ldr	r3, [r3, #8]
 800100e:	3301      	adds	r3, #1
 8001010:	4a11      	ldr	r2, [pc, #68]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 8001012:	6093      	str	r3, [r2, #8]

		if(is_largest_tooth && cmp_sensor.is_first_rev == 0)
 8001014:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8001018:	2b00      	cmp	r3, #0
 800101a:	d015      	beq.n	8001048 <VR_InputCaptureCallback+0x218>
 800101c:	4b0e      	ldr	r3, [pc, #56]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 800101e:	7d1b      	ldrb	r3, [r3, #20]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d111      	bne.n	8001048 <VR_InputCaptureCallback+0x218>
			ENGINE_CMP_Callback(cmp_sensor);
 8001024:	4e0c      	ldr	r6, [pc, #48]	@ (8001058 <VR_InputCaptureCallback+0x228>)
 8001026:	466d      	mov	r5, sp
 8001028:	f106 0410 	add.w	r4, r6, #16
 800102c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800102e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001030:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001032:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001034:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001038:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800103c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001040:	f002 f806 	bl	8003050 <ENGINE_CMP_Callback>
 8001044:	e000      	b.n	8001048 <VR_InputCaptureCallback+0x218>
        return;
 8001046:	bf00      	nop
	}
}
 8001048:	375c      	adds	r7, #92	@ 0x5c
 800104a:	46bd      	mov	sp, r7
 800104c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800104e:	bf00      	nop
 8001050:	24003cf4 	.word	0x24003cf4
 8001054:	240002e4 	.word	0x240002e4
 8001058:	24000320 	.word	0x24000320
 800105c:	49742400 	.word	0x49742400
 8001060:	42700000 	.word	0x42700000

08001064 <cJSON_strdup>:
#define static_strlen(string_literal) (sizeof(string_literal) - sizeof(""))

static internal_hooks global_hooks = { internal_malloc, internal_free, internal_realloc };

static unsigned char* cJSON_strdup(const unsigned char* string, const internal_hooks * const hooks)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	6039      	str	r1, [r7, #0]
    size_t length = 0;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8001072:	2300      	movs	r3, #0
 8001074:	60bb      	str	r3, [r7, #8]

    if (string == NULL)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d101      	bne.n	8001080 <cJSON_strdup+0x1c>
    {
        return NULL;
 800107c:	2300      	movs	r3, #0
 800107e:	e015      	b.n	80010ac <cJSON_strdup+0x48>
    }

    length = strlen((const char*)string) + sizeof("");
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff f97d 	bl	8000380 <strlen>
 8001086:	4603      	mov	r3, r0
 8001088:	3301      	adds	r3, #1
 800108a:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)hooks->allocate(length);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	4798      	blx	r3
 8001094:	60b8      	str	r0, [r7, #8]
    if (copy == NULL)
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <cJSON_strdup+0x3c>
    {
        return NULL;
 800109c:	2300      	movs	r3, #0
 800109e:	e005      	b.n	80010ac <cJSON_strdup+0x48>
    }
    memcpy(copy, string, length);
 80010a0:	68fa      	ldr	r2, [r7, #12]
 80010a2:	6879      	ldr	r1, [r7, #4]
 80010a4:	68b8      	ldr	r0, [r7, #8]
 80010a6:	f012 f8ea 	bl	801327e <memcpy>

    return copy;
 80010aa:	68bb      	ldr	r3, [r7, #8]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2028      	movs	r0, #40	@ 0x28
 80010c2:	4798      	blx	r3
 80010c4:	60f8      	str	r0, [r7, #12]
    if (node)
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d004      	beq.n	80010d6 <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 80010cc:	2228      	movs	r2, #40	@ 0x28
 80010ce:	2100      	movs	r1, #0
 80010d0:	68f8      	ldr	r0, [r7, #12]
 80010d2:	f012 f80f 	bl	80130f4 <memset>
    }

    return node;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}

080010e0 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 80010ec:	e03d      	b.n	800116a <cJSON_Delete+0x8a>
    {
        next = item->next;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d108      	bne.n	8001112 <cJSON_Delete+0x32>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d004      	beq.n	8001112 <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ffe7 	bl	80010e0 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10c      	bne.n	8001138 <cJSON_Delete+0x58>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d008      	beq.n	8001138 <cJSON_Delete+0x58>
        {
            global_hooks.deallocate(item->valuestring);
 8001126:	4b15      	ldr	r3, [pc, #84]	@ (800117c <cJSON_Delete+0x9c>)
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	687a      	ldr	r2, [r7, #4]
 800112c:	6912      	ldr	r2, [r2, #16]
 800112e:	4610      	mov	r0, r2
 8001130:	4798      	blx	r3
            item->valuestring = NULL;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	68db      	ldr	r3, [r3, #12]
 800113c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001140:	2b00      	cmp	r3, #0
 8001142:	d10c      	bne.n	800115e <cJSON_Delete+0x7e>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a1b      	ldr	r3, [r3, #32]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d008      	beq.n	800115e <cJSON_Delete+0x7e>
        {
            global_hooks.deallocate(item->string);
 800114c:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <cJSON_Delete+0x9c>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	6a12      	ldr	r2, [r2, #32]
 8001154:	4610      	mov	r0, r2
 8001156:	4798      	blx	r3
            item->string = NULL;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	621a      	str	r2, [r3, #32]
        }
        global_hooks.deallocate(item);
 800115e:	4b07      	ldr	r3, [pc, #28]	@ (800117c <cJSON_Delete+0x9c>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	4798      	blx	r3
        item = next;
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d1be      	bne.n	80010ee <cJSON_Delete+0xe>
    }
}
 8001170:	bf00      	nop
 8001172:	bf00      	nop
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	2400005c 	.word	0x2400005c

08001180 <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8001184:	232e      	movs	r3, #46	@ 0x2e
#endif
}
 8001186:	4618      	mov	r0, r3
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr

08001190 <ensure>:
    internal_hooks hooks;
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
    size_t newsize = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	60bb      	str	r3, [r7, #8]

    if ((p == NULL) || (p->buffer == NULL))
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <ensure+0x20>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <ensure+0x24>
    {
        return NULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	e083      	b.n	80012bc <ensure+0x12c>
    }

    if ((p->length > 0) && (p->offset >= p->length))
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d007      	beq.n	80011cc <ensure+0x3c>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d301      	bcc.n	80011cc <ensure+0x3c>
    {
        /* make sure that offset is valid */
        return NULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	e077      	b.n	80012bc <ensure+0x12c>
    }

    if (needed > INT_MAX)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	da01      	bge.n	80011d6 <ensure+0x46>
    {
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	e072      	b.n	80012bc <ensure+0x12c>
    }

    needed += p->offset + 1;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	689a      	ldr	r2, [r3, #8]
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	4413      	add	r3, r2
 80011de:	3301      	adds	r3, #1
 80011e0:	603b      	str	r3, [r7, #0]
    if (needed <= p->length)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d805      	bhi.n	80011f8 <ensure+0x68>
    {
        return p->buffer + p->offset;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	689b      	ldr	r3, [r3, #8]
 80011f4:	4413      	add	r3, r2
 80011f6:	e061      	b.n	80012bc <ensure+0x12c>
    }

    if (p->noalloc) {
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	691b      	ldr	r3, [r3, #16]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <ensure+0x74>
        return NULL;
 8001200:	2300      	movs	r3, #0
 8001202:	e05b      	b.n	80012bc <ensure+0x12c>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2))
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800120a:	d308      	bcc.n	800121e <ensure+0x8e>
    {
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	db03      	blt.n	800121a <ensure+0x8a>
        {
            newsize = INT_MAX;
 8001212:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	e004      	b.n	8001224 <ensure+0x94>
        }
        else
        {
            return NULL;
 800121a:	2300      	movs	r3, #0
 800121c:	e04e      	b.n	80012bc <ensure+0x12c>
        }
    }
    else
    {
        newsize = needed * 2;
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	005b      	lsls	r3, r3, #1
 8001222:	60bb      	str	r3, [r7, #8]
    }

    if (p->hooks.reallocate != NULL)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a1b      	ldr	r3, [r3, #32]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d018      	beq.n	800125e <ensure+0xce>
    {
        /* reallocate with realloc if available */
        newbuffer = (unsigned char*)p->hooks.reallocate(p->buffer, newsize);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a1b      	ldr	r3, [r3, #32]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	6812      	ldr	r2, [r2, #0]
 8001234:	68b9      	ldr	r1, [r7, #8]
 8001236:	4610      	mov	r0, r2
 8001238:	4798      	blx	r3
 800123a:	60f8      	str	r0, [r7, #12]
        if (newbuffer == NULL)
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d132      	bne.n	80012a8 <ensure+0x118>
        {
            p->hooks.deallocate(p->buffer);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	69db      	ldr	r3, [r3, #28]
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	6812      	ldr	r2, [r2, #0]
 800124a:	4610      	mov	r0, r2
 800124c:	4798      	blx	r3
            p->length = 0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]

            return NULL;
 800125a:	2300      	movs	r3, #0
 800125c:	e02e      	b.n	80012bc <ensure+0x12c>
        }
    }
    else
    {
        /* otherwise reallocate manually */
        newbuffer = (unsigned char*)p->hooks.allocate(newsize);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	4798      	blx	r3
 8001266:	60f8      	str	r0, [r7, #12]
        if (!newbuffer)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d10d      	bne.n	800128a <ensure+0xfa>
        {
            p->hooks.deallocate(p->buffer);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	6812      	ldr	r2, [r2, #0]
 8001276:	4610      	mov	r0, r2
 8001278:	4798      	blx	r3
            p->length = 0;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	605a      	str	r2, [r3, #4]
            p->buffer = NULL;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	601a      	str	r2, [r3, #0]

            return NULL;
 8001286:	2300      	movs	r3, #0
 8001288:	e018      	b.n	80012bc <ensure+0x12c>
        }

        memcpy(newbuffer, p->buffer, p->offset + 1);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6819      	ldr	r1, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	3301      	adds	r3, #1
 8001294:	461a      	mov	r2, r3
 8001296:	68f8      	ldr	r0, [r7, #12]
 8001298:	f011 fff1 	bl	801327e <memcpy>
        p->hooks.deallocate(p->buffer);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	69db      	ldr	r3, [r3, #28]
 80012a0:	687a      	ldr	r2, [r7, #4]
 80012a2:	6812      	ldr	r2, [r2, #0]
 80012a4:	4610      	mov	r0, r2
 80012a6:	4798      	blx	r3
    }
    p->length = newsize;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	68fa      	ldr	r2, [r7, #12]
 80012b2:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	68fa      	ldr	r2, [r7, #12]
 80012ba:	4413      	add	r3, r2
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL))
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d013      	beq.n	80012fe <update_offset+0x3a>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00f      	beq.n	80012fe <update_offset+0x3a>
    {
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681a      	ldr	r2, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	689b      	ldr	r3, [r3, #8]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689c      	ldr	r4, [r3, #8]
 80012ee:	68f8      	ldr	r0, [r7, #12]
 80012f0:	f7ff f846 	bl	8000380 <strlen>
 80012f4:	4603      	mov	r3, r0
 80012f6:	18e2      	adds	r2, r4, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	e000      	b.n	8001300 <update_offset+0x3c>
        return;
 80012fe:	bf00      	nop
}
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bd90      	pop	{r4, r7, pc}
	...

08001308 <compare_double>:

/* securely comparison of floating-point variables */
static cJSON_bool compare_double(double a, double b)
{
 8001308:	b480      	push	{r7}
 800130a:	b087      	sub	sp, #28
 800130c:	af00      	add	r7, sp, #0
 800130e:	ed87 0b02 	vstr	d0, [r7, #8]
 8001312:	ed87 1b00 	vstr	d1, [r7]
    double maxVal = fabs(a) > fabs(b) ? fabs(a) : fabs(b);
 8001316:	ed97 7b02 	vldr	d7, [r7, #8]
 800131a:	eeb0 6bc7 	vabs.f64	d6, d7
 800131e:	ed97 7b00 	vldr	d7, [r7]
 8001322:	eeb0 7bc7 	vabs.f64	d7, d7
 8001326:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800132a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132e:	dd04      	ble.n	800133a <compare_double+0x32>
 8001330:	ed97 7b02 	vldr	d7, [r7, #8]
 8001334:	eeb0 7bc7 	vabs.f64	d7, d7
 8001338:	e003      	b.n	8001342 <compare_double+0x3a>
 800133a:	ed97 7b00 	vldr	d7, [r7]
 800133e:	eeb0 7bc7 	vabs.f64	d7, d7
 8001342:	ed87 7b04 	vstr	d7, [r7, #16]
    return (fabs(a - b) <= maxVal * DBL_EPSILON);
 8001346:	ed97 6b02 	vldr	d6, [r7, #8]
 800134a:	ed97 7b00 	vldr	d7, [r7]
 800134e:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001352:	eeb0 6bc7 	vabs.f64	d6, d7
 8001356:	ed97 7b04 	vldr	d7, [r7, #16]
 800135a:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8001380 <compare_double+0x78>
 800135e:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001362:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136a:	bf94      	ite	ls
 800136c:	2301      	movls	r3, #1
 800136e:	2300      	movhi	r3, #0
 8001370:	b2db      	uxtb	r3, r3
}
 8001372:	4618      	mov	r0, r3
 8001374:	371c      	adds	r7, #28
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	00000000 	.word	0x00000000
 8001384:	3cb00000 	.word	0x3cb00000

08001388 <print_number>:

/* Render the number nicely from the given item into a string. */
static cJSON_bool print_number(const cJSON * const item, printbuffer * const output_buffer)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b092      	sub	sp, #72	@ 0x48
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001392:	2300      	movs	r3, #0
 8001394:	63fb      	str	r3, [r7, #60]	@ 0x3c
    double d = item->valuedouble;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800139c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    int length = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	647b      	str	r3, [r7, #68]	@ 0x44
    size_t i = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	643b      	str	r3, [r7, #64]	@ 0x40
    unsigned char number_buffer[26] = {0}; /* temporary buffer to print the number into */
 80013a8:	f107 0314 	add.w	r3, r7, #20
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	605a      	str	r2, [r3, #4]
 80013b2:	609a      	str	r2, [r3, #8]
 80013b4:	60da      	str	r2, [r3, #12]
 80013b6:	611a      	str	r2, [r3, #16]
 80013b8:	615a      	str	r2, [r3, #20]
 80013ba:	831a      	strh	r2, [r3, #24]
    unsigned char decimal_point = get_decimal_point();
 80013bc:	f7ff fee0 	bl	8001180 <get_decimal_point>
 80013c0:	4603      	mov	r3, r0
 80013c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double test = 0.0;
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	e9c7 2302 	strd	r2, r3, [r7, #8]

    if (output_buffer == NULL)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <print_number+0x54>
    {
        return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e0a2      	b.n	8001522 <print_number+0x19a>
    }

    /* This checks for NaN and Infinity */
    if (isnan(d) || isinf(d))
 80013dc:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80013e0:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80013e4:	eeb4 6b47 	vcmp.f64	d6, d7
 80013e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ec:	d612      	bvs.n	8001414 <print_number+0x8c>
 80013ee:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80013f2:	eeb0 7bc7 	vabs.f64	d7, d7
 80013f6:	ed9f 6b4e 	vldr	d6, [pc, #312]	@ 8001530 <print_number+0x1a8>
 80013fa:	eeb4 7b46 	vcmp.f64	d7, d6
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	bfd4      	ite	le
 8001404:	2301      	movle	r3, #1
 8001406:	2300      	movgt	r3, #0
 8001408:	b2db      	uxtb	r3, r3
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d007      	beq.n	8001424 <print_number+0x9c>
    {
        length = sprintf((char*)number_buffer, "null");
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4947      	ldr	r1, [pc, #284]	@ (8001538 <print_number+0x1b0>)
 800141a:	4618      	mov	r0, r3
 800141c:	f011 fd42 	bl	8012ea4 <siprintf>
 8001420:	6478      	str	r0, [r7, #68]	@ 0x44
 8001422:	e03c      	b.n	800149e <print_number+0x116>
    }
	else if(d == (double)item->valueint)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	695b      	ldr	r3, [r3, #20]
 8001428:	ee07 3a90 	vmov	s15, r3
 800142c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001430:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8001434:	eeb4 6b47 	vcmp.f64	d6, d7
 8001438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800143c:	d109      	bne.n	8001452 <print_number+0xca>
	{
		length = sprintf((char*)number_buffer, "%d", item->valueint);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695a      	ldr	r2, [r3, #20]
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	493d      	ldr	r1, [pc, #244]	@ (800153c <print_number+0x1b4>)
 8001448:	4618      	mov	r0, r3
 800144a:	f011 fd2b 	bl	8012ea4 <siprintf>
 800144e:	6478      	str	r0, [r7, #68]	@ 0x44
 8001450:	e025      	b.n	800149e <print_number+0x116>
	}
    else
    {
        /* Try 15 decimal places of precision to avoid nonsignificant nonzero digits */
        length = sprintf((char*)number_buffer, "%1.15g", d);
 8001452:	f107 0014 	add.w	r0, r7, #20
 8001456:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800145a:	4939      	ldr	r1, [pc, #228]	@ (8001540 <print_number+0x1b8>)
 800145c:	f011 fd22 	bl	8012ea4 <siprintf>
 8001460:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check whether the original double can be recovered */
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || !compare_double((double)test, d))
 8001462:	f107 0208 	add.w	r2, r7, #8
 8001466:	f107 0314 	add.w	r3, r7, #20
 800146a:	4936      	ldr	r1, [pc, #216]	@ (8001544 <print_number+0x1bc>)
 800146c:	4618      	mov	r0, r3
 800146e:	f011 fd3b 	bl	8012ee8 <siscanf>
 8001472:	4603      	mov	r3, r0
 8001474:	2b01      	cmp	r3, #1
 8001476:	d10a      	bne.n	800148e <print_number+0x106>
 8001478:	ed97 7b02 	vldr	d7, [r7, #8]
 800147c:	ed97 1b0c 	vldr	d1, [r7, #48]	@ 0x30
 8001480:	eeb0 0b47 	vmov.f64	d0, d7
 8001484:	f7ff ff40 	bl	8001308 <compare_double>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d107      	bne.n	800149e <print_number+0x116>
        {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
 800148e:	f107 0014 	add.w	r0, r7, #20
 8001492:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001496:	492c      	ldr	r1, [pc, #176]	@ (8001548 <print_number+0x1c0>)
 8001498:	f011 fd04 	bl	8012ea4 <siprintf>
 800149c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
    }

    /* sprintf failed or buffer overrun occurred */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1)))
 800149e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	db02      	blt.n	80014aa <print_number+0x122>
 80014a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014a6:	2b19      	cmp	r3, #25
 80014a8:	dd01      	ble.n	80014ae <print_number+0x126>
    {
        return false;
 80014aa:	2300      	movs	r3, #0
 80014ac:	e039      	b.n	8001522 <print_number+0x19a>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 80014ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014b0:	3301      	adds	r3, #1
 80014b2:	4619      	mov	r1, r3
 80014b4:	6838      	ldr	r0, [r7, #0]
 80014b6:	f7ff fe6b 	bl	8001190 <ensure>
 80014ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if (output_pointer == NULL)
 80014bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <print_number+0x13e>
    {
        return false;
 80014c2:	2300      	movs	r3, #0
 80014c4:	e02d      	b.n	8001522 <print_number+0x19a>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80014ca:	e01a      	b.n	8001502 <print_number+0x17a>
    {
        if (number_buffer[i] == decimal_point)
 80014cc:	f107 0214 	add.w	r2, r7, #20
 80014d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014d2:	4413      	add	r3, r2
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80014da:	429a      	cmp	r2, r3
 80014dc:	d105      	bne.n	80014ea <print_number+0x162>
        {
            output_pointer[i] = '.';
 80014de:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014e2:	4413      	add	r3, r2
 80014e4:	222e      	movs	r2, #46	@ 0x2e
 80014e6:	701a      	strb	r2, [r3, #0]
            continue;
 80014e8:	e008      	b.n	80014fc <print_number+0x174>
        }

        output_pointer[i] = number_buffer[i];
 80014ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80014ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014ee:	4413      	add	r3, r2
 80014f0:	f107 0114 	add.w	r1, r7, #20
 80014f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014f6:	440a      	add	r2, r1
 80014f8:	7812      	ldrb	r2, [r2, #0]
 80014fa:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++)
 80014fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014fe:	3301      	adds	r3, #1
 8001500:	643b      	str	r3, [r7, #64]	@ 0x40
 8001502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001504:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001506:	429a      	cmp	r2, r3
 8001508:	d3e0      	bcc.n	80014cc <print_number+0x144>
    }
    output_pointer[i] = '\0';
 800150a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800150c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800150e:	4413      	add	r3, r2
 8001510:	2200      	movs	r2, #0
 8001512:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800151a:	441a      	add	r2, r3
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	609a      	str	r2, [r3, #8]

    return true;
 8001520:	2301      	movs	r3, #1
}
 8001522:	4618      	mov	r0, r3
 8001524:	3748      	adds	r7, #72	@ 0x48
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	f3af 8000 	nop.w
 8001530:	ffffffff 	.word	0xffffffff
 8001534:	7fefffff 	.word	0x7fefffff
 8001538:	08015aec 	.word	0x08015aec
 800153c:	08015af4 	.word	0x08015af4
 8001540:	08015af8 	.word	0x08015af8
 8001544:	08015b00 	.word	0x08015b00
 8001548:	08015b04 	.word	0x08015b04

0800154c <print_string_ptr>:
    return false;
}

/* Render the cstring provided to an escaped version that can be printed. */
static cJSON_bool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 800155e:	2300      	movs	r3, #0
 8001560:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <print_string_ptr+0x28>
    {
        return false;
 8001570:	2300      	movs	r3, #0
 8001572:	e110      	b.n	8001796 <print_string_ptr+0x24a>
    }

    /* empty string */
    if (input == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d111      	bne.n	800159e <print_string_ptr+0x52>
    {
        output = ensure(output_buffer, sizeof("\"\""));
 800157a:	2103      	movs	r1, #3
 800157c:	6838      	ldr	r0, [r7, #0]
 800157e:	f7ff fe07 	bl	8001190 <ensure>
 8001582:	6138      	str	r0, [r7, #16]
        if (output == NULL)
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <print_string_ptr+0x42>
        {
            return false;
 800158a:	2300      	movs	r3, #0
 800158c:	e103      	b.n	8001796 <print_string_ptr+0x24a>
        }
        strcpy((char*)output, "\"\"");
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	4a83      	ldr	r2, [pc, #524]	@ (80017a0 <print_string_ptr+0x254>)
 8001592:	8811      	ldrh	r1, [r2, #0]
 8001594:	7892      	ldrb	r2, [r2, #2]
 8001596:	8019      	strh	r1, [r3, #0]
 8001598:	709a      	strb	r2, [r3, #2]

        return true;
 800159a:	2301      	movs	r3, #1
 800159c:	e0fb      	b.n	8001796 <print_string_ptr+0x24a>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	e024      	b.n	80015ee <print_string_ptr+0xa2>
    {
        switch (*input_pointer)
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b22      	cmp	r3, #34	@ 0x22
 80015aa:	dc0f      	bgt.n	80015cc <print_string_ptr+0x80>
 80015ac:	2b08      	cmp	r3, #8
 80015ae:	db13      	blt.n	80015d8 <print_string_ptr+0x8c>
 80015b0:	3b08      	subs	r3, #8
 80015b2:	4a7c      	ldr	r2, [pc, #496]	@ (80017a4 <print_string_ptr+0x258>)
 80015b4:	fa22 f303 	lsr.w	r3, r2, r3
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	2b00      	cmp	r3, #0
 80015be:	bf14      	ite	ne
 80015c0:	2301      	movne	r3, #1
 80015c2:	2300      	moveq	r3, #0
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d102      	bne.n	80015d0 <print_string_ptr+0x84>
 80015ca:	e005      	b.n	80015d8 <print_string_ptr+0x8c>
 80015cc:	2b5c      	cmp	r3, #92	@ 0x5c
 80015ce:	d103      	bne.n	80015d8 <print_string_ptr+0x8c>
            case '\f':
            case '\n':
            case '\r':
            case '\t':
                /* one character escape sequence */
                escape_characters++;
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	3301      	adds	r3, #1
 80015d4:	617b      	str	r3, [r7, #20]
                break;
 80015d6:	e007      	b.n	80015e8 <print_string_ptr+0x9c>
            default:
                if (*input_pointer < 32)
 80015d8:	69fb      	ldr	r3, [r7, #28]
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b1f      	cmp	r3, #31
 80015de:	d802      	bhi.n	80015e6 <print_string_ptr+0x9a>
                {
                    /* UTF-16 escape sequence uXXXX */
                    escape_characters += 5;
 80015e0:	697b      	ldr	r3, [r7, #20]
 80015e2:	3305      	adds	r3, #5
 80015e4:	617b      	str	r3, [r7, #20]
                }
                break;
 80015e6:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++)
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	3301      	adds	r3, #1
 80015ec:	61fb      	str	r3, [r7, #28]
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1d6      	bne.n	80015a4 <print_string_ptr+0x58>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 80015f6:	69fa      	ldr	r2, [r7, #28]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	461a      	mov	r2, r3
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	4413      	add	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + sizeof("\"\""));
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	3303      	adds	r3, #3
 8001608:	4619      	mov	r1, r3
 800160a:	6838      	ldr	r0, [r7, #0]
 800160c:	f7ff fdc0 	bl	8001190 <ensure>
 8001610:	6138      	str	r0, [r7, #16]
    if (output == NULL)
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d101      	bne.n	800161c <print_string_ptr+0xd0>
    {
        return false;
 8001618:	2300      	movs	r3, #0
 800161a:	e0bc      	b.n	8001796 <print_string_ptr+0x24a>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0)
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d117      	bne.n	8001652 <print_string_ptr+0x106>
    {
        output[0] = '\"';
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	2222      	movs	r2, #34	@ 0x22
 8001626:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	3301      	adds	r3, #1
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	4618      	mov	r0, r3
 8001632:	f011 fe24 	bl	801327e <memcpy>
        output[output_length + 1] = '\"';
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	3301      	adds	r3, #1
 800163a:	693a      	ldr	r2, [r7, #16]
 800163c:	4413      	add	r3, r2
 800163e:	2222      	movs	r2, #34	@ 0x22
 8001640:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	3302      	adds	r3, #2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	4413      	add	r3, r2
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]

        return true;
 800164e:	2301      	movs	r3, #1
 8001650:	e0a1      	b.n	8001796 <print_string_ptr+0x24a>
    }

    output[0] = '\"';
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	2222      	movs	r2, #34	@ 0x22
 8001656:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	3301      	adds	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	61fb      	str	r3, [r7, #28]
 8001662:	e086      	b.n	8001772 <print_string_ptr+0x226>
    {
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\'))
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b1f      	cmp	r3, #31
 800166a:	d90c      	bls.n	8001686 <print_string_ptr+0x13a>
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b22      	cmp	r3, #34	@ 0x22
 8001672:	d008      	beq.n	8001686 <print_string_ptr+0x13a>
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b5c      	cmp	r3, #92	@ 0x5c
 800167a:	d004      	beq.n	8001686 <print_string_ptr+0x13a>
        {
            /* normal character, copy */
            *output_pointer = *input_pointer;
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	781a      	ldrb	r2, [r3, #0]
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	701a      	strb	r2, [r3, #0]
 8001684:	e06f      	b.n	8001766 <print_string_ptr+0x21a>
        }
        else
        {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8001686:	69bb      	ldr	r3, [r7, #24]
 8001688:	1c5a      	adds	r2, r3, #1
 800168a:	61ba      	str	r2, [r7, #24]
 800168c:	225c      	movs	r2, #92	@ 0x5c
 800168e:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer)
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	2b22      	cmp	r3, #34	@ 0x22
 8001696:	dc3d      	bgt.n	8001714 <print_string_ptr+0x1c8>
 8001698:	2b08      	cmp	r3, #8
 800169a:	db59      	blt.n	8001750 <print_string_ptr+0x204>
 800169c:	3b08      	subs	r3, #8
 800169e:	2b1a      	cmp	r3, #26
 80016a0:	d856      	bhi.n	8001750 <print_string_ptr+0x204>
 80016a2:	a201      	add	r2, pc, #4	@ (adr r2, 80016a8 <print_string_ptr+0x15c>)
 80016a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a8:	08001729 	.word	0x08001729
 80016ac:	08001749 	.word	0x08001749
 80016b0:	08001739 	.word	0x08001739
 80016b4:	08001751 	.word	0x08001751
 80016b8:	08001731 	.word	0x08001731
 80016bc:	08001741 	.word	0x08001741
 80016c0:	08001751 	.word	0x08001751
 80016c4:	08001751 	.word	0x08001751
 80016c8:	08001751 	.word	0x08001751
 80016cc:	08001751 	.word	0x08001751
 80016d0:	08001751 	.word	0x08001751
 80016d4:	08001751 	.word	0x08001751
 80016d8:	08001751 	.word	0x08001751
 80016dc:	08001751 	.word	0x08001751
 80016e0:	08001751 	.word	0x08001751
 80016e4:	08001751 	.word	0x08001751
 80016e8:	08001751 	.word	0x08001751
 80016ec:	08001751 	.word	0x08001751
 80016f0:	08001751 	.word	0x08001751
 80016f4:	08001751 	.word	0x08001751
 80016f8:	08001751 	.word	0x08001751
 80016fc:	08001751 	.word	0x08001751
 8001700:	08001751 	.word	0x08001751
 8001704:	08001751 	.word	0x08001751
 8001708:	08001751 	.word	0x08001751
 800170c:	08001751 	.word	0x08001751
 8001710:	08001721 	.word	0x08001721
 8001714:	2b5c      	cmp	r3, #92	@ 0x5c
 8001716:	d11b      	bne.n	8001750 <print_string_ptr+0x204>
            {
                case '\\':
                    *output_pointer = '\\';
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	225c      	movs	r2, #92	@ 0x5c
 800171c:	701a      	strb	r2, [r3, #0]
                    break;
 800171e:	e022      	b.n	8001766 <print_string_ptr+0x21a>
                case '\"':
                    *output_pointer = '\"';
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	2222      	movs	r2, #34	@ 0x22
 8001724:	701a      	strb	r2, [r3, #0]
                    break;
 8001726:	e01e      	b.n	8001766 <print_string_ptr+0x21a>
                case '\b':
                    *output_pointer = 'b';
 8001728:	69bb      	ldr	r3, [r7, #24]
 800172a:	2262      	movs	r2, #98	@ 0x62
 800172c:	701a      	strb	r2, [r3, #0]
                    break;
 800172e:	e01a      	b.n	8001766 <print_string_ptr+0x21a>
                case '\f':
                    *output_pointer = 'f';
 8001730:	69bb      	ldr	r3, [r7, #24]
 8001732:	2266      	movs	r2, #102	@ 0x66
 8001734:	701a      	strb	r2, [r3, #0]
                    break;
 8001736:	e016      	b.n	8001766 <print_string_ptr+0x21a>
                case '\n':
                    *output_pointer = 'n';
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	226e      	movs	r2, #110	@ 0x6e
 800173c:	701a      	strb	r2, [r3, #0]
                    break;
 800173e:	e012      	b.n	8001766 <print_string_ptr+0x21a>
                case '\r':
                    *output_pointer = 'r';
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	2272      	movs	r2, #114	@ 0x72
 8001744:	701a      	strb	r2, [r3, #0]
                    break;
 8001746:	e00e      	b.n	8001766 <print_string_ptr+0x21a>
                case '\t':
                    *output_pointer = 't';
 8001748:	69bb      	ldr	r3, [r7, #24]
 800174a:	2274      	movs	r2, #116	@ 0x74
 800174c:	701a      	strb	r2, [r3, #0]
                    break;
 800174e:	e00a      	b.n	8001766 <print_string_ptr+0x21a>
                default:
                    /* escape and print as unicode codepoint */
                    sprintf((char*)output_pointer, "u%04x", *input_pointer);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	461a      	mov	r2, r3
 8001756:	4914      	ldr	r1, [pc, #80]	@ (80017a8 <print_string_ptr+0x25c>)
 8001758:	69b8      	ldr	r0, [r7, #24]
 800175a:	f011 fba3 	bl	8012ea4 <siprintf>
                    output_pointer += 4;
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	3304      	adds	r3, #4
 8001762:	61bb      	str	r3, [r7, #24]
                    break;
 8001764:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++)
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3301      	adds	r3, #1
 800176a:	61fb      	str	r3, [r7, #28]
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	3301      	adds	r3, #1
 8001770:	61bb      	str	r3, [r7, #24]
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	f47f af74 	bne.w	8001664 <print_string_ptr+0x118>
            }
        }
    }
    output[output_length + 1] = '\"';
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3301      	adds	r3, #1
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4413      	add	r3, r2
 8001784:	2222      	movs	r2, #34	@ 0x22
 8001786:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	3302      	adds	r3, #2
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	4413      	add	r3, r2
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]

    return true;
 8001794:	2301      	movs	r3, #1
}
 8001796:	4618      	mov	r0, r3
 8001798:	3720      	adds	r7, #32
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	08015b0c 	.word	0x08015b0c
 80017a4:	04000037 	.word	0x04000037
 80017a8:	08015b10 	.word	0x08015b10

080017ac <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static cJSON_bool print_string(const cJSON * const item, printbuffer * const p)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	691b      	ldr	r3, [r3, #16]
 80017ba:	6839      	ldr	r1, [r7, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fec5 	bl	800154c <print_string_ptr>
 80017c2:	4603      	mov	r3, r0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <print>:
}

#define cjson_min(a, b) (((a) < (b)) ? (a) : (b))

static unsigned char *print(const cJSON * const item, cJSON_bool format, const internal_hooks * const hooks)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b08e      	sub	sp, #56	@ 0x38
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
    static const size_t default_buffer_size = 256;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	637b      	str	r3, [r7, #52]	@ 0x34

    memset(buffer, 0, sizeof(buffer));
 80017dc:	f107 0310 	add.w	r3, r7, #16
 80017e0:	2224      	movs	r2, #36	@ 0x24
 80017e2:	2100      	movs	r1, #0
 80017e4:	4618      	mov	r0, r3
 80017e6:	f011 fc85 	bl	80130f4 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) hooks->allocate(default_buffer_size);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a3b      	ldr	r2, [pc, #236]	@ (80018dc <print+0x110>)
 80017f0:	6812      	ldr	r2, [r2, #0]
 80017f2:	4610      	mov	r0, r2
 80017f4:	4798      	blx	r3
 80017f6:	4603      	mov	r3, r0
 80017f8:	613b      	str	r3, [r7, #16]
    buffer->length = default_buffer_size;
 80017fa:	4b38      	ldr	r3, [pc, #224]	@ (80018dc <print+0x110>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	617b      	str	r3, [r7, #20]
    buffer->format = format;
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
    buffer->hooks = *hooks;
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800180a:	ca07      	ldmia	r2, {r0, r1, r2}
 800180c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (buffer->buffer == NULL)
 8001810:	693b      	ldr	r3, [r7, #16]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d042      	beq.n	800189c <print+0xd0>
    {
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer))
 8001816:	f107 0310 	add.w	r3, r7, #16
 800181a:	4619      	mov	r1, r3
 800181c:	68f8      	ldr	r0, [r7, #12]
 800181e:	f000 f86f 	bl	8001900 <print_value>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d03b      	beq.n	80018a0 <print+0xd4>
    {
        goto fail;
    }
    update_offset(buffer);
 8001828:	f107 0310 	add.w	r3, r7, #16
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fd49 	bl	80012c4 <update_offset>

    /* check if reallocate is available */
    if (hooks->reallocate != NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00d      	beq.n	8001856 <print+0x8a>
    {
        printed = (unsigned char*) hooks->reallocate(buffer->buffer, buffer->offset + 1);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	6938      	ldr	r0, [r7, #16]
 8001840:	69ba      	ldr	r2, [r7, #24]
 8001842:	3201      	adds	r2, #1
 8001844:	4611      	mov	r1, r2
 8001846:	4798      	blx	r3
 8001848:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL) {
 800184a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800184c:	2b00      	cmp	r3, #0
 800184e:	d029      	beq.n	80018a4 <print+0xd8>
            goto fail;
        }
        buffer->buffer = NULL;
 8001850:	2300      	movs	r3, #0
 8001852:	613b      	str	r3, [r7, #16]
 8001854:	e020      	b.n	8001898 <print+0xcc>
    }
    else /* otherwise copy the JSON over to a new buffer */
    {
        printed = (unsigned char*) hooks->allocate(buffer->offset + 1);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	3201      	adds	r2, #1
 800185e:	4610      	mov	r0, r2
 8001860:	4798      	blx	r3
 8001862:	6378      	str	r0, [r7, #52]	@ 0x34
        if (printed == NULL)
 8001864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001866:	2b00      	cmp	r3, #0
 8001868:	d01e      	beq.n	80018a8 <print+0xdc>
        {
            goto fail;
        }
        memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 800186a:	6939      	ldr	r1, [r7, #16]
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	1c5a      	adds	r2, r3, #1
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	4293      	cmp	r3, r2
 8001874:	bf28      	it	cs
 8001876:	4613      	movcs	r3, r2
 8001878:	461a      	mov	r2, r3
 800187a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800187c:	f011 fcff 	bl	801327e <memcpy>
        printed[buffer->offset] = '\0'; /* just to be sure */
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001884:	4413      	add	r3, r2
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]

        /* free the buffer */
        hooks->deallocate(buffer->buffer);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	693a      	ldr	r2, [r7, #16]
 8001890:	4610      	mov	r0, r2
 8001892:	4798      	blx	r3
        buffer->buffer = NULL;
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
    }

    return printed;
 8001898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800189a:	e01a      	b.n	80018d2 <print+0x106>
        goto fail;
 800189c:	bf00      	nop
 800189e:	e004      	b.n	80018aa <print+0xde>
        goto fail;
 80018a0:	bf00      	nop
 80018a2:	e002      	b.n	80018aa <print+0xde>
            goto fail;
 80018a4:	bf00      	nop
 80018a6:	e000      	b.n	80018aa <print+0xde>
            goto fail;
 80018a8:	bf00      	nop

fail:
    if (buffer->buffer != NULL)
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d006      	beq.n	80018be <print+0xf2>
    {
        hooks->deallocate(buffer->buffer);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4610      	mov	r0, r2
 80018b8:	4798      	blx	r3
        buffer->buffer = NULL;
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]
    }

    if (printed != NULL)
 80018be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d005      	beq.n	80018d0 <print+0x104>
    {
        hooks->deallocate(printed);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80018ca:	4798      	blx	r3
        printed = NULL;
 80018cc:	2300      	movs	r3, #0
 80018ce:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    return NULL;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3738      	adds	r7, #56	@ 0x38
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	080161bc 	.word	0x080161bc

080018e0 <cJSON_PrintUnformatted>:
{
    return (char*)print(item, true, &global_hooks);
}

CJSON_PUBLIC(char *) cJSON_PrintUnformatted(const cJSON *item)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false, &global_hooks);
 80018e8:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <cJSON_PrintUnformatted+0x1c>)
 80018ea:	2100      	movs	r1, #0
 80018ec:	6878      	ldr	r0, [r7, #4]
 80018ee:	f7ff ff6d 	bl	80017cc <print>
 80018f2:	4603      	mov	r3, r0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	2400005c 	.word	0x2400005c

08001900 <print_value>:
    return false;
}

/* Render a value to text. */
static cJSON_bool print_value(const cJSON * const item, printbuffer * const output_buffer)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 800190a:	2300      	movs	r3, #0
 800190c:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d002      	beq.n	800191a <print_value+0x1a>
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <print_value+0x1e>
    {
        return false;
 800191a:	2300      	movs	r3, #0
 800191c:	e0c9      	b.n	8001ab2 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b80      	cmp	r3, #128	@ 0x80
 8001926:	f000 808e 	beq.w	8001a46 <print_value+0x146>
 800192a:	2b80      	cmp	r3, #128	@ 0x80
 800192c:	f300 80c0 	bgt.w	8001ab0 <print_value+0x1b0>
 8001930:	2b20      	cmp	r3, #32
 8001932:	dc49      	bgt.n	80019c8 <print_value+0xc8>
 8001934:	2b00      	cmp	r3, #0
 8001936:	f340 80bb 	ble.w	8001ab0 <print_value+0x1b0>
 800193a:	3b01      	subs	r3, #1
 800193c:	2b1f      	cmp	r3, #31
 800193e:	f200 80b7 	bhi.w	8001ab0 <print_value+0x1b0>
 8001942:	a201      	add	r2, pc, #4	@ (adr r2, 8001948 <print_value+0x48>)
 8001944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001948:	080019f3 	.word	0x080019f3
 800194c:	08001a17 	.word	0x08001a17
 8001950:	08001ab1 	.word	0x08001ab1
 8001954:	080019cf 	.word	0x080019cf
 8001958:	08001ab1 	.word	0x08001ab1
 800195c:	08001ab1 	.word	0x08001ab1
 8001960:	08001ab1 	.word	0x08001ab1
 8001964:	08001a3b 	.word	0x08001a3b
 8001968:	08001ab1 	.word	0x08001ab1
 800196c:	08001ab1 	.word	0x08001ab1
 8001970:	08001ab1 	.word	0x08001ab1
 8001974:	08001ab1 	.word	0x08001ab1
 8001978:	08001ab1 	.word	0x08001ab1
 800197c:	08001ab1 	.word	0x08001ab1
 8001980:	08001ab1 	.word	0x08001ab1
 8001984:	08001a8d 	.word	0x08001a8d
 8001988:	08001ab1 	.word	0x08001ab1
 800198c:	08001ab1 	.word	0x08001ab1
 8001990:	08001ab1 	.word	0x08001ab1
 8001994:	08001ab1 	.word	0x08001ab1
 8001998:	08001ab1 	.word	0x08001ab1
 800199c:	08001ab1 	.word	0x08001ab1
 80019a0:	08001ab1 	.word	0x08001ab1
 80019a4:	08001ab1 	.word	0x08001ab1
 80019a8:	08001ab1 	.word	0x08001ab1
 80019ac:	08001ab1 	.word	0x08001ab1
 80019b0:	08001ab1 	.word	0x08001ab1
 80019b4:	08001ab1 	.word	0x08001ab1
 80019b8:	08001ab1 	.word	0x08001ab1
 80019bc:	08001ab1 	.word	0x08001ab1
 80019c0:	08001ab1 	.word	0x08001ab1
 80019c4:	08001a99 	.word	0x08001a99
 80019c8:	2b40      	cmp	r3, #64	@ 0x40
 80019ca:	d06b      	beq.n	8001aa4 <print_value+0x1a4>
 80019cc:	e070      	b.n	8001ab0 <print_value+0x1b0>
    {
        case cJSON_NULL:
            output = ensure(output_buffer, 5);
 80019ce:	2105      	movs	r1, #5
 80019d0:	6838      	ldr	r0, [r7, #0]
 80019d2:	f7ff fbdd 	bl	8001190 <ensure>
 80019d6:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d101      	bne.n	80019e2 <print_value+0xe2>
            {
                return false;
 80019de:	2300      	movs	r3, #0
 80019e0:	e067      	b.n	8001ab2 <print_value+0x1b2>
            }
            strcpy((char*)output, "null");
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4a35      	ldr	r2, [pc, #212]	@ (8001abc <print_value+0x1bc>)
 80019e6:	6810      	ldr	r0, [r2, #0]
 80019e8:	6018      	str	r0, [r3, #0]
 80019ea:	7912      	ldrb	r2, [r2, #4]
 80019ec:	711a      	strb	r2, [r3, #4]
            return true;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e05f      	b.n	8001ab2 <print_value+0x1b2>

        case cJSON_False:
            output = ensure(output_buffer, 6);
 80019f2:	2106      	movs	r1, #6
 80019f4:	6838      	ldr	r0, [r7, #0]
 80019f6:	f7ff fbcb 	bl	8001190 <ensure>
 80019fa:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <print_value+0x106>
            {
                return false;
 8001a02:	2300      	movs	r3, #0
 8001a04:	e055      	b.n	8001ab2 <print_value+0x1b2>
            }
            strcpy((char*)output, "false");
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	4a2d      	ldr	r2, [pc, #180]	@ (8001ac0 <print_value+0x1c0>)
 8001a0a:	6810      	ldr	r0, [r2, #0]
 8001a0c:	6018      	str	r0, [r3, #0]
 8001a0e:	8892      	ldrh	r2, [r2, #4]
 8001a10:	809a      	strh	r2, [r3, #4]
            return true;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e04d      	b.n	8001ab2 <print_value+0x1b2>

        case cJSON_True:
            output = ensure(output_buffer, 5);
 8001a16:	2105      	movs	r1, #5
 8001a18:	6838      	ldr	r0, [r7, #0]
 8001a1a:	f7ff fbb9 	bl	8001190 <ensure>
 8001a1e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d101      	bne.n	8001a2a <print_value+0x12a>
            {
                return false;
 8001a26:	2300      	movs	r3, #0
 8001a28:	e043      	b.n	8001ab2 <print_value+0x1b2>
            }
            strcpy((char*)output, "true");
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	4a25      	ldr	r2, [pc, #148]	@ (8001ac4 <print_value+0x1c4>)
 8001a2e:	6810      	ldr	r0, [r2, #0]
 8001a30:	6018      	str	r0, [r3, #0]
 8001a32:	7912      	ldrb	r2, [r2, #4]
 8001a34:	711a      	strb	r2, [r3, #4]
            return true;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e03b      	b.n	8001ab2 <print_value+0x1b2>

        case cJSON_Number:
            return print_number(item, output_buffer);
 8001a3a:	6839      	ldr	r1, [r7, #0]
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	f7ff fca3 	bl	8001388 <print_number>
 8001a42:	4603      	mov	r3, r0
 8001a44:	e035      	b.n	8001ab2 <print_value+0x1b2>

        case cJSON_Raw:
        {
            size_t raw_length = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
            if (item->valuestring == NULL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	691b      	ldr	r3, [r3, #16]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <print_value+0x156>
            {
                return false;
 8001a52:	2300      	movs	r3, #0
 8001a54:	e02d      	b.n	8001ab2 <print_value+0x1b2>
            }

            raw_length = strlen(item->valuestring) + sizeof("");
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	691b      	ldr	r3, [r3, #16]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fc90 	bl	8000380 <strlen>
 8001a60:	4603      	mov	r3, r0
 8001a62:	3301      	adds	r3, #1
 8001a64:	60bb      	str	r3, [r7, #8]
            output = ensure(output_buffer, raw_length);
 8001a66:	68b9      	ldr	r1, [r7, #8]
 8001a68:	6838      	ldr	r0, [r7, #0]
 8001a6a:	f7ff fb91 	bl	8001190 <ensure>
 8001a6e:	60f8      	str	r0, [r7, #12]
            if (output == NULL)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d101      	bne.n	8001a7a <print_value+0x17a>
            {
                return false;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e01b      	b.n	8001ab2 <print_value+0x1b2>
            }
            memcpy(output, item->valuestring, raw_length);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	4619      	mov	r1, r3
 8001a82:	68f8      	ldr	r0, [r7, #12]
 8001a84:	f011 fbfb 	bl	801327e <memcpy>
            return true;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e012      	b.n	8001ab2 <print_value+0x1b2>
        }

        case cJSON_String:
            return print_string(item, output_buffer);
 8001a8c:	6839      	ldr	r1, [r7, #0]
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff fe8c 	bl	80017ac <print_string>
 8001a94:	4603      	mov	r3, r0
 8001a96:	e00c      	b.n	8001ab2 <print_value+0x1b2>

        case cJSON_Array:
            return print_array(item, output_buffer);
 8001a98:	6839      	ldr	r1, [r7, #0]
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f814 	bl	8001ac8 <print_array>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	e006      	b.n	8001ab2 <print_value+0x1b2>

        case cJSON_Object:
            return print_object(item, output_buffer);
 8001aa4:	6839      	ldr	r1, [r7, #0]
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f000 f894 	bl	8001bd4 <print_object>
 8001aac:	4603      	mov	r3, r0
 8001aae:	e000      	b.n	8001ab2 <print_value+0x1b2>

        default:
            return false;
 8001ab0:	2300      	movs	r3, #0
    }
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	08015aec 	.word	0x08015aec
 8001ac0:	08015b1c 	.word	0x08015b1c
 8001ac4:	08015b24 	.word	0x08015b24

08001ac8 <print_array>:
    return false;
}

/* Render an array to text */
static cJSON_bool print_array(const cJSON * const item, printbuffer * const output_buffer)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
    cJSON *current_element = item->child;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <print_array+0x22>
    {
        return false;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	e070      	b.n	8001bcc <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8001aea:	2101      	movs	r1, #1
 8001aec:	6838      	ldr	r0, [r7, #0]
 8001aee:	f7ff fb4f 	bl	8001190 <ensure>
 8001af2:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d101      	bne.n	8001afe <print_array+0x36>
    {
        return false;
 8001afa:	2300      	movs	r3, #0
 8001afc:	e066      	b.n	8001bcc <print_array+0x104>
    }

    *output_pointer = '[';
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	225b      	movs	r2, #91	@ 0x5b
 8001b02:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	1c5a      	adds	r2, r3, #1
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	60da      	str	r2, [r3, #12]

    while (current_element != NULL)
 8001b18:	e03d      	b.n	8001b96 <print_array+0xce>
    {
        if (!print_value(current_element, output_buffer))
 8001b1a:	6839      	ldr	r1, [r7, #0]
 8001b1c:	6938      	ldr	r0, [r7, #16]
 8001b1e:	f7ff feef 	bl	8001900 <print_value>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d101      	bne.n	8001b2c <print_array+0x64>
        {
            return false;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	e04f      	b.n	8001bcc <print_array+0x104>
        }
        update_offset(output_buffer);
 8001b2c:	6838      	ldr	r0, [r7, #0]
 8001b2e:	f7ff fbc9 	bl	80012c4 <update_offset>
        if (current_element->next)
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d02a      	beq.n	8001b90 <print_array+0xc8>
        {
            length = (size_t) (output_buffer->format ? 2 : 1);
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	695b      	ldr	r3, [r3, #20]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <print_array+0x7e>
 8001b42:	2302      	movs	r3, #2
 8001b44:	e000      	b.n	8001b48 <print_array+0x80>
 8001b46:	2301      	movs	r3, #1
 8001b48:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	3301      	adds	r3, #1
 8001b4e:	4619      	mov	r1, r3
 8001b50:	6838      	ldr	r0, [r7, #0]
 8001b52:	f7ff fb1d 	bl	8001190 <ensure>
 8001b56:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <print_array+0x9a>
            {
                return false;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e034      	b.n	8001bcc <print_array+0x104>
            }
            *output_pointer++ = ',';
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	1c5a      	adds	r2, r3, #1
 8001b66:	617a      	str	r2, [r7, #20]
 8001b68:	222c      	movs	r2, #44	@ 0x2c
 8001b6a:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d004      	beq.n	8001b7e <print_array+0xb6>
            {
                *output_pointer++ = ' ';
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	1c5a      	adds	r2, r3, #1
 8001b78:	617a      	str	r2, [r7, #20]
 8001b7a:	2220      	movs	r2, #32
 8001b7c:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	689a      	ldr	r2, [r3, #8]
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	441a      	add	r2, r3
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	613b      	str	r3, [r7, #16]
    while (current_element != NULL)
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1be      	bne.n	8001b1a <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	6838      	ldr	r0, [r7, #0]
 8001ba0:	f7ff faf6 	bl	8001190 <ensure>
 8001ba4:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL)
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <print_array+0xe8>
    {
        return false;
 8001bac:	2300      	movs	r3, #0
 8001bae:	e00d      	b.n	8001bcc <print_array+0x104>
    }
    *output_pointer++ = ']';
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	1c5a      	adds	r2, r3, #1
 8001bb4:	617a      	str	r2, [r7, #20]
 8001bb6:	225d      	movs	r2, #93	@ 0x5d
 8001bb8:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	1e5a      	subs	r2, r3, #1
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	60da      	str	r2, [r3, #12]

    return true;
 8001bca:	2301      	movs	r3, #1
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <print_object>:
    return false;
}

/* Render an object to text. */
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 8001be2:	2300      	movs	r3, #0
 8001be4:	60fb      	str	r3, [r7, #12]
    cJSON *current_item = item->child;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <print_object+0x22>
    {
        return false;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e108      	b.n	8001e08 <print_object+0x234>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <print_object+0x2e>
 8001bfe:	2302      	movs	r3, #2
 8001c00:	e000      	b.n	8001c04 <print_object+0x30>
 8001c02:	2301      	movs	r3, #1
 8001c04:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	6838      	ldr	r0, [r7, #0]
 8001c0e:	f7ff fabf 	bl	8001190 <ensure>
 8001c12:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001c14:	69fb      	ldr	r3, [r7, #28]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <print_object+0x4a>
    {
        return false;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e0f4      	b.n	8001e08 <print_object+0x234>
    }

    *output_pointer++ = '{';
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	1c5a      	adds	r2, r3, #1
 8001c22:	61fa      	str	r2, [r7, #28]
 8001c24:	227b      	movs	r2, #123	@ 0x7b
 8001c26:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	68db      	ldr	r3, [r3, #12]
 8001c2c:	1c5a      	adds	r2, r3, #1
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	60da      	str	r2, [r3, #12]
    if (output_buffer->format)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	695b      	ldr	r3, [r3, #20]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d004      	beq.n	8001c44 <print_object+0x70>
    {
        *output_pointer++ = '\n';
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	1c5a      	adds	r2, r3, #1
 8001c3e:	61fa      	str	r2, [r7, #28]
 8001c40:	220a      	movs	r2, #10
 8001c42:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	689a      	ldr	r2, [r3, #8]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	441a      	add	r2, r3
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	609a      	str	r2, [r3, #8]

    while (current_item)
 8001c50:	e0a0      	b.n	8001d94 <print_object+0x1c0>
    {
        if (output_buffer->format)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d022      	beq.n	8001ca0 <print_object+0xcc>
        {
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	4619      	mov	r1, r3
 8001c60:	6838      	ldr	r0, [r7, #0]
 8001c62:	f7ff fa95 	bl	8001190 <ensure>
 8001c66:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL)
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <print_object+0x9e>
            {
                return false;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	e0ca      	b.n	8001e08 <print_object+0x234>
            }
            for (i = 0; i < output_buffer->depth; i++)
 8001c72:	2300      	movs	r3, #0
 8001c74:	617b      	str	r3, [r7, #20]
 8001c76:	e007      	b.n	8001c88 <print_object+0xb4>
            {
                *output_pointer++ = '\t';
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	61fa      	str	r2, [r7, #28]
 8001c7e:	2209      	movs	r2, #9
 8001c80:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++)
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	3301      	adds	r3, #1
 8001c86:	617b      	str	r3, [r7, #20]
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	697a      	ldr	r2, [r7, #20]
 8001c8e:	429a      	cmp	r2, r3
 8001c90:	d3f2      	bcc.n	8001c78 <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	689a      	ldr	r2, [r3, #8]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	441a      	add	r2, r3
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer))
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	6a1b      	ldr	r3, [r3, #32]
 8001ca4:	6839      	ldr	r1, [r7, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff fc50 	bl	800154c <print_string_ptr>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <print_object+0xe2>
        {
            return false;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	e0a8      	b.n	8001e08 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001cb6:	6838      	ldr	r0, [r7, #0]
 8001cb8:	f7ff fb04 	bl	80012c4 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <print_object+0xf4>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	e000      	b.n	8001cca <print_object+0xf6>
 8001cc8:	2301      	movs	r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 8001ccc:	68f9      	ldr	r1, [r7, #12]
 8001cce:	6838      	ldr	r0, [r7, #0]
 8001cd0:	f7ff fa5e 	bl	8001190 <ensure>
 8001cd4:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <print_object+0x10c>
        {
            return false;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	e093      	b.n	8001e08 <print_object+0x234>
        }
        *output_pointer++ = ':';
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	1c5a      	adds	r2, r3, #1
 8001ce4:	61fa      	str	r2, [r7, #28]
 8001ce6:	223a      	movs	r2, #58	@ 0x3a
 8001ce8:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format)
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	695b      	ldr	r3, [r3, #20]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d004      	beq.n	8001cfc <print_object+0x128>
        {
            *output_pointer++ = '\t';
 8001cf2:	69fb      	ldr	r3, [r7, #28]
 8001cf4:	1c5a      	adds	r2, r3, #1
 8001cf6:	61fa      	str	r2, [r7, #28]
 8001cf8:	2209      	movs	r2, #9
 8001cfa:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	441a      	add	r2, r3
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer))
 8001d08:	6839      	ldr	r1, [r7, #0]
 8001d0a:	69b8      	ldr	r0, [r7, #24]
 8001d0c:	f7ff fdf8 	bl	8001900 <print_value>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <print_object+0x146>
        {
            return false;
 8001d16:	2300      	movs	r3, #0
 8001d18:	e076      	b.n	8001e08 <print_object+0x234>
        }
        update_offset(output_buffer);
 8001d1a:	6838      	ldr	r0, [r7, #0]
 8001d1c:	f7ff fad2 	bl	80012c4 <update_offset>

        /* print comma if not last */
        length = ((size_t)(output_buffer->format ? 1 : 0) + (size_t)(current_item->next ? 1 : 0));
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <print_object+0x158>
 8001d28:	2201      	movs	r2, #1
 8001d2a:	e000      	b.n	8001d2e <print_object+0x15a>
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <print_object+0x166>
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <print_object+0x168>
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	4413      	add	r3, r2
 8001d3e:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	3301      	adds	r3, #1
 8001d44:	4619      	mov	r1, r3
 8001d46:	6838      	ldr	r0, [r7, #0]
 8001d48:	f7ff fa22 	bl	8001190 <ensure>
 8001d4c:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL)
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d101      	bne.n	8001d58 <print_object+0x184>
        {
            return false;
 8001d54:	2300      	movs	r3, #0
 8001d56:	e057      	b.n	8001e08 <print_object+0x234>
        }
        if (current_item->next)
 8001d58:	69bb      	ldr	r3, [r7, #24]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d004      	beq.n	8001d6a <print_object+0x196>
        {
            *output_pointer++ = ',';
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	1c5a      	adds	r2, r3, #1
 8001d64:	61fa      	str	r2, [r7, #28]
 8001d66:	222c      	movs	r2, #44	@ 0x2c
 8001d68:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d004      	beq.n	8001d7c <print_object+0x1a8>
        {
            *output_pointer++ = '\n';
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	61fa      	str	r2, [r7, #28]
 8001d78:	220a      	movs	r2, #10
 8001d7a:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	689a      	ldr	r2, [r3, #8]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	441a      	add	r2, r3
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	61bb      	str	r3, [r7, #24]
    while (current_item)
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	f47f af5b 	bne.w	8001c52 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	695b      	ldr	r3, [r3, #20]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <print_object+0x1d8>
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	3301      	adds	r3, #1
 8001daa:	e000      	b.n	8001dae <print_object+0x1da>
 8001dac:	2302      	movs	r3, #2
 8001dae:	4619      	mov	r1, r3
 8001db0:	6838      	ldr	r0, [r7, #0]
 8001db2:	f7ff f9ed 	bl	8001190 <ensure>
 8001db6:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL)
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d101      	bne.n	8001dc2 <print_object+0x1ee>
    {
        return false;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	e022      	b.n	8001e08 <print_object+0x234>
    }
    if (output_buffer->format)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d010      	beq.n	8001dec <print_object+0x218>
    {
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001dca:	2300      	movs	r3, #0
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	e007      	b.n	8001de0 <print_object+0x20c>
        {
            *output_pointer++ = '\t';
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	1c5a      	adds	r2, r3, #1
 8001dd4:	61fa      	str	r2, [r7, #28]
 8001dd6:	2209      	movs	r2, #9
 8001dd8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	613b      	str	r3, [r7, #16]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	3b01      	subs	r3, #1
 8001de6:	693a      	ldr	r2, [r7, #16]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d3f1      	bcc.n	8001dd0 <print_object+0x1fc>
        }
    }
    *output_pointer++ = '}';
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	61fa      	str	r2, [r7, #28]
 8001df2:	227d      	movs	r2, #125	@ 0x7d
 8001df4:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	68db      	ldr	r3, [r3, #12]
 8001e00:	1e5a      	subs	r2, r3, #1
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	60da      	str	r2, [r3, #12]

    return true;
 8001e06:	2301      	movs	r3, #1
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3720      	adds	r7, #32
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}

08001e10 <suffix_object>:
    return cJSON_GetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(cJSON *prev, cJSON *item)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	683a      	ldr	r2, [r7, #0]
 8001e1e:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	605a      	str	r2, [r3, #4]
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static cJSON_bool add_item_to_array(cJSON *array, cJSON *item)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b084      	sub	sp, #16
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
 8001e3a:	6039      	str	r1, [r7, #0]
    cJSON *child = NULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL) || (array == item))
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d006      	beq.n	8001e54 <add_item_to_array+0x22>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <add_item_to_array+0x22>
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d101      	bne.n	8001e58 <add_item_to_array+0x26>
    {
        return false;
 8001e54:	2300      	movs	r3, #0
 8001e56:	e01e      	b.n	8001e96 <add_item_to_array+0x64>
    }

    child = array->child;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	60fb      	str	r3, [r7, #12]
    /*
     * To find the last item in array quickly, we use prev in array
     */
    if (child == NULL)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d109      	bne.n	8001e78 <add_item_to_array+0x46>
    {
        /* list is empty, start new one */
        array->child = item;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	609a      	str	r2, [r3, #8]
        item->prev = item;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	683a      	ldr	r2, [r7, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
        item->next = NULL;
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	2200      	movs	r2, #0
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	e00d      	b.n	8001e94 <add_item_to_array+0x62>
    }
    else
    {
        /* append to the end */
        if (child->prev)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d009      	beq.n	8001e94 <add_item_to_array+0x62>
        {
            suffix_object(child->prev, item);
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	6839      	ldr	r1, [r7, #0]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff ffc2 	bl	8001e10 <suffix_object>
            array->child->prev = item;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	683a      	ldr	r2, [r7, #0]
 8001e92:	605a      	str	r2, [r3, #4]
        }
    }

    return true;
 8001e94:	2301      	movs	r3, #1
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <cJSON_AddItemToArray>:

/* Add item to array/object. */
CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToArray(cJSON *array, cJSON *item)
{
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b082      	sub	sp, #8
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
 8001ea6:	6039      	str	r1, [r7, #0]
    return add_item_to_array(array, item);
 8001ea8:	6839      	ldr	r1, [r7, #0]
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f7ff ffc1 	bl	8001e32 <add_item_to_array>
 8001eb0:	4603      	mov	r3, r0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
    return (void*)string;
 8001ec2:	687b      	ldr	r3, [r7, #4]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <add_item_to_object>:
    #pragma GCC diagnostic pop
#endif


static cJSON_bool add_item_to_object(cJSON * const object, const char * const string, cJSON * const item, const internal_hooks * const hooks, const cJSON_bool constant_key)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
 8001edc:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]
    int new_type = cJSON_Invalid;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL) || (object == item))
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d009      	beq.n	8001f00 <add_item_to_object+0x30>
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d006      	beq.n	8001f00 <add_item_to_object+0x30>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d003      	beq.n	8001f00 <add_item_to_object+0x30>
 8001ef8:	68fa      	ldr	r2, [r7, #12]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d101      	bne.n	8001f04 <add_item_to_object+0x34>
    {
        return false;
 8001f00:	2300      	movs	r3, #0
 8001f02:	e036      	b.n	8001f72 <add_item_to_object+0xa2>
    }

    if (constant_key)
 8001f04:	6a3b      	ldr	r3, [r7, #32]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d009      	beq.n	8001f1e <add_item_to_object+0x4e>
    {
        new_key = (char*)cast_away_const(string);
 8001f0a:	68b8      	ldr	r0, [r7, #8]
 8001f0c:	f7ff ffd5 	bl	8001eba <cast_away_const>
 8001f10:	6178      	str	r0, [r7, #20]
        new_type = item->type | cJSON_StringIsConst;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f1a:	613b      	str	r3, [r7, #16]
 8001f1c:	e00e      	b.n	8001f3c <add_item_to_object+0x6c>
    }
    else
    {
        new_key = (char*)cJSON_strdup((const unsigned char*)string, hooks);
 8001f1e:	6839      	ldr	r1, [r7, #0]
 8001f20:	68b8      	ldr	r0, [r7, #8]
 8001f22:	f7ff f89f 	bl	8001064 <cJSON_strdup>
 8001f26:	6178      	str	r0, [r7, #20]
        if (new_key == NULL)
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <add_item_to_object+0x62>
        {
            return false;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e01f      	b.n	8001f72 <add_item_to_object+0xa2>
        }

        new_type = item->type & ~cJSON_StringIsConst;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001f3a:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	68db      	ldr	r3, [r3, #12]
 8001f40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d109      	bne.n	8001f5c <add_item_to_object+0x8c>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d005      	beq.n	8001f5c <add_item_to_object+0x8c>
    {
        hooks->deallocate(item->string);
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	6a12      	ldr	r2, [r2, #32]
 8001f58:	4610      	mov	r0, r2
 8001f5a:	4798      	blx	r3
    }

    item->string = new_key;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	693a      	ldr	r2, [r7, #16]
 8001f66:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 8001f68:	6879      	ldr	r1, [r7, #4]
 8001f6a:	68f8      	ldr	r0, [r7, #12]
 8001f6c:	f7ff ff61 	bl	8001e32 <add_item_to_array>
 8001f70:	4603      	mov	r3, r0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3718      	adds	r7, #24
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
	...

08001f7c <cJSON_AddItemToObject>:

CJSON_PUBLIC(cJSON_bool) cJSON_AddItemToObject(cJSON *object, const char *string, cJSON *item)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af02      	add	r7, sp, #8
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
    return add_item_to_object(object, string, item, &global_hooks, false);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	9300      	str	r3, [sp, #0]
 8001f8c:	4b05      	ldr	r3, [pc, #20]	@ (8001fa4 <cJSON_AddItemToObject+0x28>)
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	68b9      	ldr	r1, [r7, #8]
 8001f92:	68f8      	ldr	r0, [r7, #12]
 8001f94:	f7ff ff9c 	bl	8001ed0 <add_item_to_object>
 8001f98:	4603      	mov	r3, r0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	2400005c 	.word	0x2400005c

08001fa8 <cJSON_AddNumberToObject>:
    cJSON_Delete(bool_item);
    return NULL;
}

CJSON_PUBLIC(cJSON*) cJSON_AddNumberToObject(cJSON * const object, const char * const name, const double number)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b088      	sub	sp, #32
 8001fac:	af02      	add	r7, sp, #8
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	ed87 0b00 	vstr	d0, [r7]
    cJSON *number_item = cJSON_CreateNumber(number);
 8001fb6:	ed97 0b00 	vldr	d0, [r7]
 8001fba:	f000 f85d 	bl	8002078 <cJSON_CreateNumber>
 8001fbe:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, &global_hooks, false))
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	9300      	str	r3, [sp, #0]
 8001fc4:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <cJSON_AddNumberToObject+0x44>)
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	68f8      	ldr	r0, [r7, #12]
 8001fcc:	f7ff ff80 	bl	8001ed0 <add_item_to_object>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d001      	beq.n	8001fda <cJSON_AddNumberToObject+0x32>
    {
        return number_item;
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	e003      	b.n	8001fe2 <cJSON_AddNumberToObject+0x3a>
    }

    cJSON_Delete(number_item);
 8001fda:	6978      	ldr	r0, [r7, #20]
 8001fdc:	f7ff f880 	bl	80010e0 <cJSON_Delete>
    return NULL;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	2400005c 	.word	0x2400005c

08001ff0 <cJSON_AddStringToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddStringToObject(cJSON * const object, const char * const name, const char * const string)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b088      	sub	sp, #32
 8001ff4:	af02      	add	r7, sp, #8
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
    cJSON *string_item = cJSON_CreateString(string);
 8001ffc:	6878      	ldr	r0, [r7, #4]
 8001ffe:	f000 f885 	bl	800210c <cJSON_CreateString>
 8002002:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, &global_hooks, false))
 8002004:	2300      	movs	r3, #0
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <cJSON_AddStringToObject+0x40>)
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	68b9      	ldr	r1, [r7, #8]
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f7ff ff5e 	bl	8001ed0 <add_item_to_object>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <cJSON_AddStringToObject+0x2e>
    {
        return string_item;
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	e003      	b.n	8002026 <cJSON_AddStringToObject+0x36>
    }

    cJSON_Delete(string_item);
 800201e:	6978      	ldr	r0, [r7, #20]
 8002020:	f7ff f85e 	bl	80010e0 <cJSON_Delete>
    return NULL;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	2400005c 	.word	0x2400005c

08002034 <cJSON_AddRawToObject>:

CJSON_PUBLIC(cJSON*) cJSON_AddRawToObject(cJSON * const object, const char * const name, const char * const raw)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af02      	add	r7, sp, #8
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
    cJSON *raw_item = cJSON_CreateRaw(raw);
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f000 f889 	bl	8002158 <cJSON_CreateRaw>
 8002046:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, raw_item, &global_hooks, false))
 8002048:	2300      	movs	r3, #0
 800204a:	9300      	str	r3, [sp, #0]
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <cJSON_AddRawToObject+0x40>)
 800204e:	697a      	ldr	r2, [r7, #20]
 8002050:	68b9      	ldr	r1, [r7, #8]
 8002052:	68f8      	ldr	r0, [r7, #12]
 8002054:	f7ff ff3c 	bl	8001ed0 <add_item_to_object>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <cJSON_AddRawToObject+0x2e>
    {
        return raw_item;
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	e003      	b.n	800206a <cJSON_AddRawToObject+0x36>
    }

    cJSON_Delete(raw_item);
 8002062:	6978      	ldr	r0, [r7, #20]
 8002064:	f7ff f83c 	bl	80010e0 <cJSON_Delete>
    return NULL;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2400005c 	.word	0x2400005c

08002078 <cJSON_CreateNumber>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateNumber(double num)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	ed87 0b00 	vstr	d0, [r7]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002082:	4821      	ldr	r0, [pc, #132]	@ (8002108 <cJSON_CreateNumber+0x90>)
 8002084:	f7ff f816 	bl	80010b4 <cJSON_New_Item>
 8002088:	60f8      	str	r0, [r7, #12]
    if(item)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d02b      	beq.n	80020e8 <cJSON_CreateNumber+0x70>
    {
        item->type = cJSON_Number;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2208      	movs	r2, #8
 8002094:	60da      	str	r2, [r3, #12]
        item->valuedouble = num;
 8002096:	68f9      	ldr	r1, [r7, #12]
 8002098:	e9d7 2300 	ldrd	r2, r3, [r7]
 800209c:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= INT_MAX)
 80020a0:	ed97 7b00 	vldr	d7, [r7]
 80020a4:	ed9f 6b14 	vldr	d6, [pc, #80]	@ 80020f8 <cJSON_CreateNumber+0x80>
 80020a8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80020ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b0:	db04      	blt.n	80020bc <cJSON_CreateNumber+0x44>
        {
            item->valueint = INT_MAX;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80020b8:	615a      	str	r2, [r3, #20]
 80020ba:	e015      	b.n	80020e8 <cJSON_CreateNumber+0x70>
        }
        else if (num <= (double)INT_MIN)
 80020bc:	ed97 7b00 	vldr	d7, [r7]
 80020c0:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8002100 <cJSON_CreateNumber+0x88>
 80020c4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80020c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020cc:	d804      	bhi.n	80020d8 <cJSON_CreateNumber+0x60>
        {
            item->valueint = INT_MIN;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80020d4:	615a      	str	r2, [r3, #20]
 80020d6:	e007      	b.n	80020e8 <cJSON_CreateNumber+0x70>
        }
        else
        {
            item->valueint = (int)num;
 80020d8:	ed97 7b00 	vldr	d7, [r7]
 80020dc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80020e0:	ee17 2a90 	vmov	r2, s15
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 80020e8:	68fb      	ldr	r3, [r7, #12]
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	f3af 8000 	nop.w
 80020f8:	ffc00000 	.word	0xffc00000
 80020fc:	41dfffff 	.word	0x41dfffff
 8002100:	00000000 	.word	0x00000000
 8002104:	c1e00000 	.word	0xc1e00000
 8002108:	2400005c 	.word	0x2400005c

0800210c <cJSON_CreateString>:

CJSON_PUBLIC(cJSON *) cJSON_CreateString(const char *string)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b084      	sub	sp, #16
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002114:	480f      	ldr	r0, [pc, #60]	@ (8002154 <cJSON_CreateString+0x48>)
 8002116:	f7fe ffcd 	bl	80010b4 <cJSON_New_Item>
 800211a:	60f8      	str	r0, [r7, #12]
    if(item)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d012      	beq.n	8002148 <cJSON_CreateString+0x3c>
    {
        item->type = cJSON_String;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2210      	movs	r2, #16
 8002126:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)string, &global_hooks);
 8002128:	490a      	ldr	r1, [pc, #40]	@ (8002154 <cJSON_CreateString+0x48>)
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7fe ff9a 	bl	8001064 <cJSON_strdup>
 8002130:	4602      	mov	r2, r0
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d104      	bne.n	8002148 <cJSON_CreateString+0x3c>
        {
            cJSON_Delete(item);
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f7fe ffce 	bl	80010e0 <cJSON_Delete>
            return NULL;
 8002144:	2300      	movs	r3, #0
 8002146:	e000      	b.n	800214a <cJSON_CreateString+0x3e>
        }
    }

    return item;
 8002148:	68fb      	ldr	r3, [r7, #12]
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	2400005c 	.word	0x2400005c

08002158 <cJSON_CreateRaw>:

    return item;
}

CJSON_PUBLIC(cJSON *) cJSON_CreateRaw(const char *raw)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
    cJSON *item = cJSON_New_Item(&global_hooks);
 8002160:	480f      	ldr	r0, [pc, #60]	@ (80021a0 <cJSON_CreateRaw+0x48>)
 8002162:	f7fe ffa7 	bl	80010b4 <cJSON_New_Item>
 8002166:	60f8      	str	r0, [r7, #12]
    if(item)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d012      	beq.n	8002194 <cJSON_CreateRaw+0x3c>
    {
        item->type = cJSON_Raw;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2280      	movs	r2, #128	@ 0x80
 8002172:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)cJSON_strdup((const unsigned char*)raw, &global_hooks);
 8002174:	490a      	ldr	r1, [pc, #40]	@ (80021a0 <cJSON_CreateRaw+0x48>)
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7fe ff74 	bl	8001064 <cJSON_strdup>
 800217c:	4602      	mov	r2, r0
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	611a      	str	r2, [r3, #16]
        if(!item->valuestring)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d104      	bne.n	8002194 <cJSON_CreateRaw+0x3c>
        {
            cJSON_Delete(item);
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f7fe ffa8 	bl	80010e0 <cJSON_Delete>
            return NULL;
 8002190:	2300      	movs	r3, #0
 8002192:	e000      	b.n	8002196 <cJSON_CreateRaw+0x3e>
        }
    }

    return item;
 8002194:	68fb      	ldr	r3, [r7, #12]
}
 8002196:	4618      	mov	r0, r3
 8002198:	3710      	adds	r7, #16
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	2400005c 	.word	0x2400005c

080021a4 <cJSON_CreateArray>:

CJSON_PUBLIC(cJSON *) cJSON_CreateArray(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 80021aa:	4807      	ldr	r0, [pc, #28]	@ (80021c8 <cJSON_CreateArray+0x24>)
 80021ac:	f7fe ff82 	bl	80010b4 <cJSON_New_Item>
 80021b0:	6078      	str	r0, [r7, #4]
    if(item)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d002      	beq.n	80021be <cJSON_CreateArray+0x1a>
    {
        item->type=cJSON_Array;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2220      	movs	r2, #32
 80021bc:	60da      	str	r2, [r3, #12]
    }

    return item;
 80021be:	687b      	ldr	r3, [r7, #4]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	2400005c 	.word	0x2400005c

080021cc <cJSON_CreateObject>:

CJSON_PUBLIC(cJSON *) cJSON_CreateObject(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
    cJSON *item = cJSON_New_Item(&global_hooks);
 80021d2:	4807      	ldr	r0, [pc, #28]	@ (80021f0 <cJSON_CreateObject+0x24>)
 80021d4:	f7fe ff6e 	bl	80010b4 <cJSON_New_Item>
 80021d8:	6078      	str	r0, [r7, #4]
    if (item)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d002      	beq.n	80021e6 <cJSON_CreateObject+0x1a>
    {
        item->type = cJSON_Object;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2240      	movs	r2, #64	@ 0x40
 80021e4:	60da      	str	r2, [r3, #12]
    }

    return item;
 80021e6:	687b      	ldr	r3, [r7, #4]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	2400005c 	.word	0x2400005c

080021f4 <cJSON_free>:
{
    return global_hooks.allocate(size);
}

CJSON_PUBLIC(void) cJSON_free(void *object)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
    global_hooks.deallocate(object);
 80021fc:	4b04      	ldr	r3, [pc, #16]	@ (8002210 <cJSON_free+0x1c>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	4798      	blx	r3
    object = NULL;
 8002204:	2300      	movs	r3, #0
 8002206:	607b      	str	r3, [r7, #4]
}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	2400005c 	.word	0x2400005c

08002214 <SERIAL_Init>:
volatile uint8_t is_connected = 0;

Command_Queue_t command_queue = { 0 };
Command_Context_t current_command = { 0 };

void SERIAL_Init(UART_HandleTypeDef *huart) {
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
	huart_instance = huart;
 800221c:	4a1f      	ldr	r2, [pc, #124]	@ (800229c <SERIAL_Init+0x88>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6013      	str	r3, [r2, #0]

	memset(&command_queue, 0, sizeof(Command_Queue_t));
 8002222:	f642 22fc 	movw	r2, #11004	@ 0x2afc
 8002226:	2100      	movs	r1, #0
 8002228:	481d      	ldr	r0, [pc, #116]	@ (80022a0 <SERIAL_Init+0x8c>)
 800222a:	f010 ff63 	bl	80130f4 <memset>
	command_queue.head = 0;
 800222e:	4b1c      	ldr	r3, [pc, #112]	@ (80022a0 <SERIAL_Init+0x8c>)
 8002230:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2af8 	strb.w	r2, [r3, #2808]	@ 0xaf8
	command_queue.tail = 0;
 800223a:	4b19      	ldr	r3, [pc, #100]	@ (80022a0 <SERIAL_Init+0x8c>)
 800223c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002240:	2200      	movs	r2, #0
 8002242:	f883 2af9 	strb.w	r2, [r3, #2809]	@ 0xaf9
	command_queue.count = 0;
 8002246:	4b16      	ldr	r3, [pc, #88]	@ (80022a0 <SERIAL_Init+0x8c>)
 8002248:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800224c:	2200      	movs	r2, #0
 800224e:	f883 2afa 	strb.w	r2, [r3, #2810]	@ 0xafa

	memset(&current_command, 0, sizeof(Command_Context_t));
 8002252:	f240 4254 	movw	r2, #1108	@ 0x454
 8002256:	2100      	movs	r1, #0
 8002258:	4812      	ldr	r0, [pc, #72]	@ (80022a4 <SERIAL_Init+0x90>)
 800225a:	f010 ff4b 	bl	80130f4 <memset>
	current_command.active = 0;
 800225e:	4b11      	ldr	r3, [pc, #68]	@ (80022a4 <SERIAL_Init+0x90>)
 8002260:	2200      	movs	r2, #0
 8002262:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 8002266:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800226a:	2100      	movs	r1, #0
 800226c:	480e      	ldr	r0, [pc, #56]	@ (80022a8 <SERIAL_Init+0x94>)
 800226e:	f010 ff41 	bl	80130f4 <memset>
	PROTOCOL_Stream_Index = 0;
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <SERIAL_Init+0x98>)
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]

	if (huart_instance != NULL) {
 8002278:	4b08      	ldr	r3, [pc, #32]	@ (800229c <SERIAL_Init+0x88>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d006      	beq.n	800228e <SERIAL_Init+0x7a>
		HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002280:	4b06      	ldr	r3, [pc, #24]	@ (800229c <SERIAL_Init+0x88>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2201      	movs	r2, #1
 8002286:	490a      	ldr	r1, [pc, #40]	@ (80022b0 <SERIAL_Init+0x9c>)
 8002288:	4618      	mov	r0, r3
 800228a:	f00d fa77 	bl	800f77c <HAL_UART_Receive_IT>
	}

	protocol_status = FREE;
 800228e:	4b09      	ldr	r3, [pc, #36]	@ (80022b4 <SERIAL_Init+0xa0>)
 8002290:	2200      	movs	r2, #0
 8002292:	701a      	strb	r2, [r3, #0]
}
 8002294:	bf00      	nop
 8002296:	3708      	adds	r7, #8
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	24000b68 	.word	0x24000b68
 80022a0:	24000b70 	.word	0x24000b70
 80022a4:	2400366c 	.word	0x2400366c
 80022a8:	2400035c 	.word	0x2400035c
 80022ac:	24000b60 	.word	0x24000b60
 80022b0:	24000b5c 	.word	0x24000b5c
 80022b4:	24000b66 	.word	0x24000b66

080022b8 <SERIAL_QueueCommand>:

uint8_t SERIAL_QueueCommand(const char *command, const char *answer,
		uint32_t timeout, CommandCallback_t callback) {
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
 80022c4:	603b      	str	r3, [r7, #0]
	if (command_queue.count >= CMD_QUEUE_SIZE) {
 80022c6:	4b3f      	ldr	r3, [pc, #252]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 80022c8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80022cc:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b09      	cmp	r3, #9
 80022d4:	d904      	bls.n	80022e0 <SERIAL_QueueCommand+0x28>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Command queue full!\r\n");
 80022d6:	483c      	ldr	r0, [pc, #240]	@ (80023c8 <SERIAL_QueueCommand+0x110>)
 80022d8:	f010 fda6 	bl	8012e28 <puts>
#endif
		return 0;
 80022dc:	2300      	movs	r3, #0
 80022de:	e06d      	b.n	80023bc <SERIAL_QueueCommand+0x104>
	}

	if (command == NULL || strlen(command) >= MAX_CMD_LENGTH) {
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d006      	beq.n	80022f4 <SERIAL_QueueCommand+0x3c>
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f7fe f84a 	bl	8000380 <strlen>
 80022ec:	4603      	mov	r3, r0
 80022ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022f2:	d304      	bcc.n	80022fe <SERIAL_QueueCommand+0x46>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Invalid command!\r\n");
 80022f4:	4835      	ldr	r0, [pc, #212]	@ (80023cc <SERIAL_QueueCommand+0x114>)
 80022f6:	f010 fd97 	bl	8012e28 <puts>
#endif
		return 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	e05e      	b.n	80023bc <SERIAL_QueueCommand+0x104>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022fe:	b672      	cpsid	i
}
 8002300:	bf00      	nop
	}

	__disable_irq();

	Command_Item_t *item = &command_queue.buffer[command_queue.head];
 8002302:	4b30      	ldr	r3, [pc, #192]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 8002304:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002308:	f893 3af8 	ldrb.w	r3, [r3, #2808]	@ 0xaf8
 800230c:	b2db      	uxtb	r3, r3
 800230e:	461a      	mov	r2, r3
 8002310:	f240 434c 	movw	r3, #1100	@ 0x44c
 8002314:	fb02 f303 	mul.w	r3, r2, r3
 8002318:	4a2a      	ldr	r2, [pc, #168]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 800231a:	4413      	add	r3, r2
 800231c:	617b      	str	r3, [r7, #20]

	snprintf(item->cmd, MAX_CMD_LENGTH, "%s\r", command);
 800231e:	6978      	ldr	r0, [r7, #20]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4a2b      	ldr	r2, [pc, #172]	@ (80023d0 <SERIAL_QueueCommand+0x118>)
 8002324:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002328:	f010 fd86 	bl	8012e38 <sniprintf>

	if (answer != NULL) {
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00c      	beq.n	800234c <SERIAL_QueueCommand+0x94>
		strncpy(item->expected_answer, answer, MAX_ANSWER_LENGTH - 1);
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002338:	223f      	movs	r2, #63	@ 0x3f
 800233a:	68b9      	ldr	r1, [r7, #8]
 800233c:	4618      	mov	r0, r3
 800233e:	f010 feee 	bl	801311e <strncpy>
		item->expected_answer[MAX_ANSWER_LENGTH - 1] = '\0';
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	2200      	movs	r2, #0
 8002346:	f883 243f 	strb.w	r2, [r3, #1087]	@ 0x43f
 800234a:	e003      	b.n	8002354 <SERIAL_QueueCommand+0x9c>
	} else {
		item->expected_answer[0] = '\0';
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400
	}

	item->timeout = timeout;
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	f8c3 2440 	str.w	r2, [r3, #1088]	@ 0x440
	item->callback = callback;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	f8c3 2444 	str.w	r2, [r3, #1092]	@ 0x444
	item->active = 1;
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 2448 	strb.w	r2, [r3, #1096]	@ 0x448

	command_queue.head = (command_queue.head + 1) % CMD_QUEUE_SIZE;
 800236c:	4b15      	ldr	r3, [pc, #84]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 800236e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002372:	f893 3af8 	ldrb.w	r3, [r3, #2808]	@ 0xaf8
 8002376:	b2db      	uxtb	r3, r3
 8002378:	1c5a      	adds	r2, r3, #1
 800237a:	4b16      	ldr	r3, [pc, #88]	@ (80023d4 <SERIAL_QueueCommand+0x11c>)
 800237c:	fb83 1302 	smull	r1, r3, r3, r2
 8002380:	1099      	asrs	r1, r3, #2
 8002382:	17d3      	asrs	r3, r2, #31
 8002384:	1ac9      	subs	r1, r1, r3
 8002386:	460b      	mov	r3, r1
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	440b      	add	r3, r1
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	1ad1      	subs	r1, r2, r3
 8002390:	b2ca      	uxtb	r2, r1
 8002392:	4b0c      	ldr	r3, [pc, #48]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 8002394:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002398:	f883 2af8 	strb.w	r2, [r3, #2808]	@ 0xaf8
	command_queue.count++;
 800239c:	4b09      	ldr	r3, [pc, #36]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 800239e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80023a2:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	3301      	adds	r3, #1
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	4b05      	ldr	r3, [pc, #20]	@ (80023c4 <SERIAL_QueueCommand+0x10c>)
 80023ae:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80023b2:	f883 2afa 	strb.w	r2, [r3, #2810]	@ 0xafa
  __ASM volatile ("cpsie i" : : : "memory");
 80023b6:	b662      	cpsie	i
}
 80023b8:	bf00      	nop

	__enable_irq();

	return 1;
 80023ba:	2301      	movs	r3, #1
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3718      	adds	r7, #24
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	24000b70 	.word	0x24000b70
 80023c8:	08015b2c 	.word	0x08015b2c
 80023cc:	08015b5c 	.word	0x08015b5c
 80023d0:	08015b88 	.word	0x08015b88
 80023d4:	66666667 	.word	0x66666667

080023d8 <SERIAL_IsQueueFull>:

uint8_t SERIAL_IsQueueFull(void) {
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
	return (command_queue.count >= CMD_QUEUE_SIZE);
 80023dc:	4b07      	ldr	r3, [pc, #28]	@ (80023fc <SERIAL_IsQueueFull+0x24>)
 80023de:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80023e2:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b09      	cmp	r3, #9
 80023ea:	bf8c      	ite	hi
 80023ec:	2301      	movhi	r3, #1
 80023ee:	2300      	movls	r3, #0
 80023f0:	b2db      	uxtb	r3, r3
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	24000b70 	.word	0x24000b70

08002400 <SERIAL_GetNextCommand>:
	command_queue.count = 0;
	memset(&command_queue.buffer, 0, sizeof(command_queue.buffer));
	__enable_irq();
}

static uint8_t SERIAL_GetNextCommand(Command_Context_t *cmd_out) {
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
	if (command_queue.count == 0) {
 8002408:	4b3f      	ldr	r3, [pc, #252]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 800240a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800240e:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <SERIAL_GetNextCommand+0x1c>
		return 0;
 8002418:	2300      	movs	r3, #0
 800241a:	e070      	b.n	80024fe <SERIAL_GetNextCommand+0xfe>
  __ASM volatile ("cpsid i" : : : "memory");
 800241c:	b672      	cpsid	i
}
 800241e:	bf00      	nop
	}

	__disable_irq();

	Command_Item_t *item = &command_queue.buffer[command_queue.tail];
 8002420:	4b39      	ldr	r3, [pc, #228]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 8002422:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002426:	f893 3af9 	ldrb.w	r3, [r3, #2809]	@ 0xaf9
 800242a:	b2db      	uxtb	r3, r3
 800242c:	461a      	mov	r2, r3
 800242e:	f240 434c 	movw	r3, #1100	@ 0x44c
 8002432:	fb02 f303 	mul.w	r3, r2, r3
 8002436:	4a34      	ldr	r2, [pc, #208]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 8002438:	4413      	add	r3, r2
 800243a:	60fb      	str	r3, [r7, #12]

	strncpy(cmd_out->cmd, item->cmd, MAX_CMD_LENGTH - 1);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68f9      	ldr	r1, [r7, #12]
 8002440:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8002444:	4618      	mov	r0, r3
 8002446:	f010 fe6a 	bl	801311e <strncpy>
	cmd_out->cmd[MAX_CMD_LENGTH - 1] = '\0';
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 23ff 	strb.w	r2, [r3, #1023]	@ 0x3ff

	strncpy(cmd_out->expected_answer, item->expected_answer,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f503 6080 	add.w	r0, r3, #1024	@ 0x400
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800245e:	223f      	movs	r2, #63	@ 0x3f
 8002460:	4619      	mov	r1, r3
 8002462:	f010 fe5c 	bl	801311e <strncpy>
	MAX_ANSWER_LENGTH - 1);
	cmd_out->expected_answer[MAX_ANSWER_LENGTH - 1] = '\0';
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 243f 	strb.w	r2, [r3, #1087]	@ 0x43f

	cmd_out->timeout = item->timeout;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f8d3 2440 	ldr.w	r2, [r3, #1088]	@ 0x440
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f8c3 2440 	str.w	r2, [r3, #1088]	@ 0x440
	cmd_out->callback = item->callback;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f8d3 2444 	ldr.w	r2, [r3, #1092]	@ 0x444
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	f8c3 244c 	str.w	r2, [r3, #1100]	@ 0x44c
	cmd_out->start_tick = HAL_GetTick();
 8002486:	f003 fe93 	bl	80061b0 <HAL_GetTick>
 800248a:	4602      	mov	r2, r0
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f8c3 2444 	str.w	r2, [r3, #1092]	@ 0x444
	cmd_out->send_attempt_tick = HAL_GetTick();
 8002492:	f003 fe8d 	bl	80061b0 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f8c3 2448 	str.w	r2, [r3, #1096]	@ 0x448
	cmd_out->result = CMD_RESULT_PENDING;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2450 	strb.w	r2, [r3, #1104]	@ 0x450
	cmd_out->active = 1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2201      	movs	r2, #1
 80024aa:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451

	command_queue.tail = (command_queue.tail + 1) % CMD_QUEUE_SIZE;
 80024ae:	4b16      	ldr	r3, [pc, #88]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 80024b0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80024b4:	f893 3af9 	ldrb.w	r3, [r3, #2809]	@ 0xaf9
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	1c5a      	adds	r2, r3, #1
 80024bc:	4b13      	ldr	r3, [pc, #76]	@ (800250c <SERIAL_GetNextCommand+0x10c>)
 80024be:	fb83 1302 	smull	r1, r3, r3, r2
 80024c2:	1099      	asrs	r1, r3, #2
 80024c4:	17d3      	asrs	r3, r2, #31
 80024c6:	1ac9      	subs	r1, r1, r3
 80024c8:	460b      	mov	r3, r1
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	440b      	add	r3, r1
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	1ad1      	subs	r1, r2, r3
 80024d2:	b2ca      	uxtb	r2, r1
 80024d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 80024d6:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80024da:	f883 2af9 	strb.w	r2, [r3, #2809]	@ 0xaf9
	command_queue.count--;
 80024de:	4b0a      	ldr	r3, [pc, #40]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 80024e0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80024e4:	f893 3afa 	ldrb.w	r3, [r3, #2810]	@ 0xafa
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	3b01      	subs	r3, #1
 80024ec:	b2da      	uxtb	r2, r3
 80024ee:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <SERIAL_GetNextCommand+0x108>)
 80024f0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80024f4:	f883 2afa 	strb.w	r2, [r3, #2810]	@ 0xafa
  __ASM volatile ("cpsie i" : : : "memory");
 80024f8:	b662      	cpsie	i
}
 80024fa:	bf00      	nop

	__enable_irq();

	return 1;
 80024fc:	2301      	movs	r3, #1
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	24000b70 	.word	0x24000b70
 800250c:	66666667 	.word	0x66666667

08002510 <SERIAL_ProcessQueue>:

void SERIAL_ProcessQueue(void) {
 8002510:	b590      	push	{r4, r7, lr}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
	if (current_command.active) {
 8002516:	4b23      	ldr	r3, [pc, #140]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 8002518:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 800251c:	2b00      	cmp	r3, #0
 800251e:	d13a      	bne.n	8002596 <SERIAL_ProcessQueue+0x86>
		return;
	}

	if (protocol_status != FREE) {
 8002520:	4b21      	ldr	r3, [pc, #132]	@ (80025a8 <SERIAL_ProcessQueue+0x98>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d138      	bne.n	800259a <SERIAL_ProcessQueue+0x8a>
		return;
	}
	if (SERIAL_GetNextCommand(&current_command)) {
 8002528:	481e      	ldr	r0, [pc, #120]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 800252a:	f7ff ff69 	bl	8002400 <SERIAL_GetNextCommand>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d033      	beq.n	800259c <SERIAL_ProcessQueue+0x8c>
		SERIAL_ResetBuffers();
 8002534:	f000 fa54 	bl	80029e0 <SERIAL_ResetBuffers>

		HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002538:	4b1c      	ldr	r3, [pc, #112]	@ (80025ac <SERIAL_ProcessQueue+0x9c>)
 800253a:	681c      	ldr	r4, [r3, #0]
				(uint8_t*) current_command.cmd, strlen(current_command.cmd));
 800253c:	4819      	ldr	r0, [pc, #100]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 800253e:	f7fd ff1f 	bl	8000380 <strlen>
 8002542:	4603      	mov	r3, r0
		HAL_StatusTypeDef status = HAL_UART_Transmit_IT(huart_instance,
 8002544:	b29b      	uxth	r3, r3
 8002546:	461a      	mov	r2, r3
 8002548:	4916      	ldr	r1, [pc, #88]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 800254a:	4620      	mov	r0, r4
 800254c:	f00d f882 	bl	800f654 <HAL_UART_Transmit_IT>
 8002550:	4603      	mov	r3, r0
 8002552:	71fb      	strb	r3, [r7, #7]

		if (status == HAL_OK) {
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d107      	bne.n	800256a <SERIAL_ProcessQueue+0x5a>
			protocol_status = WAITING;
 800255a:	4b13      	ldr	r3, [pc, #76]	@ (80025a8 <SERIAL_ProcessQueue+0x98>)
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Command sent: %s \r\n", current_command.cmd);
 8002560:	4910      	ldr	r1, [pc, #64]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 8002562:	4813      	ldr	r0, [pc, #76]	@ (80025b0 <SERIAL_ProcessQueue+0xa0>)
 8002564:	f010 fbf8 	bl	8012d58 <iprintf>
 8002568:	e018      	b.n	800259c <SERIAL_ProcessQueue+0x8c>
#endif
		} else {
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Error sending command!\r\n");
 800256a:	4812      	ldr	r0, [pc, #72]	@ (80025b4 <SERIAL_ProcessQueue+0xa4>)
 800256c:	f010 fc5c 	bl	8012e28 <puts>
#endif

			if (current_command.callback) {
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 8002572:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 8002576:	2b00      	cmp	r3, #0
 8002578:	d005      	beq.n	8002586 <SERIAL_ProcessQueue+0x76>
				current_command.callback(CMD_RESULT_ERROR, NULL);
 800257a:	4b0a      	ldr	r3, [pc, #40]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 800257c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 8002580:	2100      	movs	r1, #0
 8002582:	2003      	movs	r0, #3
 8002584:	4798      	blx	r3
			}

			current_command.active = 0;
 8002586:	4b07      	ldr	r3, [pc, #28]	@ (80025a4 <SERIAL_ProcessQueue+0x94>)
 8002588:	2200      	movs	r2, #0
 800258a:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451
			protocol_status = FREE;
 800258e:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <SERIAL_ProcessQueue+0x98>)
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
 8002594:	e002      	b.n	800259c <SERIAL_ProcessQueue+0x8c>
		return;
 8002596:	bf00      	nop
 8002598:	e000      	b.n	800259c <SERIAL_ProcessQueue+0x8c>
		return;
 800259a:	bf00      	nop
		}
	}
}
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd90      	pop	{r4, r7, pc}
 80025a2:	bf00      	nop
 80025a4:	2400366c 	.word	0x2400366c
 80025a8:	24000b66 	.word	0x24000b66
 80025ac:	24000b68 	.word	0x24000b68
 80025b0:	08015b8c 	.word	0x08015b8c
 80025b4:	08015bb4 	.word	0x08015bb4

080025b8 <SERIAL_SendCommand>:

void SERIAL_SendCommand(char command[], char answer[], uint32_t timeout,
		CommandCallback_t callback) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
	if (huart_instance == NULL) {
 80025c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002604 <SERIAL_SendCommand+0x4c>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d103      	bne.n	80025d6 <SERIAL_SendCommand+0x1e>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: UART not initialized!\r\n");
 80025ce:	480e      	ldr	r0, [pc, #56]	@ (8002608 <SERIAL_SendCommand+0x50>)
 80025d0:	f010 fc2a 	bl	8012e28 <puts>
#endif
		return;
 80025d4:	e012      	b.n	80025fc <SERIAL_SendCommand+0x44>
	}

	if (!SERIAL_QueueCommand(command, answer, timeout, callback)) {
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	68b9      	ldr	r1, [r7, #8]
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f7ff fe6b 	bl	80022b8 <SERIAL_QueueCommand>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d109      	bne.n	80025fc <SERIAL_SendCommand+0x44>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Unable to add command to queue!\r\n");
 80025e8:	4808      	ldr	r0, [pc, #32]	@ (800260c <SERIAL_SendCommand+0x54>)
 80025ea:	f010 fc1d 	bl	8012e28 <puts>
#endif
		if (callback) {
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <SERIAL_SendCommand+0x44>
			callback(CMD_RESULT_ERROR, NULL);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	2100      	movs	r1, #0
 80025f8:	2003      	movs	r0, #3
 80025fa:	4798      	blx	r3
		}
	}
}
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	24000b68 	.word	0x24000b68
 8002608:	08015be0 	.word	0x08015be0
 800260c:	08015c10 	.word	0x08015c10

08002610 <SERIAL_SendJSON>:

void SERIAL_SendJSON(char *json_string, char answer[], uint32_t timeout,
		CommandCallback_t callback) {
 8002610:	b580      	push	{r7, lr}
 8002612:	b088      	sub	sp, #32
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
	if (json_string == NULL) {
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10a      	bne.n	800263a <SERIAL_SendJSON+0x2a>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERRO: JSON string é NULL!\r\n");
 8002624:	483b      	ldr	r0, [pc, #236]	@ (8002714 <SERIAL_SendJSON+0x104>)
 8002626:	f010 fbff 	bl	8012e28 <puts>
#endif

		if (callback) {
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d067      	beq.n	8002700 <SERIAL_SendJSON+0xf0>
			callback(CMD_RESULT_ERROR, NULL);
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	2100      	movs	r1, #0
 8002634:	2003      	movs	r0, #3
 8002636:	4798      	blx	r3
		}
		return;
 8002638:	e062      	b.n	8002700 <SERIAL_SendJSON+0xf0>
	}

	if (huart_instance == NULL) {
 800263a:	4b37      	ldr	r3, [pc, #220]	@ (8002718 <SERIAL_SendJSON+0x108>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10d      	bne.n	800265e <SERIAL_SendJSON+0x4e>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: UART not initialized!\r\n");
 8002642:	4836      	ldr	r0, [pc, #216]	@ (800271c <SERIAL_SendJSON+0x10c>)
 8002644:	f010 fbf0 	bl	8012e28 <puts>
#endif
		free(json_string);
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f00f fda3 	bl	8012194 <free>

		if (callback) {
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d057      	beq.n	8002704 <SERIAL_SendJSON+0xf4>
			callback(CMD_RESULT_ERROR, NULL);
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	2100      	movs	r1, #0
 8002658:	2003      	movs	r0, #3
 800265a:	4798      	blx	r3
		}
		return;
 800265c:	e052      	b.n	8002704 <SERIAL_SendJSON+0xf4>
	}

	size_t json_len = strlen(json_string);
 800265e:	68f8      	ldr	r0, [r7, #12]
 8002660:	f7fd fe8e 	bl	8000380 <strlen>
 8002664:	61f8      	str	r0, [r7, #28]
	size_t total_len = json_len + 2;
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	3302      	adds	r3, #2
 800266a:	61bb      	str	r3, [r7, #24]

	if (total_len > MAX_CMD_LENGTH) {
 800266c:	69bb      	ldr	r3, [r7, #24]
 800266e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002672:	d90d      	bls.n	8002690 <SERIAL_SendJSON+0x80>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("ERROR: JSON too large!\r\n");
 8002674:	482a      	ldr	r0, [pc, #168]	@ (8002720 <SERIAL_SendJSON+0x110>)
 8002676:	f010 fbd7 	bl	8012e28 <puts>
#endif
		free(json_string);
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f00f fd8a 	bl	8012194 <free>

		if (callback) {
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d040      	beq.n	8002708 <SERIAL_SendJSON+0xf8>
			callback(CMD_RESULT_ERROR, NULL);
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	2100      	movs	r1, #0
 800268a:	2003      	movs	r0, #3
 800268c:	4798      	blx	r3
		}
		return;
 800268e:	e03b      	b.n	8002708 <SERIAL_SendJSON+0xf8>
	}

	char *json_with_cr = (char*) malloc(total_len);
 8002690:	69b8      	ldr	r0, [r7, #24]
 8002692:	f00f fd77 	bl	8012184 <malloc>
 8002696:	4603      	mov	r3, r0
 8002698:	617b      	str	r3, [r7, #20]
	if (json_with_cr == NULL) {
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d10d      	bne.n	80026bc <SERIAL_SendJSON+0xac>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Failed to allocate memory for JSON!\r\n");
 80026a0:	4820      	ldr	r0, [pc, #128]	@ (8002724 <SERIAL_SendJSON+0x114>)
 80026a2:	f010 fbc1 	bl	8012e28 <puts>
#endif
		free(json_string);
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f00f fd74 	bl	8012194 <free>

		if (callback) {
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d02c      	beq.n	800270c <SERIAL_SendJSON+0xfc>
			callback(CMD_RESULT_ERROR, NULL);
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	2100      	movs	r1, #0
 80026b6:	2003      	movs	r0, #3
 80026b8:	4798      	blx	r3
		}
		return;
 80026ba:	e027      	b.n	800270c <SERIAL_SendJSON+0xfc>
	}

	snprintf(json_with_cr, total_len, "%s\r", json_string);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4a1a      	ldr	r2, [pc, #104]	@ (8002728 <SERIAL_SendJSON+0x118>)
 80026c0:	69b9      	ldr	r1, [r7, #24]
 80026c2:	6978      	ldr	r0, [r7, #20]
 80026c4:	f010 fbb8 	bl	8012e38 <sniprintf>
	free(json_string);
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f00f fd63 	bl	8012194 <free>
	uint8_t result = SERIAL_QueueCommand(json_with_cr, answer, timeout,
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	68b9      	ldr	r1, [r7, #8]
 80026d4:	6978      	ldr	r0, [r7, #20]
 80026d6:	f7ff fdef 	bl	80022b8 <SERIAL_QueueCommand>
 80026da:	4603      	mov	r3, r0
 80026dc:	74fb      	strb	r3, [r7, #19]
			callback);

	free(json_with_cr);
 80026de:	6978      	ldr	r0, [r7, #20]
 80026e0:	f00f fd58 	bl	8012194 <free>

	if (!result) {
 80026e4:	7cfb      	ldrb	r3, [r7, #19]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d111      	bne.n	800270e <SERIAL_SendJSON+0xfe>
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] ERROR: Unable to add JSON to the queue!\r\n");
 80026ea:	4810      	ldr	r0, [pc, #64]	@ (800272c <SERIAL_SendJSON+0x11c>)
 80026ec:	f010 fb9c 	bl	8012e28 <puts>
#endif
		if (callback) {
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <SERIAL_SendJSON+0xfe>
			callback(CMD_RESULT_ERROR, NULL);
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2100      	movs	r1, #0
 80026fa:	2003      	movs	r0, #3
 80026fc:	4798      	blx	r3
 80026fe:	e006      	b.n	800270e <SERIAL_SendJSON+0xfe>
		return;
 8002700:	bf00      	nop
 8002702:	e004      	b.n	800270e <SERIAL_SendJSON+0xfe>
		return;
 8002704:	bf00      	nop
 8002706:	e002      	b.n	800270e <SERIAL_SendJSON+0xfe>
		return;
 8002708:	bf00      	nop
 800270a:	e000      	b.n	800270e <SERIAL_SendJSON+0xfe>
		return;
 800270c:	bf00      	nop
		}
	}
}
 800270e:	3720      	adds	r7, #32
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}
 8002714:	08015c4c 	.word	0x08015c4c
 8002718:	24000b68 	.word	0x24000b68
 800271c:	08015be0 	.word	0x08015be0
 8002720:	08015c7c 	.word	0x08015c7c
 8002724:	08015c94 	.word	0x08015c94
 8002728:	08015b88 	.word	0x08015b88
 800272c:	08015cd4 	.word	0x08015cd4

08002730 <SERIAL_DirectTransmit>:

void SERIAL_DirectTransmit(char *cmd) {
 8002730:	b590      	push	{r4, r7, lr}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
	if (huart_instance == NULL || cmd == NULL) {
 8002738:	4b0d      	ldr	r3, [pc, #52]	@ (8002770 <SERIAL_DirectTransmit+0x40>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d013      	beq.n	8002768 <SERIAL_DirectTransmit+0x38>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d010      	beq.n	8002768 <SERIAL_DirectTransmit+0x38>
		return;
	}

	printf(">> TX direto: %s", cmd);
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	480a      	ldr	r0, [pc, #40]	@ (8002774 <SERIAL_DirectTransmit+0x44>)
 800274a:	f010 fb05 	bl	8012d58 <iprintf>

	HAL_UART_Transmit(huart_instance, (uint8_t*) cmd, strlen(cmd), 100);
 800274e:	4b08      	ldr	r3, [pc, #32]	@ (8002770 <SERIAL_DirectTransmit+0x40>)
 8002750:	681c      	ldr	r4, [r3, #0]
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7fd fe14 	bl	8000380 <strlen>
 8002758:	4603      	mov	r3, r0
 800275a:	b29a      	uxth	r2, r3
 800275c:	2364      	movs	r3, #100	@ 0x64
 800275e:	6879      	ldr	r1, [r7, #4]
 8002760:	4620      	mov	r0, r4
 8002762:	f00c fee9 	bl	800f538 <HAL_UART_Transmit>
 8002766:	e000      	b.n	800276a <SERIAL_DirectTransmit+0x3a>
		return;
 8002768:	bf00      	nop
}
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bd90      	pop	{r4, r7, pc}
 8002770:	24000b68 	.word	0x24000b68
 8002774:	08015d10 	.word	0x08015d10

08002778 <SERIAL_CheckRXCommand>:

void SERIAL_CheckRXCommand(void) {
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
	static char *last_response_received = NULL;
	static Command_State_t command_state = CMD_STATUS_WAITING;
	static uint32_t last_attempt_tick = 0;

	if (command_state == CMD_STATUS_WAITING) {
 800277e:	4b80      	ldr	r3, [pc, #512]	@ (8002980 <SERIAL_CheckRXCommand+0x208>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d117      	bne.n	80027b6 <SERIAL_CheckRXCommand+0x3e>
		if (strstr((char*) PROTOCOL_RX_Buffer, "\r")) {
 8002786:	210d      	movs	r1, #13
 8002788:	487e      	ldr	r0, [pc, #504]	@ (8002984 <SERIAL_CheckRXCommand+0x20c>)
 800278a:	f010 fcbb 	bl	8013104 <strchr>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 80f1 	beq.w	8002978 <SERIAL_CheckRXCommand+0x200>
			last_response_received = (char*) PROTOCOL_RX_Buffer;
 8002796:	4b7c      	ldr	r3, [pc, #496]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 8002798:	4a7a      	ldr	r2, [pc, #488]	@ (8002984 <SERIAL_CheckRXCommand+0x20c>)
 800279a:	601a      	str	r2, [r3, #0]
#ifdef DEBUG_SERIAL_PROTOCOL
            printf("[SERIAL PROTOCOL] Received: %s \r\n", last_response_received);
 800279c:	4b7a      	ldr	r3, [pc, #488]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4619      	mov	r1, r3
 80027a2:	487a      	ldr	r0, [pc, #488]	@ (800298c <SERIAL_CheckRXCommand+0x214>)
 80027a4:	f010 fad8 	bl	8012d58 <iprintf>
#endif
			last_attempt_tick = 0;
 80027a8:	4b79      	ldr	r3, [pc, #484]	@ (8002990 <SERIAL_CheckRXCommand+0x218>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	601a      	str	r2, [r3, #0]
			command_state = CMD_STATUS_PROCESSING;
 80027ae:	4b74      	ldr	r3, [pc, #464]	@ (8002980 <SERIAL_CheckRXCommand+0x208>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	701a      	strb	r2, [r3, #0]
			SERIAL_ResetBuffers();
		}

		command_state = CMD_STATUS_WAITING;
	}
}
 80027b4:	e0e0      	b.n	8002978 <SERIAL_CheckRXCommand+0x200>
	} else if (command_state == CMD_STATUS_PROCESSING) {
 80027b6:	4b72      	ldr	r3, [pc, #456]	@ (8002980 <SERIAL_CheckRXCommand+0x208>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	f040 80dc 	bne.w	8002978 <SERIAL_CheckRXCommand+0x200>
		if (current_command.active && protocol_status == WAITING) {
 80027c0:	4b74      	ldr	r3, [pc, #464]	@ (8002994 <SERIAL_CheckRXCommand+0x21c>)
 80027c2:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d026      	beq.n	8002818 <SERIAL_CheckRXCommand+0xa0>
 80027ca:	4b73      	ldr	r3, [pc, #460]	@ (8002998 <SERIAL_CheckRXCommand+0x220>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d122      	bne.n	8002818 <SERIAL_CheckRXCommand+0xa0>
			if (strstr(last_response_received,
 80027d2:	4b6d      	ldr	r3, [pc, #436]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4971      	ldr	r1, [pc, #452]	@ (800299c <SERIAL_CheckRXCommand+0x224>)
 80027d8:	4618      	mov	r0, r3
 80027da:	f010 fcb3 	bl	8013144 <strstr>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d019      	beq.n	8002818 <SERIAL_CheckRXCommand+0xa0>
				if (current_command.callback) {
 80027e4:	4b6b      	ldr	r3, [pc, #428]	@ (8002994 <SERIAL_CheckRXCommand+0x21c>)
 80027e6:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <SERIAL_CheckRXCommand+0x86>
					current_command.callback(CMD_RESULT_SUCCESS,
 80027ee:	4b69      	ldr	r3, [pc, #420]	@ (8002994 <SERIAL_CheckRXCommand+0x21c>)
 80027f0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	@ 0x44c
 80027f4:	4a64      	ldr	r2, [pc, #400]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 80027f6:	6812      	ldr	r2, [r2, #0]
 80027f8:	4611      	mov	r1, r2
 80027fa:	2001      	movs	r0, #1
 80027fc:	4798      	blx	r3
				current_command.result = CMD_RESULT_SUCCESS;
 80027fe:	4b65      	ldr	r3, [pc, #404]	@ (8002994 <SERIAL_CheckRXCommand+0x21c>)
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2450 	strb.w	r2, [r3, #1104]	@ 0x450
				current_command.active = 0;
 8002806:	4b63      	ldr	r3, [pc, #396]	@ (8002994 <SERIAL_CheckRXCommand+0x21c>)
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2451 	strb.w	r2, [r3, #1105]	@ 0x451
				SERIAL_ResetBuffers();
 800280e:	f000 f8e7 	bl	80029e0 <SERIAL_ResetBuffers>
				protocol_status = FREE;
 8002812:	4b61      	ldr	r3, [pc, #388]	@ (8002998 <SERIAL_CheckRXCommand+0x220>)
 8002814:	2200      	movs	r2, #0
 8002816:	701a      	strb	r2, [r3, #0]
		if (!current_command.active && protocol_status == FREE) {
 8002818:	4b5e      	ldr	r3, [pc, #376]	@ (8002994 <SERIAL_CheckRXCommand+0x21c>)
 800281a:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 800281e:	2b00      	cmp	r3, #0
 8002820:	f040 80a7 	bne.w	8002972 <SERIAL_CheckRXCommand+0x1fa>
 8002824:	4b5c      	ldr	r3, [pc, #368]	@ (8002998 <SERIAL_CheckRXCommand+0x220>)
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2b00      	cmp	r3, #0
 800282a:	f040 80a2 	bne.w	8002972 <SERIAL_CheckRXCommand+0x1fa>
			if (strstr(last_response_received, "AT")
 800282e:	4b56      	ldr	r3, [pc, #344]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	495b      	ldr	r1, [pc, #364]	@ (80029a0 <SERIAL_CheckRXCommand+0x228>)
 8002834:	4618      	mov	r0, r3
 8002836:	f010 fc85 	bl	8013144 <strstr>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d012      	beq.n	8002866 <SERIAL_CheckRXCommand+0xee>
					&& !strstr(last_response_received, "AT+")) {
 8002840:	4b51      	ldr	r3, [pc, #324]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4957      	ldr	r1, [pc, #348]	@ (80029a4 <SERIAL_CheckRXCommand+0x22c>)
 8002846:	4618      	mov	r0, r3
 8002848:	f010 fc7c 	bl	8013144 <strstr>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <SERIAL_CheckRXCommand+0xee>
                printf("[SERIAL PROTOCOL] Responding: OK\r\n");
 8002852:	4855      	ldr	r0, [pc, #340]	@ (80029a8 <SERIAL_CheckRXCommand+0x230>)
 8002854:	f010 fae8 	bl	8012e28 <puts>
				SERIAL_DirectTransmit("OK\r");
 8002858:	4854      	ldr	r0, [pc, #336]	@ (80029ac <SERIAL_CheckRXCommand+0x234>)
 800285a:	f7ff ff69 	bl	8002730 <SERIAL_DirectTransmit>
				is_connected = 1;
 800285e:	4b54      	ldr	r3, [pc, #336]	@ (80029b0 <SERIAL_CheckRXCommand+0x238>)
 8002860:	2201      	movs	r2, #1
 8002862:	701a      	strb	r2, [r3, #0]
 8002864:	e083      	b.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			} else if (strstr(last_response_received, "AT+WHO")) {
 8002866:	4b48      	ldr	r3, [pc, #288]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4952      	ldr	r1, [pc, #328]	@ (80029b4 <SERIAL_CheckRXCommand+0x23c>)
 800286c:	4618      	mov	r0, r3
 800286e:	f010 fc69 	bl	8013144 <strstr>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d009      	beq.n	800288c <SERIAL_CheckRXCommand+0x114>
                printf("[SERIAL PROTOCOL] Responding: ID:ROUTE_ECU_V1\r\n");
 8002878:	484f      	ldr	r0, [pc, #316]	@ (80029b8 <SERIAL_CheckRXCommand+0x240>)
 800287a:	f010 fad5 	bl	8012e28 <puts>
				SERIAL_DirectTransmit("ID:ROUTE_ECU_V1\r");
 800287e:	484f      	ldr	r0, [pc, #316]	@ (80029bc <SERIAL_CheckRXCommand+0x244>)
 8002880:	f7ff ff56 	bl	8002730 <SERIAL_DirectTransmit>
				is_connected = 1;
 8002884:	4b4a      	ldr	r3, [pc, #296]	@ (80029b0 <SERIAL_CheckRXCommand+0x238>)
 8002886:	2201      	movs	r2, #1
 8002888:	701a      	strb	r2, [r3, #0]
 800288a:	e070      	b.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			} else if (strstr(last_response_received, "AT+BATCAL0")) {
 800288c:	4b3e      	ldr	r3, [pc, #248]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	494b      	ldr	r1, [pc, #300]	@ (80029c0 <SERIAL_CheckRXCommand+0x248>)
 8002892:	4618      	mov	r0, r3
 8002894:	f010 fc56 	bl	8013144 <strstr>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d00b      	beq.n	80028b6 <SERIAL_CheckRXCommand+0x13e>
                printf("[SERIAL PROTOCOL] Responding: OK\r\n");
 800289e:	4842      	ldr	r0, [pc, #264]	@ (80029a8 <SERIAL_CheckRXCommand+0x230>)
 80028a0:	f010 fac2 	bl	8012e28 <puts>
				SERIAL_DirectTransmit("OK\r");
 80028a4:	4841      	ldr	r0, [pc, #260]	@ (80029ac <SERIAL_CheckRXCommand+0x234>)
 80028a6:	f7ff ff43 	bl	8002730 <SERIAL_DirectTransmit>
				is_connected = 1;
 80028aa:	4b41      	ldr	r3, [pc, #260]	@ (80029b0 <SERIAL_CheckRXCommand+0x238>)
 80028ac:	2201      	movs	r2, #1
 80028ae:	701a      	strb	r2, [r3, #0]
				BATTERY_Calibrate();
 80028b0:	f7fe f9b8 	bl	8000c24 <BATTERY_Calibrate>
 80028b4:	e05b      	b.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			} else if (strstr(last_response_received, "AT+INJTEST")) {
 80028b6:	4b34      	ldr	r3, [pc, #208]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4942      	ldr	r1, [pc, #264]	@ (80029c4 <SERIAL_CheckRXCommand+0x24c>)
 80028bc:	4618      	mov	r0, r3
 80028be:	f010 fc41 	bl	8013144 <strstr>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00b      	beq.n	80028e0 <SERIAL_CheckRXCommand+0x168>
                printf("[SERIAL PROTOCOL] Responding: OK\r\n");
 80028c8:	4837      	ldr	r0, [pc, #220]	@ (80029a8 <SERIAL_CheckRXCommand+0x230>)
 80028ca:	f010 faad 	bl	8012e28 <puts>
				SERIAL_DirectTransmit("OK\r");
 80028ce:	4837      	ldr	r0, [pc, #220]	@ (80029ac <SERIAL_CheckRXCommand+0x234>)
 80028d0:	f7ff ff2e 	bl	8002730 <SERIAL_DirectTransmit>
				is_connected = 1;
 80028d4:	4b36      	ldr	r3, [pc, #216]	@ (80029b0 <SERIAL_CheckRXCommand+0x238>)
 80028d6:	2201      	movs	r2, #1
 80028d8:	701a      	strb	r2, [r3, #0]
				ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE();
 80028da:	f002 f829 	bl	8004930 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE>
 80028de:	e046      	b.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			} else if (strstr(last_response_received, "AT+IGNTEST")) {
 80028e0:	4b29      	ldr	r3, [pc, #164]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4938      	ldr	r1, [pc, #224]	@ (80029c8 <SERIAL_CheckRXCommand+0x250>)
 80028e6:	4618      	mov	r0, r3
 80028e8:	f010 fc2c 	bl	8013144 <strstr>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00b      	beq.n	800290a <SERIAL_CheckRXCommand+0x192>
                printf("[SERIAL PROTOCOL] Responding: OK\r\n");
 80028f2:	482d      	ldr	r0, [pc, #180]	@ (80029a8 <SERIAL_CheckRXCommand+0x230>)
 80028f4:	f010 fa98 	bl	8012e28 <puts>
				SERIAL_DirectTransmit("OK\r");
 80028f8:	482c      	ldr	r0, [pc, #176]	@ (80029ac <SERIAL_CheckRXCommand+0x234>)
 80028fa:	f7ff ff19 	bl	8002730 <SERIAL_DirectTransmit>
				is_connected = 1;
 80028fe:	4b2c      	ldr	r3, [pc, #176]	@ (80029b0 <SERIAL_CheckRXCommand+0x238>)
 8002900:	2201      	movs	r2, #1
 8002902:	701a      	strb	r2, [r3, #0]
				ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE();
 8002904:	f002 f828 	bl	8004958 <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE>
 8002908:	e031      	b.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			}else if (strstr(last_response_received, "AT+BATCALV=")) {
 800290a:	4b1f      	ldr	r3, [pc, #124]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	492f      	ldr	r1, [pc, #188]	@ (80029cc <SERIAL_CheckRXCommand+0x254>)
 8002910:	4618      	mov	r0, r3
 8002912:	f010 fc17 	bl	8013144 <strstr>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d028      	beq.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			    float calibration_value = 0.0f;
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	607b      	str	r3, [r7, #4]
			    if (sscanf(last_response_received, "AT+BATCALV=%f", &calibration_value) == 1) {
 8002922:	4b19      	ldr	r3, [pc, #100]	@ (8002988 <SERIAL_CheckRXCommand+0x210>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	1d3a      	adds	r2, r7, #4
 8002928:	4929      	ldr	r1, [pc, #164]	@ (80029d0 <SERIAL_CheckRXCommand+0x258>)
 800292a:	4618      	mov	r0, r3
 800292c:	f010 fadc 	bl	8012ee8 <siscanf>
 8002930:	4603      	mov	r3, r0
 8002932:	2b01      	cmp	r3, #1
 8002934:	d115      	bne.n	8002962 <SERIAL_CheckRXCommand+0x1ea>
			        printf("[SERIAL PROTOCOL] Calibration value received: %.4f\r\n", calibration_value);
 8002936:	edd7 7a01 	vldr	s15, [r7, #4]
 800293a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800293e:	ec53 2b17 	vmov	r2, r3, d7
 8002942:	4824      	ldr	r0, [pc, #144]	@ (80029d4 <SERIAL_CheckRXCommand+0x25c>)
 8002944:	f010 fa08 	bl	8012d58 <iprintf>
			        SERIAL_DirectTransmit("OK\r");
 8002948:	4818      	ldr	r0, [pc, #96]	@ (80029ac <SERIAL_CheckRXCommand+0x234>)
 800294a:	f7ff fef1 	bl	8002730 <SERIAL_DirectTransmit>
			        is_connected = 1;
 800294e:	4b18      	ldr	r3, [pc, #96]	@ (80029b0 <SERIAL_CheckRXCommand+0x238>)
 8002950:	2201      	movs	r2, #1
 8002952:	701a      	strb	r2, [r3, #0]
			        BATTERY_Calibrate_LV(calibration_value);
 8002954:	edd7 7a01 	vldr	s15, [r7, #4]
 8002958:	eeb0 0a67 	vmov.f32	s0, s15
 800295c:	f7fe f994 	bl	8000c88 <BATTERY_Calibrate_LV>
 8002960:	e005      	b.n	800296e <SERIAL_CheckRXCommand+0x1f6>
			        printf("[SERIAL PROTOCOL] Invalid calibration format\r\n");
 8002962:	481d      	ldr	r0, [pc, #116]	@ (80029d8 <SERIAL_CheckRXCommand+0x260>)
 8002964:	f010 fa60 	bl	8012e28 <puts>
			        SERIAL_DirectTransmit("ERROR\r");
 8002968:	481c      	ldr	r0, [pc, #112]	@ (80029dc <SERIAL_CheckRXCommand+0x264>)
 800296a:	f7ff fee1 	bl	8002730 <SERIAL_DirectTransmit>
			SERIAL_ResetBuffers();
 800296e:	f000 f837 	bl	80029e0 <SERIAL_ResetBuffers>
		command_state = CMD_STATUS_WAITING;
 8002972:	4b03      	ldr	r3, [pc, #12]	@ (8002980 <SERIAL_CheckRXCommand+0x208>)
 8002974:	2200      	movs	r2, #0
 8002976:	701a      	strb	r2, [r3, #0]
}
 8002978:	bf00      	nop
 800297a:	3708      	adds	r7, #8
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	24003ac0 	.word	0x24003ac0
 8002984:	2400035c 	.word	0x2400035c
 8002988:	24003ac4 	.word	0x24003ac4
 800298c:	08015d24 	.word	0x08015d24
 8002990:	24003ac8 	.word	0x24003ac8
 8002994:	2400366c 	.word	0x2400366c
 8002998:	24000b66 	.word	0x24000b66
 800299c:	24003a6c 	.word	0x24003a6c
 80029a0:	08015d48 	.word	0x08015d48
 80029a4:	08015d4c 	.word	0x08015d4c
 80029a8:	08015d50 	.word	0x08015d50
 80029ac:	08015d74 	.word	0x08015d74
 80029b0:	24000b6c 	.word	0x24000b6c
 80029b4:	08015d78 	.word	0x08015d78
 80029b8:	08015d80 	.word	0x08015d80
 80029bc:	08015db0 	.word	0x08015db0
 80029c0:	08015dc4 	.word	0x08015dc4
 80029c4:	08015dd0 	.word	0x08015dd0
 80029c8:	08015ddc 	.word	0x08015ddc
 80029cc:	08015de8 	.word	0x08015de8
 80029d0:	08015df4 	.word	0x08015df4
 80029d4:	08015e04 	.word	0x08015e04
 80029d8:	08015e3c 	.word	0x08015e3c
 80029dc:	08015e6c 	.word	0x08015e6c

080029e0 <SERIAL_ResetBuffers>:

void SERIAL_ResetBuffers(void) {
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
	PROTOCOL_RX_Stream_Data = 0;
 80029e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a18 <SERIAL_ResetBuffers+0x38>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
	PROTOCOL_Stream_Index = 0;
 80029ea:	4b0c      	ldr	r3, [pc, #48]	@ (8002a1c <SERIAL_ResetBuffers+0x3c>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]

	memset(PROTOCOL_RX_Buffer, 0, sizeof(PROTOCOL_RX_Buffer));
 80029f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80029f4:	2100      	movs	r1, #0
 80029f6:	480a      	ldr	r0, [pc, #40]	@ (8002a20 <SERIAL_ResetBuffers+0x40>)
 80029f8:	f010 fb7c 	bl	80130f4 <memset>

	if (huart_instance != NULL) {
 80029fc:	4b09      	ldr	r3, [pc, #36]	@ (8002a24 <SERIAL_ResetBuffers+0x44>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d006      	beq.n	8002a12 <SERIAL_ResetBuffers+0x32>
		HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002a04:	4b07      	ldr	r3, [pc, #28]	@ (8002a24 <SERIAL_ResetBuffers+0x44>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	4903      	ldr	r1, [pc, #12]	@ (8002a18 <SERIAL_ResetBuffers+0x38>)
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f00c feb5 	bl	800f77c <HAL_UART_Receive_IT>
	}
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	24000b5c 	.word	0x24000b5c
 8002a1c:	24000b60 	.word	0x24000b60
 8002a20:	2400035c 	.word	0x2400035c
 8002a24:	24000b68 	.word	0x24000b68

08002a28 <PROTOCOL_RX_Callback>:

void PROTOCOL_RX_Callback(void) {
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
	if (PROTOCOL_Stream_Index < PROTOCOL_RX_BUFFER_SIZE - 1) {
 8002a2c:	4b11      	ldr	r3, [pc, #68]	@ (8002a74 <PROTOCOL_RX_Callback+0x4c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f240 72fe 	movw	r2, #2046	@ 0x7fe
 8002a34:	4293      	cmp	r3, r2
 8002a36:	dc0f      	bgt.n	8002a58 <PROTOCOL_RX_Callback+0x30>
		PROTOCOL_RX_Buffer[PROTOCOL_Stream_Index++] = PROTOCOL_RX_Stream_Data;
 8002a38:	4b0e      	ldr	r3, [pc, #56]	@ (8002a74 <PROTOCOL_RX_Callback+0x4c>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	1c5a      	adds	r2, r3, #1
 8002a3e:	490d      	ldr	r1, [pc, #52]	@ (8002a74 <PROTOCOL_RX_Callback+0x4c>)
 8002a40:	600a      	str	r2, [r1, #0]
 8002a42:	4a0d      	ldr	r2, [pc, #52]	@ (8002a78 <PROTOCOL_RX_Callback+0x50>)
 8002a44:	7811      	ldrb	r1, [r2, #0]
 8002a46:	4a0d      	ldr	r2, [pc, #52]	@ (8002a7c <PROTOCOL_RX_Callback+0x54>)
 8002a48:	54d1      	strb	r1, [r2, r3]
		last_rx_tick = HAL_GetTick();
 8002a4a:	f003 fbb1 	bl	80061b0 <HAL_GetTick>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	b29a      	uxth	r2, r3
 8002a52:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <PROTOCOL_RX_Callback+0x58>)
 8002a54:	801a      	strh	r2, [r3, #0]
 8002a56:	e004      	b.n	8002a62 <PROTOCOL_RX_Callback+0x3a>
	} else {
		// Buffer cheio
#ifdef DEBUG_SERIAL_PROTOCOL
        printf("[SERIAL PROTOCOL] WARNING: RX buffer overflow!\r\n");
 8002a58:	480a      	ldr	r0, [pc, #40]	@ (8002a84 <PROTOCOL_RX_Callback+0x5c>)
 8002a5a:	f010 f9e5 	bl	8012e28 <puts>
#endif
		SERIAL_ResetBuffers();
 8002a5e:	f7ff ffbf 	bl	80029e0 <SERIAL_ResetBuffers>
	}

	HAL_UART_Receive_IT(huart_instance, &PROTOCOL_RX_Stream_Data, 1);
 8002a62:	4b09      	ldr	r3, [pc, #36]	@ (8002a88 <PROTOCOL_RX_Callback+0x60>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2201      	movs	r2, #1
 8002a68:	4903      	ldr	r1, [pc, #12]	@ (8002a78 <PROTOCOL_RX_Callback+0x50>)
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f00c fe86 	bl	800f77c <HAL_UART_Receive_IT>
}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	24000b60 	.word	0x24000b60
 8002a78:	24000b5c 	.word	0x24000b5c
 8002a7c:	2400035c 	.word	0x2400035c
 8002a80:	24000b64 	.word	0x24000b64
 8002a84:	08015e74 	.word	0x08015e74
 8002a88:	24000b68 	.word	0x24000b68

08002a8c <PROTOCOL_TX_Callback>:

void PROTOCOL_TX_Callback(void) {
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
	// Transmissão completa
	if (current_command.active) {
 8002a90:	4b08      	ldr	r3, [pc, #32]	@ (8002ab4 <PROTOCOL_TX_Callback+0x28>)
 8002a92:	f893 3451 	ldrb.w	r3, [r3, #1105]	@ 0x451
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <PROTOCOL_TX_Callback+0x16>
		protocol_status = WAITING;
 8002a9a:	4b07      	ldr	r3, [pc, #28]	@ (8002ab8 <PROTOCOL_TX_Callback+0x2c>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]
	} else {
		protocol_status = FREE;
	}
}
 8002aa0:	e002      	b.n	8002aa8 <PROTOCOL_TX_Callback+0x1c>
		protocol_status = FREE;
 8002aa2:	4b05      	ldr	r3, [pc, #20]	@ (8002ab8 <PROTOCOL_TX_Callback+0x2c>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	2400366c 	.word	0x2400366c
 8002ab8:	24000b66 	.word	0x24000b66

08002abc <SERIAL_CheckConnection>:

void SERIAL_CheckConnection(Command_Result_t result) {
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d103      	bne.n	8002ad4 <SERIAL_CheckConnection+0x18>
		is_connected = 1;
 8002acc:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <SERIAL_CheckConnection+0x2c>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	701a      	strb	r2, [r3, #0]
	} else {
		is_connected = 0;
	}
}
 8002ad2:	e002      	b.n	8002ada <SERIAL_CheckConnection+0x1e>
		is_connected = 0;
 8002ad4:	4b04      	ldr	r3, [pc, #16]	@ (8002ae8 <SERIAL_CheckConnection+0x2c>)
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	701a      	strb	r2, [r3, #0]
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	24000b6c 	.word	0x24000b6c

08002aec <ENGINE_CalculateDeltaT>:
TIM_CHANNEL_1,
TIM_CHANNEL_2,
TIM_CHANNEL_3,
TIM_CHANNEL_4 };

static uint32_t ENGINE_CalculateDeltaT(uint32_t current, uint32_t previous) {
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
	if (current >= previous) {
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	429a      	cmp	r2, r3
 8002afc:	d303      	bcc.n	8002b06 <ENGINE_CalculateDeltaT+0x1a>
		return current - previous;
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	e002      	b.n	8002b0c <ENGINE_CalculateDeltaT+0x20>
	} else {
		// Overflow do timer
		return (0xFFFFFFFF - previous) + current + 1;
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	1ad3      	subs	r3, r2, r3
	}
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr

08002b18 <ENGINE_CalculateDeltaTBasedOnAngle>:

static uint32_t ENGINE_CalculateDeltaTBasedOnAngle(float current_angle,
		float target_angle, float angular_velocity_deg_s) {
 8002b18:	b480      	push	{r7}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	ed87 0a03 	vstr	s0, [r7, #12]
 8002b22:	edc7 0a02 	vstr	s1, [r7, #8]
 8002b26:	ed87 1a01 	vstr	s2, [r7, #4]
	float delta_angle;

	if (angular_velocity_deg_s <= 0.1f)
 8002b2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b2e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002ba4 <ENGINE_CalculateDeltaTBasedOnAngle+0x8c>
 8002b32:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b3a:	d801      	bhi.n	8002b40 <ENGINE_CalculateDeltaTBasedOnAngle+0x28>
		return 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e02b      	b.n	8002b98 <ENGINE_CalculateDeltaTBasedOnAngle+0x80>

	if (target_angle >= current_angle) {
 8002b40:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b44:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b48:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b50:	db08      	blt.n	8002b64 <ENGINE_CalculateDeltaTBasedOnAngle+0x4c>
		delta_angle = target_angle - current_angle;
 8002b52:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b56:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b5e:	edc7 7a05 	vstr	s15, [r7, #20]
 8002b62:	e00b      	b.n	8002b7c <ENGINE_CalculateDeltaTBasedOnAngle+0x64>
	} else {
		delta_angle = (ANGLE_MAX - current_angle) + target_angle;
 8002b64:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002ba8 <ENGINE_CalculateDeltaTBasedOnAngle+0x90>
 8002b68:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b70:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b78:	edc7 7a05 	vstr	s15, [r7, #20]
	}

	return (uint32_t) ((delta_angle / angular_velocity_deg_s) * 1000000.0f);
 8002b7c:	edd7 6a05 	vldr	s13, [r7, #20]
 8002b80:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b88:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002bac <ENGINE_CalculateDeltaTBasedOnAngle+0x94>
 8002b8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b94:	ee17 3a90 	vmov	r3, s15
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	371c      	adds	r7, #28
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	3dcccccd 	.word	0x3dcccccd
 8002ba8:	44340000 	.word	0x44340000
 8002bac:	49742400 	.word	0x49742400

08002bb0 <ENGINE_CalculateAngularVelocity>:

static float ENGINE_CalculateAngularVelocity(uint32_t current,
		VR_Sensor_t sensor) {
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
 8002bba:	f107 0014 	add.w	r0, r7, #20
 8002bbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 8002bc2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002bc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bce:	d906      	bls.n	8002bde <ENGINE_CalculateAngularVelocity+0x2e>
 8002bd0:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 8002bd4:	f083 0301 	eor.w	r3, r3, #1
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <ENGINE_CalculateAngularVelocity+0x34>
		return 0.0f;
 8002bde:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8002c00 <ENGINE_CalculateAngularVelocity+0x50>
 8002be2:	e005      	b.n	8002bf0 <ENGINE_CalculateAngularVelocity+0x40>
	return 360.0f * sensor.frequency_hz; //Graus/seg
 8002be4:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002be8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8002c04 <ENGINE_CalculateAngularVelocity+0x54>
 8002bec:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8002bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	b004      	add	sp, #16
 8002bfe:	4770      	bx	lr
 8002c00:	00000000 	.word	0x00000000
 8002c04:	43b40000 	.word	0x43b40000

08002c08 <ENGINE_CalculateAngle>:

float ENGINE_CalculateAngle(uint32_t current, VR_Sensor_t sensor) {
 8002c08:	b084      	sub	sp, #16
 8002c0a:	b5b0      	push	{r4, r5, r7, lr}
 8002c0c:	b094      	sub	sp, #80	@ 0x50
 8002c0e:	af0c      	add	r7, sp, #48	@ 0x30
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8002c16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (sensor.frequency_hz <= 0.0f || !sensor.isSync)
 8002c1a:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c26:	d906      	bls.n	8002c36 <ENGINE_CalculateAngle+0x2e>
 8002c28:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8002c2c:	f083 0301 	eor.w	r3, r3, #1
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <ENGINE_CalculateAngle+0x34>
		return 0.0f;
 8002c36:	f04f 0300 	mov.w	r3, #0
 8002c3a:	e067      	b.n	8002d0c <ENGINE_CalculateAngle+0x104>

	float degrees_per_tooth = 360.0f / (float) sensor.tooths;
 8002c3c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8002c40:	ee07 3a90 	vmov	s15, r3
 8002c44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c48:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8002d20 <ENGINE_CalculateAngle+0x118>
 8002c4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c50:	edc7 7a06 	vstr	s15, [r7, #24]
	float fixed_angle = degrees_per_tooth * (float) sensor.pulse_count;
 8002c54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c5e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c66:	edc7 7a05 	vstr	s15, [r7, #20]

	float angular_velocity = ENGINE_CalculateAngularVelocity(current, sensor);
 8002c6a:	466d      	mov	r5, sp
 8002c6c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8002c70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c74:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c76:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c78:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002c7c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002c80:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002c84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7ff ff92 	bl	8002bb0 <ENGINE_CalculateAngularVelocity>
 8002c8c:	ed87 0a04 	vstr	s0, [r7, #16]
	float dt_seconds = (float) ENGINE_CalculateDeltaT(current,
 8002c90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c92:	4619      	mov	r1, r3
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7ff ff29 	bl	8002aec <ENGINE_CalculateDeltaT>
 8002c9a:	ee07 0a90 	vmov	s15, r0
 8002c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca2:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8002d24 <ENGINE_CalculateAngle+0x11c>
 8002ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002caa:	edc7 7a03 	vstr	s15, [r7, #12]
			sensor.current_edge_time) * MICROS_TO_SECONDS;

	float final_angle = fixed_angle + (angular_velocity * dt_seconds);
 8002cae:	ed97 7a04 	vldr	s14, [r7, #16]
 8002cb2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cba:	ed97 7a05 	vldr	s14, [r7, #20]
 8002cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cc2:	edc7 7a07 	vstr	s15, [r7, #28]

	while (final_angle >= ANGLE_MAX)
 8002cc6:	e007      	b.n	8002cd8 <ENGINE_CalculateAngle+0xd0>
		final_angle -= ANGLE_MAX;
 8002cc8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ccc:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8002d28 <ENGINE_CalculateAngle+0x120>
 8002cd0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002cd4:	edc7 7a07 	vstr	s15, [r7, #28]
	while (final_angle >= ANGLE_MAX)
 8002cd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cdc:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8002d28 <ENGINE_CalculateAngle+0x120>
 8002ce0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce8:	daee      	bge.n	8002cc8 <ENGINE_CalculateAngle+0xc0>
	while (final_angle < 0.0f)
 8002cea:	e007      	b.n	8002cfc <ENGINE_CalculateAngle+0xf4>
		final_angle += ANGLE_MAX;
 8002cec:	edd7 7a07 	vldr	s15, [r7, #28]
 8002cf0:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002d28 <ENGINE_CalculateAngle+0x120>
 8002cf4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cf8:	edc7 7a07 	vstr	s15, [r7, #28]
	while (final_angle < 0.0f)
 8002cfc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d08:	d4f0      	bmi.n	8002cec <ENGINE_CalculateAngle+0xe4>

	return final_angle;
 8002d0a:	69fb      	ldr	r3, [r7, #28]
}
 8002d0c:	ee07 3a90 	vmov	s15, r3
 8002d10:	eeb0 0a67 	vmov.f32	s0, s15
 8002d14:	3720      	adds	r7, #32
 8002d16:	46bd      	mov	sp, r7
 8002d18:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002d1c:	b004      	add	sp, #16
 8002d1e:	4770      	bx	lr
 8002d20:	43b40000 	.word	0x43b40000
 8002d24:	358637bd 	.word	0x358637bd
 8002d28:	44340000 	.word	0x44340000

08002d2c <ENGINE_GetPhaseName>:

const char* ENGINE_GetPhaseName(PistonPhase_e phase) {
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	4603      	mov	r3, r0
 8002d34:	71fb      	strb	r3, [r7, #7]
    switch (phase) {
 8002d36:	79fb      	ldrb	r3, [r7, #7]
 8002d38:	2b03      	cmp	r3, #3
 8002d3a:	d813      	bhi.n	8002d64 <ENGINE_GetPhaseName+0x38>
 8002d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d44 <ENGINE_GetPhaseName+0x18>)
 8002d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d42:	bf00      	nop
 8002d44:	08002d55 	.word	0x08002d55
 8002d48:	08002d59 	.word	0x08002d59
 8002d4c:	08002d5d 	.word	0x08002d5d
 8002d50:	08002d61 	.word	0x08002d61
        case STROKE_POWER:       return "POWER";       // Expansão
 8002d54:	4b07      	ldr	r3, [pc, #28]	@ (8002d74 <ENGINE_GetPhaseName+0x48>)
 8002d56:	e006      	b.n	8002d66 <ENGINE_GetPhaseName+0x3a>
        case STROKE_EXHAUST:     return "EXHAUST";     // Escape
 8002d58:	4b07      	ldr	r3, [pc, #28]	@ (8002d78 <ENGINE_GetPhaseName+0x4c>)
 8002d5a:	e004      	b.n	8002d66 <ENGINE_GetPhaseName+0x3a>
        case STROKE_INTAKE:      return "INTAKE";      // Admissão
 8002d5c:	4b07      	ldr	r3, [pc, #28]	@ (8002d7c <ENGINE_GetPhaseName+0x50>)
 8002d5e:	e002      	b.n	8002d66 <ENGINE_GetPhaseName+0x3a>
        case STROKE_COMPRESSION: return "COMPRESSION"; // Compressão
 8002d60:	4b07      	ldr	r3, [pc, #28]	@ (8002d80 <ENGINE_GetPhaseName+0x54>)
 8002d62:	e000      	b.n	8002d66 <ENGINE_GetPhaseName+0x3a>
        default:                 return "UNKNOWN";
 8002d64:	4b07      	ldr	r3, [pc, #28]	@ (8002d84 <ENGINE_GetPhaseName+0x58>)
    }
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	08015ea4 	.word	0x08015ea4
 8002d78:	08015eac 	.word	0x08015eac
 8002d7c:	08015eb4 	.word	0x08015eb4
 8002d80:	08015ebc 	.word	0x08015ebc
 8002d84:	08015ec8 	.word	0x08015ec8

08002d88 <ENGINE_UpdateCylinderPhases>:
		540.0f, // Cyl 2 (540 graus)
		180.0f, // Cyl 3 (180 graus)
		360.0f  // Cyl 4 (360 graus)
		};

void ENGINE_UpdateCylinderPhases(float global_angle) {
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (int i = 0; i < 4; i++) {
 8002d92:	2300      	movs	r3, #0
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	e066      	b.n	8002e66 <ENGINE_UpdateCylinderPhases+0xde>
		float local_angle = global_angle - FIRING_OFFSET[i];
 8002d98:	4a38      	ldr	r2, [pc, #224]	@ (8002e7c <ENGINE_UpdateCylinderPhases+0xf4>)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	edd3 7a00 	vldr	s15, [r3]
 8002da4:	ed97 7a01 	vldr	s14, [r7, #4]
 8002da8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002dac:	edc7 7a02 	vstr	s15, [r7, #8]

		while (local_angle < 0.0f)
 8002db0:	e007      	b.n	8002dc2 <ENGINE_UpdateCylinderPhases+0x3a>
			local_angle += 720.0f;
 8002db2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002db6:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002e80 <ENGINE_UpdateCylinderPhases+0xf8>
 8002dba:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dbe:	edc7 7a02 	vstr	s15, [r7, #8]
		while (local_angle < 0.0f)
 8002dc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002dc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dce:	d4f0      	bmi.n	8002db2 <ENGINE_UpdateCylinderPhases+0x2a>
		while (local_angle >= 720.0f)
 8002dd0:	e007      	b.n	8002de2 <ENGINE_UpdateCylinderPhases+0x5a>
			local_angle -= 720.0f;
 8002dd2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002dd6:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002e80 <ENGINE_UpdateCylinderPhases+0xf8>
 8002dda:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002dde:	edc7 7a02 	vstr	s15, [r7, #8]
		while (local_angle >= 720.0f)
 8002de2:	edd7 7a02 	vldr	s15, [r7, #8]
 8002de6:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002e80 <ENGINE_UpdateCylinderPhases+0xf8>
 8002dea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df2:	daee      	bge.n	8002dd2 <ENGINE_UpdateCylinderPhases+0x4a>

		if (local_angle < 180.0f) {
 8002df4:	edd7 7a02 	vldr	s15, [r7, #8]
 8002df8:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002e84 <ENGINE_UpdateCylinderPhases+0xfc>
 8002dfc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e04:	d506      	bpl.n	8002e14 <ENGINE_UpdateCylinderPhases+0x8c>
			engine.cyl_status[i].current_phase = STROKE_POWER; // Descendo (Explosão)
 8002e06:	4a20      	ldr	r2, [pc, #128]	@ (8002e88 <ENGINE_UpdateCylinderPhases+0x100>)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3308      	adds	r3, #8
 8002e0e:	2200      	movs	r2, #0
 8002e10:	701a      	strb	r2, [r3, #0]
 8002e12:	e025      	b.n	8002e60 <ENGINE_UpdateCylinderPhases+0xd8>
		} else if (local_angle < 360.0f) {
 8002e14:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e18:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002e8c <ENGINE_UpdateCylinderPhases+0x104>
 8002e1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e24:	d506      	bpl.n	8002e34 <ENGINE_UpdateCylinderPhases+0xac>
			engine.cyl_status[i].current_phase = STROKE_EXHAUST; // Subindo (Escape)
 8002e26:	4a18      	ldr	r2, [pc, #96]	@ (8002e88 <ENGINE_UpdateCylinderPhases+0x100>)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	3308      	adds	r3, #8
 8002e2e:	2201      	movs	r2, #1
 8002e30:	701a      	strb	r2, [r3, #0]
 8002e32:	e015      	b.n	8002e60 <ENGINE_UpdateCylinderPhases+0xd8>
		} else if (local_angle < 540.0f) {
 8002e34:	edd7 7a02 	vldr	s15, [r7, #8]
 8002e38:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8002e90 <ENGINE_UpdateCylinderPhases+0x108>
 8002e3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e44:	d506      	bpl.n	8002e54 <ENGINE_UpdateCylinderPhases+0xcc>
			engine.cyl_status[i].current_phase = STROKE_INTAKE; // Descendo (Admissão)
 8002e46:	4a10      	ldr	r2, [pc, #64]	@ (8002e88 <ENGINE_UpdateCylinderPhases+0x100>)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	3308      	adds	r3, #8
 8002e4e:	2202      	movs	r2, #2
 8002e50:	701a      	strb	r2, [r3, #0]
 8002e52:	e005      	b.n	8002e60 <ENGINE_UpdateCylinderPhases+0xd8>
		} else {
			engine.cyl_status[i].current_phase = STROKE_COMPRESSION; // Subindo (Compressão)
 8002e54:	4a0c      	ldr	r2, [pc, #48]	@ (8002e88 <ENGINE_UpdateCylinderPhases+0x100>)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	4413      	add	r3, r2
 8002e5a:	3308      	adds	r3, #8
 8002e5c:	2203      	movs	r2, #3
 8002e5e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	3301      	adds	r3, #1
 8002e64:	60fb      	str	r3, [r7, #12]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	dd95      	ble.n	8002d98 <ENGINE_UpdateCylinderPhases+0x10>
		}
	}
}
 8002e6c:	bf00      	nop
 8002e6e:	bf00      	nop
 8002e70:	3714      	adds	r7, #20
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	080161e0 	.word	0x080161e0
 8002e80:	44340000 	.word	0x44340000
 8002e84:	43340000 	.word	0x43340000
 8002e88:	24003b3c 	.word	0x24003b3c
 8002e8c:	43b40000 	.word	0x43b40000
 8002e90:	44070000 	.word	0x44070000

08002e94 <ENGINE_ScheduleNextPhase>:

void ENGINE_ScheduleNextPhase(uint32_t current_time_base) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	float current_angle = (float) engine.crakshaft_angle;
 8002e9c:	4b33      	ldr	r3, [pc, #204]	@ (8002f6c <ENGINE_ScheduleNextPhase+0xd8>)
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	ee07 3a90 	vmov	s15, r3
 8002ea4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ea8:	edc7 7a04 	vstr	s15, [r7, #16]
	float next_target = 0.0f;
 8002eac:	f04f 0300 	mov.w	r3, #0
 8002eb0:	617b      	str	r3, [r7, #20]

	if (current_angle < 180.0f)
 8002eb2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002eb6:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8002f70 <ENGINE_ScheduleNextPhase+0xdc>
 8002eba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ec2:	d502      	bpl.n	8002eca <ENGINE_ScheduleNextPhase+0x36>
		next_target = 180.0f;
 8002ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8002f74 <ENGINE_ScheduleNextPhase+0xe0>)
 8002ec6:	617b      	str	r3, [r7, #20]
 8002ec8:	e019      	b.n	8002efe <ENGINE_ScheduleNextPhase+0x6a>
	else if (current_angle < 360.0f)
 8002eca:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ece:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8002f78 <ENGINE_ScheduleNextPhase+0xe4>
 8002ed2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eda:	d502      	bpl.n	8002ee2 <ENGINE_ScheduleNextPhase+0x4e>
		next_target = 360.0f;
 8002edc:	4b27      	ldr	r3, [pc, #156]	@ (8002f7c <ENGINE_ScheduleNextPhase+0xe8>)
 8002ede:	617b      	str	r3, [r7, #20]
 8002ee0:	e00d      	b.n	8002efe <ENGINE_ScheduleNextPhase+0x6a>
	else if (current_angle < 540.0f)
 8002ee2:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ee6:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002f80 <ENGINE_ScheduleNextPhase+0xec>
 8002eea:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ef2:	d502      	bpl.n	8002efa <ENGINE_ScheduleNextPhase+0x66>
		next_target = 540.0f;
 8002ef4:	4b23      	ldr	r3, [pc, #140]	@ (8002f84 <ENGINE_ScheduleNextPhase+0xf0>)
 8002ef6:	617b      	str	r3, [r7, #20]
 8002ef8:	e001      	b.n	8002efe <ENGINE_ScheduleNextPhase+0x6a>
	else
		next_target = 720.0f;
 8002efa:	4b23      	ldr	r3, [pc, #140]	@ (8002f88 <ENGINE_ScheduleNextPhase+0xf4>)
 8002efc:	617b      	str	r3, [r7, #20]

	uint32_t time_to_target_us = ENGINE_CalculateDeltaTBasedOnAngle(
 8002efe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f02:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002f8c <ENGINE_ScheduleNextPhase+0xf8>
 8002f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f0e:	db02      	blt.n	8002f16 <ENGINE_ScheduleNextPhase+0x82>
 8002f10:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 8002f90 <ENGINE_ScheduleNextPhase+0xfc>
 8002f14:	e001      	b.n	8002f1a <ENGINE_ScheduleNextPhase+0x86>
 8002f16:	edd7 7a05 	vldr	s15, [r7, #20]
			current_angle, (next_target >= 720.0f) ? 0.0f : next_target,
			(float) engine.crakshaft_angular_velocity);
 8002f1a:	4b14      	ldr	r3, [pc, #80]	@ (8002f6c <ENGINE_ScheduleNextPhase+0xd8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
	uint32_t time_to_target_us = ENGINE_CalculateDeltaTBasedOnAngle(
 8002f1e:	ee07 3a10 	vmov	s14, r3
 8002f22:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002f26:	eeb0 1a47 	vmov.f32	s2, s14
 8002f2a:	eef0 0a67 	vmov.f32	s1, s15
 8002f2e:	ed97 0a04 	vldr	s0, [r7, #16]
 8002f32:	f7ff fdf1 	bl	8002b18 <ENGINE_CalculateDeltaTBasedOnAngle>
 8002f36:	60f8      	str	r0, [r7, #12]

	uint32_t match_value = current_time_base + time_to_target_us;
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, match_value);
 8002f40:	4b14      	ldr	r3, [pc, #80]	@ (8002f94 <ENGINE_ScheduleNextPhase+0x100>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_CLEAR_FLAG(&htim5, TIM_FLAG_CC4);
 8002f48:	4b12      	ldr	r3, [pc, #72]	@ (8002f94 <ENGINE_ScheduleNextPhase+0x100>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f06f 0210 	mvn.w	r2, #16
 8002f50:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim5, TIM_IT_CC4);
 8002f52:	4b10      	ldr	r3, [pc, #64]	@ (8002f94 <ENGINE_ScheduleNextPhase+0x100>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68da      	ldr	r2, [r3, #12]
 8002f58:	4b0e      	ldr	r3, [pc, #56]	@ (8002f94 <ENGINE_ScheduleNextPhase+0x100>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f042 0210 	orr.w	r2, r2, #16
 8002f60:	60da      	str	r2, [r3, #12]
}
 8002f62:	bf00      	nop
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	24003b3c 	.word	0x24003b3c
 8002f70:	43340000 	.word	0x43340000
 8002f74:	43340000 	.word	0x43340000
 8002f78:	43b40000 	.word	0x43b40000
 8002f7c:	43b40000 	.word	0x43b40000
 8002f80:	44070000 	.word	0x44070000
 8002f84:	44070000 	.word	0x44070000
 8002f88:	44340000 	.word	0x44340000
 8002f8c:	44340000 	.word	0x44340000
 8002f90:	00000000 	.word	0x00000000
 8002f94:	24003cf4 	.word	0x24003cf4

08002f98 <ENGINE_CKP_Callback>:

void ENGINE_CKP_Callback(VR_Sensor_t ckp_sensor) {
 8002f98:	b084      	sub	sp, #16
 8002f9a:	b5b0      	push	{r4, r5, r7, lr}
 8002f9c:	b090      	sub	sp, #64	@ 0x40
 8002f9e:	af0c      	add	r7, sp, #48	@ 0x30
 8002fa0:	f107 0420 	add.w	r4, r7, #32
 8002fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t current_inj_time = __HAL_TIM_GET_COUNTER(&htim1);
 8002fa8:	4b25      	ldr	r3, [pc, #148]	@ (8003040 <ENGINE_CKP_Callback+0xa8>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	60fb      	str	r3, [r7, #12]
	uint32_t current_ign_time = __HAL_TIM_GET_COUNTER(&htim4);
 8002fb0:	4b24      	ldr	r3, [pc, #144]	@ (8003044 <ENGINE_CKP_Callback+0xac>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fb6:	60bb      	str	r3, [r7, #8]

	uint32_t current_ckp_time = __HAL_TIM_GET_COUNTER(&htim5);
 8002fb8:	4b23      	ldr	r3, [pc, #140]	@ (8003048 <ENGINE_CKP_Callback+0xb0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fbe:	607b      	str	r3, [r7, #4]

	engine.crakshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8002fc0:	466d      	mov	r5, sp
 8002fc2:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002fc6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fc8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fcc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002fd2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002fd6:	f107 0320 	add.w	r3, r7, #32
 8002fda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f7ff fde7 	bl	8002bb0 <ENGINE_CalculateAngularVelocity>
 8002fe2:	eef0 7a40 	vmov.f32	s15, s0
 8002fe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fea:	ee17 2a90 	vmov	r2, s15
 8002fee:	4b17      	ldr	r3, [pc, #92]	@ (800304c <ENGINE_CKP_Callback+0xb4>)
 8002ff0:	601a      	str	r2, [r3, #0]
			current_ckp_time, ckp_sensor);
	engine.crakshaft_angle = ENGINE_CalculateAngle(current_ckp_time,
 8002ff2:	466d      	mov	r5, sp
 8002ff4:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 8002ff8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ffa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ffc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ffe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003000:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003004:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003008:	f107 0320 	add.w	r3, r7, #32
 800300c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f7ff fdfa 	bl	8002c08 <ENGINE_CalculateAngle>
 8003014:	eef0 7a40 	vmov.f32	s15, s0
 8003018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800301c:	ee17 2a90 	vmov	r2, s15
 8003020:	4b0a      	ldr	r3, [pc, #40]	@ (800304c <ENGINE_CKP_Callback+0xb4>)
 8003022:	60da      	str	r2, [r3, #12]
			ckp_sensor); //<- Zera o angulo ja que estamos no 0

	if (ckp_sensor.isSync) {
 8003024:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8003028:	2b00      	cmp	r3, #0
 800302a:	d002      	beq.n	8003032 <ENGINE_CKP_Callback+0x9a>
		ENGINE_ScheduleNextPhase(current_ckp_time);
 800302c:	6878      	ldr	r0, [r7, #4]
 800302e:	f7ff ff31 	bl	8002e94 <ENGINE_ScheduleNextPhase>
	}
}
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800303c:	b004      	add	sp, #16
 800303e:	4770      	bx	lr
 8003040:	24003c5c 	.word	0x24003c5c
 8003044:	24003ca8 	.word	0x24003ca8
 8003048:	24003cf4 	.word	0x24003cf4
 800304c:	24003b3c 	.word	0x24003b3c

08003050 <ENGINE_CMP_Callback>:

void ENGINE_CMP_Callback(VR_Sensor_t cmp_sensor) {
 8003050:	b084      	sub	sp, #16
 8003052:	b5b0      	push	{r4, r5, r7, lr}
 8003054:	b090      	sub	sp, #64	@ 0x40
 8003056:	af0c      	add	r7, sp, #48	@ 0x30
 8003058:	f107 0420 	add.w	r4, r7, #32
 800305c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint32_t current_inj_time = __HAL_TIM_GET_COUNTER(&htim1);
 8003060:	4b22      	ldr	r3, [pc, #136]	@ (80030ec <ENGINE_CMP_Callback+0x9c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	60fb      	str	r3, [r7, #12]
	uint32_t current_ign_time = __HAL_TIM_GET_COUNTER(&htim4);
 8003068:	4b21      	ldr	r3, [pc, #132]	@ (80030f0 <ENGINE_CMP_Callback+0xa0>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306e:	60bb      	str	r3, [r7, #8]

	uint32_t current_cmp_time = __HAL_TIM_GET_COUNTER(&htim5);
 8003070:	4b20      	ldr	r3, [pc, #128]	@ (80030f4 <ENGINE_CMP_Callback+0xa4>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003076:	607b      	str	r3, [r7, #4]

	engine.camshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8003078:	466d      	mov	r5, sp
 800307a:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800307e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003080:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003082:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003084:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003086:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800308a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800308e:	f107 0320 	add.w	r3, r7, #32
 8003092:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	f7ff fd8b 	bl	8002bb0 <ENGINE_CalculateAngularVelocity>
 800309a:	eef0 7a40 	vmov.f32	s15, s0
 800309e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030a2:	ee17 2a90 	vmov	r2, s15
 80030a6:	4b14      	ldr	r3, [pc, #80]	@ (80030f8 <ENGINE_CMP_Callback+0xa8>)
 80030a8:	605a      	str	r2, [r3, #4]
			current_cmp_time, cmp_sensor);
	engine.camshaft_angle = ENGINE_CalculateAngle(current_cmp_time, cmp_sensor); //<- Zera o angulo ja que estamos no 0
 80030aa:	466d      	mov	r5, sp
 80030ac:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 80030b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80030b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80030b8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80030bc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80030c0:	f107 0320 	add.w	r3, r7, #32
 80030c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff fd9e 	bl	8002c08 <ENGINE_CalculateAngle>
 80030cc:	eef0 7a40 	vmov.f32	s15, s0
 80030d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030d4:	ee17 2a90 	vmov	r2, s15
 80030d8:	4b07      	ldr	r3, [pc, #28]	@ (80030f8 <ENGINE_CMP_Callback+0xa8>)
 80030da:	611a      	str	r2, [r3, #16]
}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80030e6:	b004      	add	sp, #16
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	24003c5c 	.word	0x24003c5c
 80030f0:	24003ca8 	.word	0x24003ca8
 80030f4:	24003cf4 	.word	0x24003cf4
 80030f8:	24003b3c 	.word	0x24003b3c

080030fc <ENGINE_VR_OutputCompareCallback>:

void ENGINE_VR_OutputCompareCallback(uint32_t current_time,
		VR_Sensor_t ckp_sensor, VR_Sensor_t cmp_sensor) {
 80030fc:	b084      	sub	sp, #16
 80030fe:	b5b0      	push	{r4, r5, r7, lr}
 8003100:	b08e      	sub	sp, #56	@ 0x38
 8003102:	af0c      	add	r7, sp, #48	@ 0x30
 8003104:	6078      	str	r0, [r7, #4]
 8003106:	f107 001c 	add.w	r0, r7, #28
 800310a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	engine.crakshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 800310e:	466d      	mov	r5, sp
 8003110:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8003114:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003116:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003118:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800311a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800311c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003120:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003124:	f107 031c 	add.w	r3, r7, #28
 8003128:	cb0e      	ldmia	r3, {r1, r2, r3}
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f7ff fd40 	bl	8002bb0 <ENGINE_CalculateAngularVelocity>
 8003130:	eef0 7a40 	vmov.f32	s15, s0
 8003134:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003138:	ee17 2a90 	vmov	r2, s15
 800313c:	4b29      	ldr	r3, [pc, #164]	@ (80031e4 <ENGINE_VR_OutputCompareCallback+0xe8>)
 800313e:	601a      	str	r2, [r3, #0]
			current_time, ckp_sensor);
	engine.camshaft_angular_velocity = ENGINE_CalculateAngularVelocity(
 8003140:	466d      	mov	r5, sp
 8003142:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8003146:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003148:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800314a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800314c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800314e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003152:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003156:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800315a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff fd27 	bl	8002bb0 <ENGINE_CalculateAngularVelocity>
 8003162:	eef0 7a40 	vmov.f32	s15, s0
 8003166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800316a:	ee17 2a90 	vmov	r2, s15
 800316e:	4b1d      	ldr	r3, [pc, #116]	@ (80031e4 <ENGINE_VR_OutputCompareCallback+0xe8>)
 8003170:	605a      	str	r2, [r3, #4]
			current_time, cmp_sensor);

	engine.crakshaft_angle = ENGINE_CalculateAngle(current_time, ckp_sensor);
 8003172:	466d      	mov	r5, sp
 8003174:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8003178:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800317a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800317c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800317e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003180:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003184:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003188:	f107 031c 	add.w	r3, r7, #28
 800318c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff fd3a 	bl	8002c08 <ENGINE_CalculateAngle>
 8003194:	eef0 7a40 	vmov.f32	s15, s0
 8003198:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800319c:	ee17 2a90 	vmov	r2, s15
 80031a0:	4b10      	ldr	r3, [pc, #64]	@ (80031e4 <ENGINE_VR_OutputCompareCallback+0xe8>)
 80031a2:	60da      	str	r2, [r3, #12]
	engine.camshaft_angle = ENGINE_CalculateAngle(current_time, cmp_sensor);
 80031a4:	466d      	mov	r5, sp
 80031a6:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 80031aa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031ac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031ae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031b0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031b2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80031b6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80031ba:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80031be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f7ff fd21 	bl	8002c08 <ENGINE_CalculateAngle>
 80031c6:	eef0 7a40 	vmov.f32	s15, s0
 80031ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031ce:	ee17 2a90 	vmov	r2, s15
 80031d2:	4b04      	ldr	r3, [pc, #16]	@ (80031e4 <ENGINE_VR_OutputCompareCallback+0xe8>)
 80031d4:	611a      	str	r2, [r3, #16]
}
 80031d6:	bf00      	nop
 80031d8:	3708      	adds	r7, #8
 80031da:	46bd      	mov	sp, r7
 80031dc:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80031e0:	b004      	add	sp, #16
 80031e2:	4770      	bx	lr
 80031e4:	24003b3c 	.word	0x24003b3c

080031e8 <ENGINE_Schedule_Injection>:
TIM_IT_CC4 };
static const uint32_t INJ_CLR_FLAGS[4] = { TIM_FLAG_CC1, TIM_FLAG_CC2,
TIM_FLAG_CC3, TIM_FLAG_CC4 };

void ENGINE_Schedule_Injection(uint8_t cyl_id, uint16_t start_tick,
		uint16_t pulse_us) {
 80031e8:	b480      	push	{r7}
 80031ea:	b085      	sub	sp, #20
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	71fb      	strb	r3, [r7, #7]
 80031f2:	460b      	mov	r3, r1
 80031f4:	80bb      	strh	r3, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	807b      	strh	r3, [r7, #2]

	uint32_t channel = injector[cyl_id];
 80031fa:	79fb      	ldrb	r3, [r7, #7]
 80031fc:	4a54      	ldr	r2, [pc, #336]	@ (8003350 <ENGINE_Schedule_Injection+0x168>)
 80031fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003202:	60fb      	str	r3, [r7, #12]

	injector_state[cyl_id].pulse_width_us = pulse_us;
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	4953      	ldr	r1, [pc, #332]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 8003208:	887a      	ldrh	r2, [r7, #2]
 800320a:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
	injector_state[cyl_id].pulse_start_time = start_tick;
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	88ba      	ldrh	r2, [r7, #4]
 8003212:	4950      	ldr	r1, [pc, #320]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	440b      	add	r3, r1
 8003218:	605a      	str	r2, [r3, #4]

	injector_state[cyl_id].state = INJ_STATE_SCHEDULED;
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	4a4d      	ldr	r2, [pc, #308]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 800321e:	00db      	lsls	r3, r3, #3
 8003220:	4413      	add	r3, r2
 8003222:	2201      	movs	r2, #1
 8003224:	709a      	strb	r2, [r3, #2]

	__HAL_TIM_SET_COMPARE(&htim1, channel,
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d108      	bne.n	800323e <ENGINE_Schedule_Injection+0x56>
 800322c:	79fb      	ldrb	r3, [r7, #7]
 800322e:	4a4a      	ldr	r2, [pc, #296]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003230:	6812      	ldr	r2, [r2, #0]
 8003232:	4948      	ldr	r1, [pc, #288]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	440b      	add	r3, r1
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	6353      	str	r3, [r2, #52]	@ 0x34
 800323c:	e037      	b.n	80032ae <ENGINE_Schedule_Injection+0xc6>
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2b04      	cmp	r3, #4
 8003242:	d108      	bne.n	8003256 <ENGINE_Schedule_Injection+0x6e>
 8003244:	79fb      	ldrb	r3, [r7, #7]
 8003246:	4a44      	ldr	r2, [pc, #272]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003248:	6812      	ldr	r2, [r2, #0]
 800324a:	4942      	ldr	r1, [pc, #264]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	440b      	add	r3, r1
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	6393      	str	r3, [r2, #56]	@ 0x38
 8003254:	e02b      	b.n	80032ae <ENGINE_Schedule_Injection+0xc6>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2b08      	cmp	r3, #8
 800325a:	d108      	bne.n	800326e <ENGINE_Schedule_Injection+0x86>
 800325c:	79fb      	ldrb	r3, [r7, #7]
 800325e:	4a3e      	ldr	r2, [pc, #248]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	493c      	ldr	r1, [pc, #240]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	440b      	add	r3, r1
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800326c:	e01f      	b.n	80032ae <ENGINE_Schedule_Injection+0xc6>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2b0c      	cmp	r3, #12
 8003272:	d108      	bne.n	8003286 <ENGINE_Schedule_Injection+0x9e>
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	4a38      	ldr	r2, [pc, #224]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003278:	6812      	ldr	r2, [r2, #0]
 800327a:	4936      	ldr	r1, [pc, #216]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	440b      	add	r3, r1
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	6413      	str	r3, [r2, #64]	@ 0x40
 8003284:	e013      	b.n	80032ae <ENGINE_Schedule_Injection+0xc6>
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2b10      	cmp	r3, #16
 800328a:	d108      	bne.n	800329e <ENGINE_Schedule_Injection+0xb6>
 800328c:	79fb      	ldrb	r3, [r7, #7]
 800328e:	4a32      	ldr	r2, [pc, #200]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003290:	6812      	ldr	r2, [r2, #0]
 8003292:	4930      	ldr	r1, [pc, #192]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	440b      	add	r3, r1
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	6593      	str	r3, [r2, #88]	@ 0x58
 800329c:	e007      	b.n	80032ae <ENGINE_Schedule_Injection+0xc6>
 800329e:	79fb      	ldrb	r3, [r7, #7]
 80032a0:	4a2d      	ldr	r2, [pc, #180]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032a2:	6812      	ldr	r2, [r2, #0]
 80032a4:	492b      	ldr	r1, [pc, #172]	@ (8003354 <ENGINE_Schedule_Injection+0x16c>)
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	440b      	add	r3, r1
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	65d3      	str	r3, [r2, #92]	@ 0x5c
			injector_state[cyl_id].pulse_start_time);

	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_ACTIVE);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10a      	bne.n	80032ca <ENGINE_Schedule_Injection+0xe2>
 80032b4:	4b28      	ldr	r3, [pc, #160]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	699a      	ldr	r2, [r3, #24]
 80032ba:	4b28      	ldr	r3, [pc, #160]	@ (800335c <ENGINE_Schedule_Injection+0x174>)
 80032bc:	4013      	ands	r3, r2
 80032be:	4a26      	ldr	r2, [pc, #152]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	f043 0310 	orr.w	r3, r3, #16
 80032c6:	6193      	str	r3, [r2, #24]
 80032c8:	e028      	b.n	800331c <ENGINE_Schedule_Injection+0x134>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d10a      	bne.n	80032e6 <ENGINE_Schedule_Injection+0xfe>
 80032d0:	4b21      	ldr	r3, [pc, #132]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	4b22      	ldr	r3, [pc, #136]	@ (8003360 <ENGINE_Schedule_Injection+0x178>)
 80032d8:	4013      	ands	r3, r2
 80032da:	4a1f      	ldr	r2, [pc, #124]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032dc:	6812      	ldr	r2, [r2, #0]
 80032de:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80032e2:	6193      	str	r3, [r2, #24]
 80032e4:	e01a      	b.n	800331c <ENGINE_Schedule_Injection+0x134>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b08      	cmp	r3, #8
 80032ea:	d10a      	bne.n	8003302 <ENGINE_Schedule_Injection+0x11a>
 80032ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	69da      	ldr	r2, [r3, #28]
 80032f2:	4b1a      	ldr	r3, [pc, #104]	@ (800335c <ENGINE_Schedule_Injection+0x174>)
 80032f4:	4013      	ands	r3, r2
 80032f6:	4a18      	ldr	r2, [pc, #96]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 80032f8:	6812      	ldr	r2, [r2, #0]
 80032fa:	f043 0310 	orr.w	r3, r3, #16
 80032fe:	61d3      	str	r3, [r2, #28]
 8003300:	e00c      	b.n	800331c <ENGINE_Schedule_Injection+0x134>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2b0c      	cmp	r3, #12
 8003306:	d109      	bne.n	800331c <ENGINE_Schedule_Injection+0x134>
 8003308:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	69da      	ldr	r2, [r3, #28]
 800330e:	4b14      	ldr	r3, [pc, #80]	@ (8003360 <ENGINE_Schedule_Injection+0x178>)
 8003310:	4013      	ands	r3, r2
 8003312:	4a11      	ldr	r2, [pc, #68]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003314:	6812      	ldr	r2, [r2, #0]
 8003316:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800331a:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim1, INJ_CLR_FLAGS[cyl_id]);
 800331c:	79fb      	ldrb	r3, [r7, #7]
 800331e:	4a11      	ldr	r2, [pc, #68]	@ (8003364 <ENGINE_Schedule_Injection+0x17c>)
 8003320:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003324:	4b0c      	ldr	r3, [pc, #48]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	43d2      	mvns	r2, r2
 800332a:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim1, INJ_IT_FLAGS[cyl_id]);
 800332c:	4b0a      	ldr	r3, [pc, #40]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68d9      	ldr	r1, [r3, #12]
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	4a0c      	ldr	r2, [pc, #48]	@ (8003368 <ENGINE_Schedule_Injection+0x180>)
 8003336:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800333a:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <ENGINE_Schedule_Injection+0x170>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	60da      	str	r2, [r3, #12]
}
 8003342:	bf00      	nop
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	080161c0 	.word	0x080161c0
 8003354:	24003aec 	.word	0x24003aec
 8003358:	24003c5c 	.word	0x24003c5c
 800335c:	fffeff8f 	.word	0xfffeff8f
 8003360:	feff8fff 	.word	0xfeff8fff
 8003364:	08016200 	.word	0x08016200
 8003368:	080161f0 	.word	0x080161f0

0800336c <ENGINE_Injector_FireNow>:

void ENGINE_Injector_FireNow(uint8_t inj, uint16_t pulse_us) {
 800336c:	b480      	push	{r7}
 800336e:	b085      	sub	sp, #20
 8003370:	af00      	add	r7, sp, #0
 8003372:	4603      	mov	r3, r0
 8003374:	460a      	mov	r2, r1
 8003376:	71fb      	strb	r3, [r7, #7]
 8003378:	4613      	mov	r3, r2
 800337a:	80bb      	strh	r3, [r7, #4]
	if (pulse_us < 500)
 800337c:	88bb      	ldrh	r3, [r7, #4]
 800337e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003382:	d202      	bcs.n	800338a <ENGINE_Injector_FireNow+0x1e>
		pulse_us = 500;
 8003384:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003388:	80bb      	strh	r3, [r7, #4]
	if (pulse_us > 20000)
 800338a:	88bb      	ldrh	r3, [r7, #4]
 800338c:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8003390:	4293      	cmp	r3, r2
 8003392:	d902      	bls.n	800339a <ENGINE_Injector_FireNow+0x2e>
		pulse_us = 20000;
 8003394:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8003398:	80bb      	strh	r3, [r7, #4]

	uint32_t channel = injector[inj];
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	4a6a      	ldr	r2, [pc, #424]	@ (8003548 <ENGINE_Injector_FireNow+0x1dc>)
 800339e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033a2:	60fb      	str	r3, [r7, #12]

	injector_state[inj].pulse_width_us = pulse_us;
 80033a4:	79fb      	ldrb	r3, [r7, #7]
 80033a6:	4969      	ldr	r1, [pc, #420]	@ (800354c <ENGINE_Injector_FireNow+0x1e0>)
 80033a8:	88ba      	ldrh	r2, [r7, #4]
 80033aa:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
	injector_state[inj].pulse_start_time = __HAL_TIM_GET_COUNTER(&htim1);
 80033ae:	4b68      	ldr	r3, [pc, #416]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	79fb      	ldrb	r3, [r7, #7]
 80033b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033b6:	4965      	ldr	r1, [pc, #404]	@ (800354c <ENGINE_Injector_FireNow+0x1e0>)
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	440b      	add	r3, r1
 80033bc:	605a      	str	r2, [r3, #4]

	injector_state[inj].state = INJ_STATE_ACTIVE;
 80033be:	79fb      	ldrb	r3, [r7, #7]
 80033c0:	4a62      	ldr	r2, [pc, #392]	@ (800354c <ENGINE_Injector_FireNow+0x1e0>)
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	4413      	add	r3, r2
 80033c6:	2202      	movs	r2, #2
 80033c8:	709a      	strb	r2, [r3, #2]

	uint32_t turn_off_cnt = injector_state[inj].pulse_start_time
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	4a5f      	ldr	r2, [pc, #380]	@ (800354c <ENGINE_Injector_FireNow+0x1e0>)
 80033ce:	00db      	lsls	r3, r3, #3
 80033d0:	4413      	add	r3, r2
 80033d2:	685b      	ldr	r3, [r3, #4]
			+ injector_state[inj].pulse_width_us;
 80033d4:	79fa      	ldrb	r2, [r7, #7]
 80033d6:	495d      	ldr	r1, [pc, #372]	@ (800354c <ENGINE_Injector_FireNow+0x1e0>)
 80033d8:	f831 2032 	ldrh.w	r2, [r1, r2, lsl #3]
	uint32_t turn_off_cnt = injector_state[inj].pulse_start_time
 80033dc:	4413      	add	r3, r2
 80033de:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim1, channel, turn_off_cnt);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d104      	bne.n	80033f0 <ENGINE_Injector_FireNow+0x84>
 80033e6:	4b5a      	ldr	r3, [pc, #360]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68ba      	ldr	r2, [r7, #8]
 80033ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80033ee:	e023      	b.n	8003438 <ENGINE_Injector_FireNow+0xcc>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	d104      	bne.n	8003400 <ENGINE_Injector_FireNow+0x94>
 80033f6:	4b56      	ldr	r3, [pc, #344]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	6393      	str	r3, [r2, #56]	@ 0x38
 80033fe:	e01b      	b.n	8003438 <ENGINE_Injector_FireNow+0xcc>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2b08      	cmp	r3, #8
 8003404:	d104      	bne.n	8003410 <ENGINE_Injector_FireNow+0xa4>
 8003406:	4b52      	ldr	r3, [pc, #328]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800340e:	e013      	b.n	8003438 <ENGINE_Injector_FireNow+0xcc>
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2b0c      	cmp	r3, #12
 8003414:	d104      	bne.n	8003420 <ENGINE_Injector_FireNow+0xb4>
 8003416:	4b4e      	ldr	r3, [pc, #312]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	6413      	str	r3, [r2, #64]	@ 0x40
 800341e:	e00b      	b.n	8003438 <ENGINE_Injector_FireNow+0xcc>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	2b10      	cmp	r3, #16
 8003424:	d104      	bne.n	8003430 <ENGINE_Injector_FireNow+0xc4>
 8003426:	4b4a      	ldr	r3, [pc, #296]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	6593      	str	r3, [r2, #88]	@ 0x58
 800342e:	e003      	b.n	8003438 <ENGINE_Injector_FireNow+0xcc>
 8003430:	4b47      	ldr	r3, [pc, #284]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_FORCED_ACTIVE);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10a      	bne.n	8003454 <ENGINE_Injector_FireNow+0xe8>
 800343e:	4b44      	ldr	r3, [pc, #272]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	699a      	ldr	r2, [r3, #24]
 8003444:	4b43      	ldr	r3, [pc, #268]	@ (8003554 <ENGINE_Injector_FireNow+0x1e8>)
 8003446:	4013      	ands	r3, r2
 8003448:	4a41      	ldr	r2, [pc, #260]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 800344a:	6812      	ldr	r2, [r2, #0]
 800344c:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8003450:	6193      	str	r3, [r2, #24]
 8003452:	e028      	b.n	80034a6 <ENGINE_Injector_FireNow+0x13a>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2b04      	cmp	r3, #4
 8003458:	d10a      	bne.n	8003470 <ENGINE_Injector_FireNow+0x104>
 800345a:	4b3d      	ldr	r3, [pc, #244]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	699a      	ldr	r2, [r3, #24]
 8003460:	4b3d      	ldr	r3, [pc, #244]	@ (8003558 <ENGINE_Injector_FireNow+0x1ec>)
 8003462:	4013      	ands	r3, r2
 8003464:	4a3a      	ldr	r2, [pc, #232]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003466:	6812      	ldr	r2, [r2, #0]
 8003468:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 800346c:	6193      	str	r3, [r2, #24]
 800346e:	e01a      	b.n	80034a6 <ENGINE_Injector_FireNow+0x13a>
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2b08      	cmp	r3, #8
 8003474:	d10a      	bne.n	800348c <ENGINE_Injector_FireNow+0x120>
 8003476:	4b36      	ldr	r3, [pc, #216]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	69da      	ldr	r2, [r3, #28]
 800347c:	4b35      	ldr	r3, [pc, #212]	@ (8003554 <ENGINE_Injector_FireNow+0x1e8>)
 800347e:	4013      	ands	r3, r2
 8003480:	4a33      	ldr	r2, [pc, #204]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8003488:	61d3      	str	r3, [r2, #28]
 800348a:	e00c      	b.n	80034a6 <ENGINE_Injector_FireNow+0x13a>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2b0c      	cmp	r3, #12
 8003490:	d109      	bne.n	80034a6 <ENGINE_Injector_FireNow+0x13a>
 8003492:	4b2f      	ldr	r3, [pc, #188]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	69da      	ldr	r2, [r3, #28]
 8003498:	4b2f      	ldr	r3, [pc, #188]	@ (8003558 <ENGINE_Injector_FireNow+0x1ec>)
 800349a:	4013      	ands	r3, r2
 800349c:	4a2c      	ldr	r2, [pc, #176]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 80034a4:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_INACTIVE);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d10a      	bne.n	80034c2 <ENGINE_Injector_FireNow+0x156>
 80034ac:	4b28      	ldr	r3, [pc, #160]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	699a      	ldr	r2, [r3, #24]
 80034b2:	4b28      	ldr	r3, [pc, #160]	@ (8003554 <ENGINE_Injector_FireNow+0x1e8>)
 80034b4:	4013      	ands	r3, r2
 80034b6:	4a26      	ldr	r2, [pc, #152]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80034b8:	6812      	ldr	r2, [r2, #0]
 80034ba:	f043 0320 	orr.w	r3, r3, #32
 80034be:	6193      	str	r3, [r2, #24]
 80034c0:	e028      	b.n	8003514 <ENGINE_Injector_FireNow+0x1a8>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d10a      	bne.n	80034de <ENGINE_Injector_FireNow+0x172>
 80034c8:	4b21      	ldr	r3, [pc, #132]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	699a      	ldr	r2, [r3, #24]
 80034ce:	4b22      	ldr	r3, [pc, #136]	@ (8003558 <ENGINE_Injector_FireNow+0x1ec>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	4a1f      	ldr	r2, [pc, #124]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80034d4:	6812      	ldr	r2, [r2, #0]
 80034d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80034da:	6193      	str	r3, [r2, #24]
 80034dc:	e01a      	b.n	8003514 <ENGINE_Injector_FireNow+0x1a8>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d10a      	bne.n	80034fa <ENGINE_Injector_FireNow+0x18e>
 80034e4:	4b1a      	ldr	r3, [pc, #104]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	69da      	ldr	r2, [r3, #28]
 80034ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003554 <ENGINE_Injector_FireNow+0x1e8>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	4a18      	ldr	r2, [pc, #96]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	f043 0320 	orr.w	r3, r3, #32
 80034f6:	61d3      	str	r3, [r2, #28]
 80034f8:	e00c      	b.n	8003514 <ENGINE_Injector_FireNow+0x1a8>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b0c      	cmp	r3, #12
 80034fe:	d109      	bne.n	8003514 <ENGINE_Injector_FireNow+0x1a8>
 8003500:	4b13      	ldr	r3, [pc, #76]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	69da      	ldr	r2, [r3, #28]
 8003506:	4b14      	ldr	r3, [pc, #80]	@ (8003558 <ENGINE_Injector_FireNow+0x1ec>)
 8003508:	4013      	ands	r3, r2
 800350a:	4a11      	ldr	r2, [pc, #68]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 800350c:	6812      	ldr	r2, [r2, #0]
 800350e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003512:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim1, INJ_CLR_FLAGS[inj]);
 8003514:	79fb      	ldrb	r3, [r7, #7]
 8003516:	4a11      	ldr	r2, [pc, #68]	@ (800355c <ENGINE_Injector_FireNow+0x1f0>)
 8003518:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800351c:	4b0c      	ldr	r3, [pc, #48]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	43d2      	mvns	r2, r2
 8003522:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim1, INJ_IT_FLAGS[inj]);
 8003524:	4b0a      	ldr	r3, [pc, #40]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68d9      	ldr	r1, [r3, #12]
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	4a0c      	ldr	r2, [pc, #48]	@ (8003560 <ENGINE_Injector_FireNow+0x1f4>)
 800352e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003532:	4b07      	ldr	r3, [pc, #28]	@ (8003550 <ENGINE_Injector_FireNow+0x1e4>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	430a      	orrs	r2, r1
 8003538:	60da      	str	r2, [r3, #12]
}
 800353a:	bf00      	nop
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	080161c0 	.word	0x080161c0
 800354c:	24003aec 	.word	0x24003aec
 8003550:	24003c5c 	.word	0x24003c5c
 8003554:	fffeff8f 	.word	0xfffeff8f
 8003558:	feff8fff 	.word	0xfeff8fff
 800355c:	08016200 	.word	0x08016200
 8003560:	080161f0 	.word	0x080161f0

08003564 <ENGINE_Injector_TestLoop>:

void ENGINE_Injector_TestLoop(void) {
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
	if (!injector_loop_test) {
 800356a:	4b15      	ldr	r3, [pc, #84]	@ (80035c0 <ENGINE_Injector_TestLoop+0x5c>)
 800356c:	781b      	ldrb	r3, [r3, #0]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d020      	beq.n	80035b4 <ENGINE_Injector_TestLoop+0x50>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 8003572:	f002 fe1d 	bl	80061b0 <HAL_GetTick>
 8003576:	6038      	str	r0, [r7, #0]
	if ((current_tick - last_injector_loop_tick) < 2000) {
 8003578:	4b12      	ldr	r3, [pc, #72]	@ (80035c4 <ENGINE_Injector_TestLoop+0x60>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	683a      	ldr	r2, [r7, #0]
 800357e:	1ad3      	subs	r3, r2, r3
 8003580:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003584:	d318      	bcc.n	80035b8 <ENGINE_Injector_TestLoop+0x54>
		return;
	}

	last_injector_loop_tick = current_tick;
 8003586:	4a0f      	ldr	r2, [pc, #60]	@ (80035c4 <ENGINE_Injector_TestLoop+0x60>)
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	6013      	str	r3, [r2, #0]

	printf("[INJ TEST] Inject! \r\n");
 800358c:	480e      	ldr	r0, [pc, #56]	@ (80035c8 <ENGINE_Injector_TestLoop+0x64>)
 800358e:	f00f fc4b 	bl	8012e28 <puts>

	for (int i = 0; i < 4; i++) {
 8003592:	2300      	movs	r3, #0
 8003594:	607b      	str	r3, [r7, #4]
 8003596:	e009      	b.n	80035ac <ENGINE_Injector_TestLoop+0x48>
		ENGINE_Injector_FireNow(i, (uint16_t) 300000);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	b2db      	uxtb	r3, r3
 800359c:	f249 31e0 	movw	r1, #37856	@ 0x93e0
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff fee3 	bl	800336c <ENGINE_Injector_FireNow>
	for (int i = 0; i < 4; i++) {
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	3301      	adds	r3, #1
 80035aa:	607b      	str	r3, [r7, #4]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	ddf2      	ble.n	8003598 <ENGINE_Injector_TestLoop+0x34>
 80035b2:	e002      	b.n	80035ba <ENGINE_Injector_TestLoop+0x56>
		return;
 80035b4:	bf00      	nop
 80035b6:	e000      	b.n	80035ba <ENGINE_Injector_TestLoop+0x56>
		return;
 80035b8:	bf00      	nop
	}
}
 80035ba:	3708      	adds	r7, #8
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	24003ad4 	.word	0x24003ad4
 80035c4:	24003ad8 	.word	0x24003ad8
 80035c8:	08015ed0 	.word	0x08015ed0

080035cc <ENGINE_Injector_ScheduleTestLoop>:

void ENGINE_Injector_ScheduleTestLoop(void) {
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
	if (!injector_schedule_test) {
 80035d2:	4b1f      	ldr	r3, [pc, #124]	@ (8003650 <ENGINE_Injector_ScheduleTestLoop+0x84>)
 80035d4:	781b      	ldrb	r3, [r3, #0]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d031      	beq.n	800363e <ENGINE_Injector_ScheduleTestLoop+0x72>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 80035da:	f002 fde9 	bl	80061b0 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]

	if ((current_tick - last_inj_schedule_test_tick) < 500) {
 80035e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003654 <ENGINE_Injector_ScheduleTestLoop+0x88>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80035ec:	d329      	bcc.n	8003642 <ENGINE_Injector_ScheduleTestLoop+0x76>
		return;
	}

	if (injector_state[0].state != INJ_STATE_IDLE) {
 80035ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003658 <ENGINE_Injector_ScheduleTestLoop+0x8c>)
 80035f0:	789b      	ldrb	r3, [r3, #2]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d127      	bne.n	8003646 <ENGINE_Injector_ScheduleTestLoop+0x7a>
		return;
	}

	last_inj_schedule_test_tick = current_tick;
 80035f6:	4a17      	ldr	r2, [pc, #92]	@ (8003654 <ENGINE_Injector_ScheduleTestLoop+0x88>)
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	6013      	str	r3, [r2, #0]

	uint32_t current_timer_cnt = __HAL_TIM_GET_COUNTER(&htim1);
 80035fc:	4b17      	ldr	r3, [pc, #92]	@ (800365c <ENGINE_Injector_ScheduleTestLoop+0x90>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	60fb      	str	r3, [r7, #12]
	uint32_t delay_into_future_us = 200000; //20ms
 8003604:	4b16      	ldr	r3, [pc, #88]	@ (8003660 <ENGINE_Injector_ScheduleTestLoop+0x94>)
 8003606:	60bb      	str	r3, [r7, #8]
	uint16_t target_start_tick = (uint16_t) (current_timer_cnt
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	b29a      	uxth	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	b29b      	uxth	r3, r3
 8003610:	4413      	add	r3, r2
 8003612:	80fb      	strh	r3, [r7, #6]
			+ delay_into_future_us);

	printf("[INJ TEST] Scheduling sequence initiated...\r\n");
 8003614:	4813      	ldr	r0, [pc, #76]	@ (8003664 <ENGINE_Injector_ScheduleTestLoop+0x98>)
 8003616:	f00f fc07 	bl	8012e28 <puts>

	for (int i = 0; i < 4; i++) {
 800361a:	2300      	movs	r3, #0
 800361c:	617b      	str	r3, [r7, #20]
 800361e:	e00a      	b.n	8003636 <ENGINE_Injector_ScheduleTestLoop+0x6a>
		ENGINE_Schedule_Injection(i, target_start_tick, 50000);
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	b2db      	uxtb	r3, r3
 8003624:	88f9      	ldrh	r1, [r7, #6]
 8003626:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800362a:	4618      	mov	r0, r3
 800362c:	f7ff fddc 	bl	80031e8 <ENGINE_Schedule_Injection>
	for (int i = 0; i < 4; i++) {
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	3301      	adds	r3, #1
 8003634:	617b      	str	r3, [r7, #20]
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	2b03      	cmp	r3, #3
 800363a:	ddf1      	ble.n	8003620 <ENGINE_Injector_ScheduleTestLoop+0x54>
 800363c:	e004      	b.n	8003648 <ENGINE_Injector_ScheduleTestLoop+0x7c>
		return;
 800363e:	bf00      	nop
 8003640:	e002      	b.n	8003648 <ENGINE_Injector_ScheduleTestLoop+0x7c>
		return;
 8003642:	bf00      	nop
 8003644:	e000      	b.n	8003648 <ENGINE_Injector_ScheduleTestLoop+0x7c>
		return;
 8003646:	bf00      	nop
	}
}
 8003648:	3718      	adds	r7, #24
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	24003acc 	.word	0x24003acc
 8003654:	24003ad0 	.word	0x24003ad0
 8003658:	24003aec 	.word	0x24003aec
 800365c:	24003c5c 	.word	0x24003c5c
 8003660:	00030d40 	.word	0x00030d40
 8003664:	08015ee8 	.word	0x08015ee8

08003668 <ENGINE_Injector_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim1, channel, TIM_OCMODE_FORCED_INACTIVE);
		injector_state[i].state = INJ_STATE_IDLE;
	}
}

void ENGINE_Injector_OutputCompareCallback(uint32_t current_time) {
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]

}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <ENGINE_Schedule_Spark>:
TIM_IT_CC4 };
static const uint32_t IGN_CLR_FLAGS[4] = { TIM_FLAG_CC1, TIM_FLAG_CC2,
TIM_FLAG_CC3, TIM_FLAG_CC4 };

void ENGINE_Schedule_Spark(uint8_t cyl_id, uint32_t start_tick,
		uint16_t dwell_us, uint16_t spark_time_us) {
 800367c:	b480      	push	{r7}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
 8003682:	60b9      	str	r1, [r7, #8]
 8003684:	4611      	mov	r1, r2
 8003686:	461a      	mov	r2, r3
 8003688:	4603      	mov	r3, r0
 800368a:	73fb      	strb	r3, [r7, #15]
 800368c:	460b      	mov	r3, r1
 800368e:	81bb      	strh	r3, [r7, #12]
 8003690:	4613      	mov	r3, r2
 8003692:	80fb      	strh	r3, [r7, #6]
	if (dwell_us < 2000)
 8003694:	89bb      	ldrh	r3, [r7, #12]
 8003696:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800369a:	d202      	bcs.n	80036a2 <ENGINE_Schedule_Spark+0x26>
		dwell_us = 2000;
 800369c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80036a0:	81bb      	strh	r3, [r7, #12]
	if (dwell_us > 10000)
 80036a2:	89bb      	ldrh	r3, [r7, #12]
 80036a4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d902      	bls.n	80036b2 <ENGINE_Schedule_Spark+0x36>
		dwell_us = 10000;
 80036ac:	f242 7310 	movw	r3, #10000	@ 0x2710
 80036b0:	81bb      	strh	r3, [r7, #12]

	uint32_t start_dwell_cnt = start_tick - dwell_us;
 80036b2:	89bb      	ldrh	r3, [r7, #12]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	1ad3      	subs	r3, r2, r3
 80036b8:	617b      	str	r3, [r7, #20]

	uint32_t channel = ignition[cyl_id];
 80036ba:	7bfb      	ldrb	r3, [r7, #15]
 80036bc:	4a53      	ldr	r2, [pc, #332]	@ (800380c <ENGINE_Schedule_Spark+0x190>)
 80036be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c2:	613b      	str	r3, [r7, #16]

	ignition_state[cyl_id].dwell_us = dwell_us;
 80036c4:	7bfa      	ldrb	r2, [r7, #15]
 80036c6:	4952      	ldr	r1, [pc, #328]	@ (8003810 <ENGINE_Schedule_Spark+0x194>)
 80036c8:	4613      	mov	r3, r2
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	4413      	add	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	89ba      	ldrh	r2, [r7, #12]
 80036d4:	801a      	strh	r2, [r3, #0]
	ignition_state[cyl_id].spark_time_us = spark_time_us;
 80036d6:	7bfa      	ldrb	r2, [r7, #15]
 80036d8:	494d      	ldr	r1, [pc, #308]	@ (8003810 <ENGINE_Schedule_Spark+0x194>)
 80036da:	4613      	mov	r3, r2
 80036dc:	005b      	lsls	r3, r3, #1
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	3302      	adds	r3, #2
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	801a      	strh	r2, [r3, #0]
	ignition_state[cyl_id].spark_start_time = start_tick;
 80036ea:	7bfa      	ldrb	r2, [r7, #15]
 80036ec:	4948      	ldr	r1, [pc, #288]	@ (8003810 <ENGINE_Schedule_Spark+0x194>)
 80036ee:	4613      	mov	r3, r2
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	440b      	add	r3, r1
 80036f8:	3304      	adds	r3, #4
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	601a      	str	r2, [r3, #0]

	ignition_state[cyl_id].state = IGN_STATE_DWELL;
 80036fe:	7bfa      	ldrb	r2, [r7, #15]
 8003700:	4943      	ldr	r1, [pc, #268]	@ (8003810 <ENGINE_Schedule_Spark+0x194>)
 8003702:	4613      	mov	r3, r2
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	3308      	adds	r3, #8
 800370e:	2201      	movs	r2, #1
 8003710:	701a      	strb	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(&htim4, channel, start_dwell_cnt);
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d104      	bne.n	8003722 <ENGINE_Schedule_Spark+0xa6>
 8003718:	4b3e      	ldr	r3, [pc, #248]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	697a      	ldr	r2, [r7, #20]
 800371e:	635a      	str	r2, [r3, #52]	@ 0x34
 8003720:	e023      	b.n	800376a <ENGINE_Schedule_Spark+0xee>
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	2b04      	cmp	r3, #4
 8003726:	d104      	bne.n	8003732 <ENGINE_Schedule_Spark+0xb6>
 8003728:	4b3a      	ldr	r3, [pc, #232]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	6393      	str	r3, [r2, #56]	@ 0x38
 8003730:	e01b      	b.n	800376a <ENGINE_Schedule_Spark+0xee>
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d104      	bne.n	8003742 <ENGINE_Schedule_Spark+0xc6>
 8003738:	4b36      	ldr	r3, [pc, #216]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003740:	e013      	b.n	800376a <ENGINE_Schedule_Spark+0xee>
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	2b0c      	cmp	r3, #12
 8003746:	d104      	bne.n	8003752 <ENGINE_Schedule_Spark+0xd6>
 8003748:	4b32      	ldr	r3, [pc, #200]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003750:	e00b      	b.n	800376a <ENGINE_Schedule_Spark+0xee>
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	2b10      	cmp	r3, #16
 8003756:	d104      	bne.n	8003762 <ENGINE_Schedule_Spark+0xe6>
 8003758:	4b2e      	ldr	r3, [pc, #184]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003760:	e003      	b.n	800376a <ENGINE_Schedule_Spark+0xee>
 8003762:	4b2c      	ldr	r3, [pc, #176]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	65d3      	str	r3, [r2, #92]	@ 0x5c

	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_ACTIVE);
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d10a      	bne.n	8003786 <ENGINE_Schedule_Spark+0x10a>
 8003770:	4b28      	ldr	r3, [pc, #160]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	4b28      	ldr	r3, [pc, #160]	@ (8003818 <ENGINE_Schedule_Spark+0x19c>)
 8003778:	4013      	ands	r3, r2
 800377a:	4a26      	ldr	r2, [pc, #152]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	f043 0310 	orr.w	r3, r3, #16
 8003782:	6193      	str	r3, [r2, #24]
 8003784:	e028      	b.n	80037d8 <ENGINE_Schedule_Spark+0x15c>
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	2b04      	cmp	r3, #4
 800378a:	d10a      	bne.n	80037a2 <ENGINE_Schedule_Spark+0x126>
 800378c:	4b21      	ldr	r3, [pc, #132]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	699a      	ldr	r2, [r3, #24]
 8003792:	4b22      	ldr	r3, [pc, #136]	@ (800381c <ENGINE_Schedule_Spark+0x1a0>)
 8003794:	4013      	ands	r3, r2
 8003796:	4a1f      	ldr	r2, [pc, #124]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 8003798:	6812      	ldr	r2, [r2, #0]
 800379a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800379e:	6193      	str	r3, [r2, #24]
 80037a0:	e01a      	b.n	80037d8 <ENGINE_Schedule_Spark+0x15c>
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	2b08      	cmp	r3, #8
 80037a6:	d10a      	bne.n	80037be <ENGINE_Schedule_Spark+0x142>
 80037a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	69da      	ldr	r2, [r3, #28]
 80037ae:	4b1a      	ldr	r3, [pc, #104]	@ (8003818 <ENGINE_Schedule_Spark+0x19c>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	4a18      	ldr	r2, [pc, #96]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037b4:	6812      	ldr	r2, [r2, #0]
 80037b6:	f043 0310 	orr.w	r3, r3, #16
 80037ba:	61d3      	str	r3, [r2, #28]
 80037bc:	e00c      	b.n	80037d8 <ENGINE_Schedule_Spark+0x15c>
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	2b0c      	cmp	r3, #12
 80037c2:	d109      	bne.n	80037d8 <ENGINE_Schedule_Spark+0x15c>
 80037c4:	4b13      	ldr	r3, [pc, #76]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	69da      	ldr	r2, [r3, #28]
 80037ca:	4b14      	ldr	r3, [pc, #80]	@ (800381c <ENGINE_Schedule_Spark+0x1a0>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	4a11      	ldr	r2, [pc, #68]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037d0:	6812      	ldr	r2, [r2, #0]
 80037d2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037d6:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim4, IGN_CLR_FLAGS[cyl_id]);
 80037d8:	7bfb      	ldrb	r3, [r7, #15]
 80037da:	4a11      	ldr	r2, [pc, #68]	@ (8003820 <ENGINE_Schedule_Spark+0x1a4>)
 80037dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80037e0:	4b0c      	ldr	r3, [pc, #48]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	43d2      	mvns	r2, r2
 80037e6:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim4, IGN_IT_FLAGS[cyl_id]);
 80037e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68d9      	ldr	r1, [r3, #12]
 80037ee:	7bfb      	ldrb	r3, [r7, #15]
 80037f0:	4a0c      	ldr	r2, [pc, #48]	@ (8003824 <ENGINE_Schedule_Spark+0x1a8>)
 80037f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80037f6:	4b07      	ldr	r3, [pc, #28]	@ (8003814 <ENGINE_Schedule_Spark+0x198>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	430a      	orrs	r2, r1
 80037fc:	60da      	str	r2, [r3, #12]
}
 80037fe:	bf00      	nop
 8003800:	371c      	adds	r7, #28
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	080161d0 	.word	0x080161d0
 8003810:	24003b0c 	.word	0x24003b0c
 8003814:	24003ca8 	.word	0x24003ca8
 8003818:	fffeff8f 	.word	0xfffeff8f
 800381c:	feff8fff 	.word	0xfeff8fff
 8003820:	08016220 	.word	0x08016220
 8003824:	08016210 	.word	0x08016210

08003828 <ENGINE_Ignition_FireNow>:

void ENGINE_Ignition_FireNow(uint8_t ign, uint16_t dwell_us,
		uint16_t spark_time_us) {
 8003828:	b480      	push	{r7}
 800382a:	b085      	sub	sp, #20
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
 8003832:	460b      	mov	r3, r1
 8003834:	80bb      	strh	r3, [r7, #4]
 8003836:	4613      	mov	r3, r2
 8003838:	807b      	strh	r3, [r7, #2]
	if (dwell_us < 2000)
 800383a:	88bb      	ldrh	r3, [r7, #4]
 800383c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003840:	d202      	bcs.n	8003848 <ENGINE_Ignition_FireNow+0x20>
		dwell_us = 2000;
 8003842:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8003846:	80bb      	strh	r3, [r7, #4]
	if (dwell_us > 10000)
 8003848:	88bb      	ldrh	r3, [r7, #4]
 800384a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800384e:	4293      	cmp	r3, r2
 8003850:	d902      	bls.n	8003858 <ENGINE_Ignition_FireNow+0x30>
		dwell_us = 10000;
 8003852:	f242 7310 	movw	r3, #10000	@ 0x2710
 8003856:	80bb      	strh	r3, [r7, #4]

	uint32_t channel = ignition[ign];
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	4a74      	ldr	r2, [pc, #464]	@ (8003a2c <ENGINE_Ignition_FireNow+0x204>)
 800385c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003860:	60fb      	str	r3, [r7, #12]

	ignition_state[ign].dwell_us = dwell_us;
 8003862:	79fa      	ldrb	r2, [r7, #7]
 8003864:	4972      	ldr	r1, [pc, #456]	@ (8003a30 <ENGINE_Ignition_FireNow+0x208>)
 8003866:	4613      	mov	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	4413      	add	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	88ba      	ldrh	r2, [r7, #4]
 8003872:	801a      	strh	r2, [r3, #0]
	ignition_state[ign].spark_time_us = spark_time_us;
 8003874:	79fa      	ldrb	r2, [r7, #7]
 8003876:	496e      	ldr	r1, [pc, #440]	@ (8003a30 <ENGINE_Ignition_FireNow+0x208>)
 8003878:	4613      	mov	r3, r2
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	4413      	add	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	3302      	adds	r3, #2
 8003884:	887a      	ldrh	r2, [r7, #2]
 8003886:	801a      	strh	r2, [r3, #0]
	ignition_state[ign].spark_start_time = __HAL_TIM_GET_COUNTER(&htim4);
 8003888:	4b6a      	ldr	r3, [pc, #424]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	79fa      	ldrb	r2, [r7, #7]
 800388e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003890:	4867      	ldr	r0, [pc, #412]	@ (8003a30 <ENGINE_Ignition_FireNow+0x208>)
 8003892:	4613      	mov	r3, r2
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	4413      	add	r3, r2
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	4403      	add	r3, r0
 800389c:	3304      	adds	r3, #4
 800389e:	6019      	str	r1, [r3, #0]

	uint32_t turn_off_dwell = ignition_state[ign].spark_start_time
 80038a0:	79fa      	ldrb	r2, [r7, #7]
 80038a2:	4963      	ldr	r1, [pc, #396]	@ (8003a30 <ENGINE_Ignition_FireNow+0x208>)
 80038a4:	4613      	mov	r3, r2
 80038a6:	005b      	lsls	r3, r3, #1
 80038a8:	4413      	add	r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	440b      	add	r3, r1
 80038ae:	3304      	adds	r3, #4
 80038b0:	6819      	ldr	r1, [r3, #0]
			+ ignition_state[ign].dwell_us;
 80038b2:	79fa      	ldrb	r2, [r7, #7]
 80038b4:	485e      	ldr	r0, [pc, #376]	@ (8003a30 <ENGINE_Ignition_FireNow+0x208>)
 80038b6:	4613      	mov	r3, r2
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4403      	add	r3, r0
 80038c0:	881b      	ldrh	r3, [r3, #0]
	uint32_t turn_off_dwell = ignition_state[ign].spark_start_time
 80038c2:	440b      	add	r3, r1
 80038c4:	60bb      	str	r3, [r7, #8]

	__HAL_TIM_SET_COMPARE(&htim4, channel, turn_off_dwell);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d104      	bne.n	80038d6 <ENGINE_Ignition_FireNow+0xae>
 80038cc:	4b59      	ldr	r3, [pc, #356]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80038d4:	e023      	b.n	800391e <ENGINE_Ignition_FireNow+0xf6>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d104      	bne.n	80038e6 <ENGINE_Ignition_FireNow+0xbe>
 80038dc:	4b55      	ldr	r3, [pc, #340]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	6393      	str	r3, [r2, #56]	@ 0x38
 80038e4:	e01b      	b.n	800391e <ENGINE_Ignition_FireNow+0xf6>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b08      	cmp	r3, #8
 80038ea:	d104      	bne.n	80038f6 <ENGINE_Ignition_FireNow+0xce>
 80038ec:	4b51      	ldr	r3, [pc, #324]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80038f4:	e013      	b.n	800391e <ENGINE_Ignition_FireNow+0xf6>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2b0c      	cmp	r3, #12
 80038fa:	d104      	bne.n	8003906 <ENGINE_Ignition_FireNow+0xde>
 80038fc:	4b4d      	ldr	r3, [pc, #308]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	6413      	str	r3, [r2, #64]	@ 0x40
 8003904:	e00b      	b.n	800391e <ENGINE_Ignition_FireNow+0xf6>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2b10      	cmp	r3, #16
 800390a:	d104      	bne.n	8003916 <ENGINE_Ignition_FireNow+0xee>
 800390c:	4b49      	ldr	r3, [pc, #292]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	6593      	str	r3, [r2, #88]	@ 0x58
 8003914:	e003      	b.n	800391e <ENGINE_Ignition_FireNow+0xf6>
 8003916:	4b47      	ldr	r3, [pc, #284]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_FORCED_ACTIVE);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10a      	bne.n	800393a <ENGINE_Ignition_FireNow+0x112>
 8003924:	4b43      	ldr	r3, [pc, #268]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	699a      	ldr	r2, [r3, #24]
 800392a:	4b43      	ldr	r3, [pc, #268]	@ (8003a38 <ENGINE_Ignition_FireNow+0x210>)
 800392c:	4013      	ands	r3, r2
 800392e:	4a41      	ldr	r2, [pc, #260]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003930:	6812      	ldr	r2, [r2, #0]
 8003932:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8003936:	6193      	str	r3, [r2, #24]
 8003938:	e028      	b.n	800398c <ENGINE_Ignition_FireNow+0x164>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2b04      	cmp	r3, #4
 800393e:	d10a      	bne.n	8003956 <ENGINE_Ignition_FireNow+0x12e>
 8003940:	4b3c      	ldr	r3, [pc, #240]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	699a      	ldr	r2, [r3, #24]
 8003946:	4b3d      	ldr	r3, [pc, #244]	@ (8003a3c <ENGINE_Ignition_FireNow+0x214>)
 8003948:	4013      	ands	r3, r2
 800394a:	4a3a      	ldr	r2, [pc, #232]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 8003952:	6193      	str	r3, [r2, #24]
 8003954:	e01a      	b.n	800398c <ENGINE_Ignition_FireNow+0x164>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2b08      	cmp	r3, #8
 800395a:	d10a      	bne.n	8003972 <ENGINE_Ignition_FireNow+0x14a>
 800395c:	4b35      	ldr	r3, [pc, #212]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69da      	ldr	r2, [r3, #28]
 8003962:	4b35      	ldr	r3, [pc, #212]	@ (8003a38 <ENGINE_Ignition_FireNow+0x210>)
 8003964:	4013      	ands	r3, r2
 8003966:	4a33      	ldr	r2, [pc, #204]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003968:	6812      	ldr	r2, [r2, #0]
 800396a:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 800396e:	61d3      	str	r3, [r2, #28]
 8003970:	e00c      	b.n	800398c <ENGINE_Ignition_FireNow+0x164>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2b0c      	cmp	r3, #12
 8003976:	d109      	bne.n	800398c <ENGINE_Ignition_FireNow+0x164>
 8003978:	4b2e      	ldr	r3, [pc, #184]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	69da      	ldr	r2, [r3, #28]
 800397e:	4b2f      	ldr	r3, [pc, #188]	@ (8003a3c <ENGINE_Ignition_FireNow+0x214>)
 8003980:	4013      	ands	r3, r2
 8003982:	4a2c      	ldr	r2, [pc, #176]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003984:	6812      	ldr	r2, [r2, #0]
 8003986:	f443 43a0 	orr.w	r3, r3, #20480	@ 0x5000
 800398a:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_INACTIVE);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10a      	bne.n	80039a8 <ENGINE_Ignition_FireNow+0x180>
 8003992:	4b28      	ldr	r3, [pc, #160]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	699a      	ldr	r2, [r3, #24]
 8003998:	4b27      	ldr	r3, [pc, #156]	@ (8003a38 <ENGINE_Ignition_FireNow+0x210>)
 800399a:	4013      	ands	r3, r2
 800399c:	4a25      	ldr	r2, [pc, #148]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	f043 0320 	orr.w	r3, r3, #32
 80039a4:	6193      	str	r3, [r2, #24]
 80039a6:	e028      	b.n	80039fa <ENGINE_Ignition_FireNow+0x1d2>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2b04      	cmp	r3, #4
 80039ac:	d10a      	bne.n	80039c4 <ENGINE_Ignition_FireNow+0x19c>
 80039ae:	4b21      	ldr	r3, [pc, #132]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699a      	ldr	r2, [r3, #24]
 80039b4:	4b21      	ldr	r3, [pc, #132]	@ (8003a3c <ENGINE_Ignition_FireNow+0x214>)
 80039b6:	4013      	ands	r3, r2
 80039b8:	4a1e      	ldr	r2, [pc, #120]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80039ba:	6812      	ldr	r2, [r2, #0]
 80039bc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039c0:	6193      	str	r3, [r2, #24]
 80039c2:	e01a      	b.n	80039fa <ENGINE_Ignition_FireNow+0x1d2>
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d10a      	bne.n	80039e0 <ENGINE_Ignition_FireNow+0x1b8>
 80039ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	69da      	ldr	r2, [r3, #28]
 80039d0:	4b19      	ldr	r3, [pc, #100]	@ (8003a38 <ENGINE_Ignition_FireNow+0x210>)
 80039d2:	4013      	ands	r3, r2
 80039d4:	4a17      	ldr	r2, [pc, #92]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80039d6:	6812      	ldr	r2, [r2, #0]
 80039d8:	f043 0320 	orr.w	r3, r3, #32
 80039dc:	61d3      	str	r3, [r2, #28]
 80039de:	e00c      	b.n	80039fa <ENGINE_Ignition_FireNow+0x1d2>
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2b0c      	cmp	r3, #12
 80039e4:	d109      	bne.n	80039fa <ENGINE_Ignition_FireNow+0x1d2>
 80039e6:	4b13      	ldr	r3, [pc, #76]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	69da      	ldr	r2, [r3, #28]
 80039ec:	4b13      	ldr	r3, [pc, #76]	@ (8003a3c <ENGINE_Ignition_FireNow+0x214>)
 80039ee:	4013      	ands	r3, r2
 80039f0:	4a10      	ldr	r2, [pc, #64]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 80039f2:	6812      	ldr	r2, [r2, #0]
 80039f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039f8:	61d3      	str	r3, [r2, #28]

	__HAL_TIM_CLEAR_FLAG(&htim4, IGN_IT_FLAGS[ign]);
 80039fa:	79fb      	ldrb	r3, [r7, #7]
 80039fc:	4a10      	ldr	r2, [pc, #64]	@ (8003a40 <ENGINE_Ignition_FireNow+0x218>)
 80039fe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a02:	4b0c      	ldr	r3, [pc, #48]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	43d2      	mvns	r2, r2
 8003a08:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim4, IGN_CLR_FLAGS[ign]);
 8003a0a:	4b0a      	ldr	r3, [pc, #40]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68d9      	ldr	r1, [r3, #12]
 8003a10:	79fb      	ldrb	r3, [r7, #7]
 8003a12:	4a0c      	ldr	r2, [pc, #48]	@ (8003a44 <ENGINE_Ignition_FireNow+0x21c>)
 8003a14:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003a18:	4b06      	ldr	r3, [pc, #24]	@ (8003a34 <ENGINE_Ignition_FireNow+0x20c>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	430a      	orrs	r2, r1
 8003a1e:	60da      	str	r2, [r3, #12]
}
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr
 8003a2c:	080161d0 	.word	0x080161d0
 8003a30:	24003b0c 	.word	0x24003b0c
 8003a34:	24003ca8 	.word	0x24003ca8
 8003a38:	fffeff8f 	.word	0xfffeff8f
 8003a3c:	feff8fff 	.word	0xfeff8fff
 8003a40:	08016210 	.word	0x08016210
 8003a44:	08016220 	.word	0x08016220

08003a48 <ENGINE_Ignition_TestLoop>:

void ENGINE_Ignition_TestLoop(void) {
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
	if (!ignition_loop_test) {
 8003a4e:	4b16      	ldr	r3, [pc, #88]	@ (8003aa8 <ENGINE_Ignition_TestLoop+0x60>)
 8003a50:	781b      	ldrb	r3, [r3, #0]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d021      	beq.n	8003a9a <ENGINE_Ignition_TestLoop+0x52>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 8003a56:	f002 fbab 	bl	80061b0 <HAL_GetTick>
 8003a5a:	6038      	str	r0, [r7, #0]
	if ((current_tick - last_ignition_loop_tick) < 1000) { //ms
 8003a5c:	4b13      	ldr	r3, [pc, #76]	@ (8003aac <ENGINE_Ignition_TestLoop+0x64>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a68:	d319      	bcc.n	8003a9e <ENGINE_Ignition_TestLoop+0x56>
		return;
	}

	last_ignition_loop_tick = current_tick;
 8003a6a:	4a10      	ldr	r2, [pc, #64]	@ (8003aac <ENGINE_Ignition_TestLoop+0x64>)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	6013      	str	r3, [r2, #0]

	printf("[IGN TEST] Ignition! \r\n");
 8003a70:	480f      	ldr	r0, [pc, #60]	@ (8003ab0 <ENGINE_Ignition_TestLoop+0x68>)
 8003a72:	f00f f9d9 	bl	8012e28 <puts>

	for (int i = 0; i < 4; i++) {
 8003a76:	2300      	movs	r3, #0
 8003a78:	607b      	str	r3, [r7, #4]
 8003a7a:	e00a      	b.n	8003a92 <ENGINE_Ignition_TestLoop+0x4a>
		ENGINE_Ignition_FireNow(i, 4000, 0); //us
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2200      	movs	r2, #0
 8003a82:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7ff fece 	bl	8003828 <ENGINE_Ignition_FireNow>
	for (int i = 0; i < 4; i++) {
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	3301      	adds	r3, #1
 8003a90:	607b      	str	r3, [r7, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b03      	cmp	r3, #3
 8003a96:	ddf1      	ble.n	8003a7c <ENGINE_Ignition_TestLoop+0x34>
 8003a98:	e002      	b.n	8003aa0 <ENGINE_Ignition_TestLoop+0x58>
		return;
 8003a9a:	bf00      	nop
 8003a9c:	e000      	b.n	8003aa0 <ENGINE_Ignition_TestLoop+0x58>
		return;
 8003a9e:	bf00      	nop
	}
}
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	24003ae4 	.word	0x24003ae4
 8003aac:	24003ae8 	.word	0x24003ae8
 8003ab0:	08015f18 	.word	0x08015f18

08003ab4 <ENGINE_Ignition_ScheduleTestLoop>:

void ENGINE_Ignition_ScheduleTestLoop(void) {
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
	if (!ignition_schedule_test) {
 8003aba:	4b1e      	ldr	r3, [pc, #120]	@ (8003b34 <ENGINE_Ignition_ScheduleTestLoop+0x80>)
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d030      	beq.n	8003b24 <ENGINE_Ignition_ScheduleTestLoop+0x70>
		return;
	}

	uint32_t current_tick = HAL_GetTick();
 8003ac2:	f002 fb75 	bl	80061b0 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

	if ((current_tick - last_schedule_test_tick) < 500) {
 8003ac8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b38 <ENGINE_Ignition_ScheduleTestLoop+0x84>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	693a      	ldr	r2, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003ad4:	d328      	bcc.n	8003b28 <ENGINE_Ignition_ScheduleTestLoop+0x74>
		return;
	}

	if (ignition_state[0].state != IGN_STATE_IDLE) {
 8003ad6:	4b19      	ldr	r3, [pc, #100]	@ (8003b3c <ENGINE_Ignition_ScheduleTestLoop+0x88>)
 8003ad8:	7a1b      	ldrb	r3, [r3, #8]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d126      	bne.n	8003b2c <ENGINE_Ignition_ScheduleTestLoop+0x78>
		return;
	}

	last_schedule_test_tick = current_tick;
 8003ade:	4a16      	ldr	r2, [pc, #88]	@ (8003b38 <ENGINE_Ignition_ScheduleTestLoop+0x84>)
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	6013      	str	r3, [r2, #0]

	printf("[IGN TEST] Scheduling sequence initiated...\r\n");
 8003ae4:	4816      	ldr	r0, [pc, #88]	@ (8003b40 <ENGINE_Ignition_ScheduleTestLoop+0x8c>)
 8003ae6:	f00f f99f 	bl	8012e28 <puts>

	uint32_t current_timer_cnt = __HAL_TIM_GET_COUNTER(&htim4);
 8003aea:	4b16      	ldr	r3, [pc, #88]	@ (8003b44 <ENGINE_Ignition_ScheduleTestLoop+0x90>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	60fb      	str	r3, [r7, #12]
	uint32_t delay_into_future_us = 20000;
 8003af2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8003af6:	60bb      	str	r3, [r7, #8]

	uint32_t target_spark_tick = current_timer_cnt + delay_into_future_us;
 8003af8:	68fa      	ldr	r2, [r7, #12]
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	4413      	add	r3, r2
 8003afe:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < 4; i++) {
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
 8003b04:	e00a      	b.n	8003b1c <ENGINE_Ignition_ScheduleTestLoop+0x68>
		ENGINE_Schedule_Spark(i, target_spark_tick, 4000, 0);
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	b2d8      	uxtb	r0, r3
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8003b10:	6879      	ldr	r1, [r7, #4]
 8003b12:	f7ff fdb3 	bl	800367c <ENGINE_Schedule_Spark>
	for (int i = 0; i < 4; i++) {
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	ddf1      	ble.n	8003b06 <ENGINE_Ignition_ScheduleTestLoop+0x52>
 8003b22:	e004      	b.n	8003b2e <ENGINE_Ignition_ScheduleTestLoop+0x7a>
		return;
 8003b24:	bf00      	nop
 8003b26:	e002      	b.n	8003b2e <ENGINE_Ignition_ScheduleTestLoop+0x7a>
		return;
 8003b28:	bf00      	nop
 8003b2a:	e000      	b.n	8003b2e <ENGINE_Ignition_ScheduleTestLoop+0x7a>
		return;
 8003b2c:	bf00      	nop
	}
}
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	24003adc 	.word	0x24003adc
 8003b38:	24003ae0 	.word	0x24003ae0
 8003b3c:	24003b0c 	.word	0x24003b0c
 8003b40:	08015f30 	.word	0x08015f30
 8003b44:	24003ca8 	.word	0x24003ca8

08003b48 <ENGINE_Ignition_OutputCompareCallback>:
		__HAL_TIM_SET_OC_MODE(&htim4, channel, TIM_OCMODE_FORCED_INACTIVE);
		ignition_state[i].state = IGN_STATE_IDLE;
	}
}

void ENGINE_Ignition_OutputCompareCallback(uint32_t current_time) {
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]

}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 0 */
uint32_t captureValue = 0;
uint32_t previousCaptureValue = 0;
uint32_t frequency = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == CKP_ACTIVE_CHANNEL) {
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a0c      	ldr	r2, [pc, #48]	@ (8003b9c <HAL_TIM_IC_CaptureCallback+0x40>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d106      	bne.n	8003b7c <HAL_TIM_IC_CaptureCallback+0x20>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	7f1b      	ldrb	r3, [r3, #28]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d102      	bne.n	8003b7c <HAL_TIM_IC_CaptureCallback+0x20>
		VR_InputCaptureCallback(SENSOR_CKP);
 8003b76:	2000      	movs	r0, #0
 8003b78:	f7fd f95a 	bl	8000e30 <VR_InputCaptureCallback>
	}
	if (htim->Instance == TIM5 && htim->Channel == CMP_ACTIVE_CHANNEL) {
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a06      	ldr	r2, [pc, #24]	@ (8003b9c <HAL_TIM_IC_CaptureCallback+0x40>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d106      	bne.n	8003b94 <HAL_TIM_IC_CaptureCallback+0x38>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	7f1b      	ldrb	r3, [r3, #28]
 8003b8a:	2b02      	cmp	r3, #2
 8003b8c:	d102      	bne.n	8003b94 <HAL_TIM_IC_CaptureCallback+0x38>
		VR_InputCaptureCallback(SENSOR_CMP);
 8003b8e:	2001      	movs	r0, #1
 8003b90:	f7fd f94e 	bl	8000e30 <VR_InputCaptureCallback>
	}
}
 8003b94:	bf00      	nop
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40000c00 	.word	0x40000c00

08003ba0 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8003ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ba2:	b0af      	sub	sp, #188	@ 0xbc
 8003ba4:	af1c      	add	r7, sp, #112	@ 0x70
 8003ba6:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a8a      	ldr	r2, [pc, #552]	@ (8003dd8 <HAL_TIM_OC_DelayElapsedCallback+0x238>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d12c      	bne.n	8003c0c <HAL_TIM_OC_DelayElapsedCallback+0x6c>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	7f1b      	ldrb	r3, [r3, #28]
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d128      	bne.n	8003c0c <HAL_TIM_OC_DelayElapsedCallback+0x6c>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc0:	60fb      	str	r3, [r7, #12]

		ENGINE_VR_OutputCompareCallback(current_time, ckp_sensor, cmp_sensor);
 8003bc2:	4e86      	ldr	r6, [pc, #536]	@ (8003ddc <HAL_TIM_OC_DelayElapsedCallback+0x23c>)
 8003bc4:	4b86      	ldr	r3, [pc, #536]	@ (8003de0 <HAL_TIM_OC_DelayElapsedCallback+0x240>)
 8003bc6:	ac0c      	add	r4, sp, #48	@ 0x30
 8003bc8:	461d      	mov	r5, r3
 8003bca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bd6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003bde:	466d      	mov	r5, sp
 8003be0:	f106 040c 	add.w	r4, r6, #12
 8003be4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003be6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003be8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003bea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003bec:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003bf0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003bf4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f7ff fa7f 	bl	80030fc <ENGINE_VR_OutputCompareCallback>

		uint32_t next_compare = current_time + 100; //100us
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	3364      	adds	r3, #100	@ 0x64
 8003c02:	617b      	str	r3, [r7, #20]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, next_compare);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a71      	ldr	r2, [pc, #452]	@ (8003dd8 <HAL_TIM_OC_DelayElapsedCallback+0x238>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d12d      	bne.n	8003c72 <HAL_TIM_OC_DelayElapsedCallback+0xd2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	7f1b      	ldrb	r3, [r3, #28]
 8003c1a:	2b08      	cmp	r3, #8
 8003c1c:	d129      	bne.n	8003c72 <HAL_TIM_OC_DelayElapsedCallback+0xd2>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c24:	613b      	str	r3, [r7, #16]

		engine.crakshaft_angle = (uint32_t) ENGINE_CalculateAngle(current_time,
 8003c26:	4e6d      	ldr	r6, [pc, #436]	@ (8003ddc <HAL_TIM_OC_DelayElapsedCallback+0x23c>)
 8003c28:	466d      	mov	r5, sp
 8003c2a:	f106 040c 	add.w	r4, r6, #12
 8003c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c32:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c34:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c36:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003c3a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003c3e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003c42:	6938      	ldr	r0, [r7, #16]
 8003c44:	f7fe ffe0 	bl	8002c08 <ENGINE_CalculateAngle>
 8003c48:	eef0 7a40 	vmov.f32	s15, s0
 8003c4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c50:	ee17 2a90 	vmov	r2, s15
 8003c54:	4b63      	ldr	r3, [pc, #396]	@ (8003de4 <HAL_TIM_OC_DelayElapsedCallback+0x244>)
 8003c56:	60da      	str	r2, [r3, #12]
				ckp_sensor);
		ENGINE_UpdateCylinderPhases((float) engine.crakshaft_angle);
 8003c58:	4b62      	ldr	r3, [pc, #392]	@ (8003de4 <HAL_TIM_OC_DelayElapsedCallback+0x244>)
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	ee07 3a90 	vmov	s15, r3
 8003c60:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c64:	eeb0 0a67 	vmov.f32	s0, s15
 8003c68:	f7ff f88e 	bl	8002d88 <ENGINE_UpdateCylinderPhases>
		ENGINE_ScheduleNextPhase(current_time);
 8003c6c:	6938      	ldr	r0, [r7, #16]
 8003c6e:	f7ff f911 	bl	8002e94 <ENGINE_ScheduleNextPhase>
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_5) {
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a5c      	ldr	r2, [pc, #368]	@ (8003de8 <HAL_TIM_OC_DelayElapsedCallback+0x248>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d111      	bne.n	8003ca0 <HAL_TIM_OC_DelayElapsedCallback+0x100>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	7f1b      	ldrb	r3, [r3, #28]
 8003c80:	2b10      	cmp	r3, #16
 8003c82:	d10d      	bne.n	8003ca0 <HAL_TIM_OC_DelayElapsedCallback+0x100>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c8a:	61bb      	str	r3, [r7, #24]

		ENGINE_Injector_OutputCompareCallback(current_time);
 8003c8c:	69b8      	ldr	r0, [r7, #24]
 8003c8e:	f7ff fceb 	bl	8003668 <ENGINE_Injector_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	3364      	adds	r3, #100	@ 0x64
 8003c96:	627b      	str	r3, [r7, #36]	@ 0x24
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_5, next_compare);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c9e:	659a      	str	r2, [r3, #88]	@ 0x58
	}

	if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_6) {
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a50      	ldr	r2, [pc, #320]	@ (8003de8 <HAL_TIM_OC_DelayElapsedCallback+0x248>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d111      	bne.n	8003cce <HAL_TIM_OC_DelayElapsedCallback+0x12e>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	7f1b      	ldrb	r3, [r3, #28]
 8003cae:	2b20      	cmp	r3, #32
 8003cb0:	d10d      	bne.n	8003cce <HAL_TIM_OC_DelayElapsedCallback+0x12e>
		uint32_t current_time = __HAL_TIM_GET_COUNTER(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb8:	623b      	str	r3, [r7, #32]

		ENGINE_Ignition_OutputCompareCallback(current_time);
 8003cba:	6a38      	ldr	r0, [r7, #32]
 8003cbc:	f7ff ff44 	bl	8003b48 <ENGINE_Ignition_OutputCompareCallback>

		uint32_t next_compare = current_time + 100;
 8003cc0:	6a3b      	ldr	r3, [r7, #32]
 8003cc2:	3364      	adds	r3, #100	@ 0x64
 8003cc4:	61fb      	str	r3, [r7, #28]
		__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_6, next_compare);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	69fa      	ldr	r2, [r7, #28]
 8003ccc:	65da      	str	r2, [r3, #92]	@ 0x5c
	}

	if (htim->Instance == TIM1) {
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a45      	ldr	r2, [pc, #276]	@ (8003de8 <HAL_TIM_OC_DelayElapsedCallback+0x248>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	f040 80cd 	bne.w	8003e74 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	7f1b      	ldrb	r3, [r3, #28]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d12a      	bne.n	8003d38 <HAL_TIM_OC_DelayElapsedCallback+0x198>
			if (injector_state[0].state == INJ_STATE_SCHEDULED) {
 8003ce2:	4b42      	ldr	r3, [pc, #264]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003ce4:	789b      	ldrb	r3, [r3, #2]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d117      	bne.n	8003d1a <HAL_TIM_OC_DelayElapsedCallback+0x17a>
				uint32_t scheduled_end = injector_state[0].pulse_start_time
 8003cea:	4b40      	ldr	r3, [pc, #256]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003cec:	685b      	ldr	r3, [r3, #4]
						+ injector_state[0].pulse_width_us;
 8003cee:	4a3f      	ldr	r2, [pc, #252]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003cf0:	8812      	ldrh	r2, [r2, #0]
				uint32_t scheduled_end = injector_state[0].pulse_start_time
 8003cf2:	4413      	add	r3, r2
 8003cf4:	62bb      	str	r3, [r7, #40]	@ 0x28

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, scheduled_end);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003cfc:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_1, TIM_OCMODE_INACTIVE);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	699a      	ldr	r2, [r3, #24]
 8003d04:	4b3a      	ldr	r3, [pc, #232]	@ (8003df0 <HAL_TIM_OC_DelayElapsedCallback+0x250>)
 8003d06:	4013      	ands	r3, r2
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6812      	ldr	r2, [r2, #0]
 8003d0c:	f043 0320 	orr.w	r3, r3, #32
 8003d10:	6193      	str	r3, [r2, #24]

				injector_state[0].state = INJ_STATE_ACTIVE;
 8003d12:	4b36      	ldr	r3, [pc, #216]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d14:	2202      	movs	r2, #2
 8003d16:	709a      	strb	r2, [r3, #2]
 8003d18:	e00e      	b.n	8003d38 <HAL_TIM_OC_DelayElapsedCallback+0x198>
			} else if (injector_state[0].state == INJ_STATE_ACTIVE) {
 8003d1a:	4b34      	ldr	r3, [pc, #208]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d1c:	789b      	ldrb	r3, [r3, #2]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d10a      	bne.n	8003d38 <HAL_TIM_OC_DelayElapsedCallback+0x198>
				injector_state[0].state = INJ_STATE_IDLE;
 8003d22:	4b32      	ldr	r3, [pc, #200]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	709a      	strb	r2, [r3, #2]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	68da      	ldr	r2, [r3, #12]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f022 0202 	bic.w	r2, r2, #2
 8003d36:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	7f1b      	ldrb	r3, [r3, #28]
 8003d3c:	2b02      	cmp	r3, #2
 8003d3e:	d12a      	bne.n	8003d96 <HAL_TIM_OC_DelayElapsedCallback+0x1f6>
			if (injector_state[1].state == INJ_STATE_SCHEDULED) {
 8003d40:	4b2a      	ldr	r3, [pc, #168]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d42:	7a9b      	ldrb	r3, [r3, #10]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d117      	bne.n	8003d78 <HAL_TIM_OC_DelayElapsedCallback+0x1d8>
				uint32_t scheduled_end = injector_state[1].pulse_start_time
 8003d48:	4b28      	ldr	r3, [pc, #160]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
						+ injector_state[1].pulse_width_us;
 8003d4c:	4a27      	ldr	r2, [pc, #156]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d4e:	8912      	ldrh	r2, [r2, #8]
				uint32_t scheduled_end = injector_state[1].pulse_start_time
 8003d50:	4413      	add	r3, r2
 8003d52:	62fb      	str	r3, [r7, #44]	@ 0x2c

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, scheduled_end);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d5a:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_2, TIM_OCMODE_INACTIVE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	4b24      	ldr	r3, [pc, #144]	@ (8003df4 <HAL_TIM_OC_DelayElapsedCallback+0x254>)
 8003d64:	4013      	ands	r3, r2
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	6812      	ldr	r2, [r2, #0]
 8003d6a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003d6e:	6193      	str	r3, [r2, #24]

				injector_state[1].state = INJ_STATE_ACTIVE;
 8003d70:	4b1e      	ldr	r3, [pc, #120]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d72:	2202      	movs	r2, #2
 8003d74:	729a      	strb	r2, [r3, #10]
 8003d76:	e00e      	b.n	8003d96 <HAL_TIM_OC_DelayElapsedCallback+0x1f6>
			} else if (injector_state[1].state == INJ_STATE_ACTIVE) {
 8003d78:	4b1c      	ldr	r3, [pc, #112]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d7a:	7a9b      	ldrb	r3, [r3, #10]
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d10a      	bne.n	8003d96 <HAL_TIM_OC_DelayElapsedCallback+0x1f6>
				injector_state[1].state = INJ_STATE_IDLE;
 8003d80:	4b1a      	ldr	r3, [pc, #104]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	729a      	strb	r2, [r3, #10]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f022 0204 	bic.w	r2, r2, #4
 8003d94:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	7f1b      	ldrb	r3, [r3, #28]
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d13b      	bne.n	8003e16 <HAL_TIM_OC_DelayElapsedCallback+0x276>
			if (injector_state[2].state == INJ_STATE_SCHEDULED) {
 8003d9e:	4b13      	ldr	r3, [pc, #76]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003da0:	7c9b      	ldrb	r3, [r3, #18]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d128      	bne.n	8003df8 <HAL_TIM_OC_DelayElapsedCallback+0x258>
				uint32_t scheduled_end = injector_state[2].pulse_start_time
 8003da6:	4b11      	ldr	r3, [pc, #68]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003da8:	695b      	ldr	r3, [r3, #20]
						+ injector_state[2].pulse_width_us;
 8003daa:	4a10      	ldr	r2, [pc, #64]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003dac:	8a12      	ldrh	r2, [r2, #16]
				uint32_t scheduled_end = injector_state[2].pulse_start_time
 8003dae:	4413      	add	r3, r2
 8003db0:	633b      	str	r3, [r7, #48]	@ 0x30

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, scheduled_end);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003db8:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_3, TIM_OCMODE_INACTIVE);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	69da      	ldr	r2, [r3, #28]
 8003dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8003df0 <HAL_TIM_OC_DelayElapsedCallback+0x250>)
 8003dc2:	4013      	ands	r3, r2
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	6812      	ldr	r2, [r2, #0]
 8003dc8:	f043 0320 	orr.w	r3, r3, #32
 8003dcc:	61d3      	str	r3, [r2, #28]

				injector_state[2].state = INJ_STATE_ACTIVE;
 8003dce:	4b07      	ldr	r3, [pc, #28]	@ (8003dec <HAL_TIM_OC_DelayElapsedCallback+0x24c>)
 8003dd0:	2202      	movs	r2, #2
 8003dd2:	749a      	strb	r2, [r3, #18]
 8003dd4:	e01f      	b.n	8003e16 <HAL_TIM_OC_DelayElapsedCallback+0x276>
 8003dd6:	bf00      	nop
 8003dd8:	40000c00 	.word	0x40000c00
 8003ddc:	240002e4 	.word	0x240002e4
 8003de0:	24000320 	.word	0x24000320
 8003de4:	24003b3c 	.word	0x24003b3c
 8003de8:	40010000 	.word	0x40010000
 8003dec:	24003aec 	.word	0x24003aec
 8003df0:	fffeff8f 	.word	0xfffeff8f
 8003df4:	feff8fff 	.word	0xfeff8fff
			} else if (injector_state[2].state == INJ_STATE_ACTIVE) {
 8003df8:	4b7f      	ldr	r3, [pc, #508]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003dfa:	7c9b      	ldrb	r3, [r3, #18]
 8003dfc:	2b02      	cmp	r3, #2
 8003dfe:	d10a      	bne.n	8003e16 <HAL_TIM_OC_DelayElapsedCallback+0x276>
				injector_state[2].state = INJ_STATE_IDLE;
 8003e00:	4b7d      	ldr	r3, [pc, #500]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	749a      	strb	r2, [r3, #18]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68da      	ldr	r2, [r3, #12]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 0208 	bic.w	r2, r2, #8
 8003e14:	60da      	str	r2, [r3, #12]
			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	7f1b      	ldrb	r3, [r3, #28]
 8003e1a:	2b08      	cmp	r3, #8
 8003e1c:	d12a      	bne.n	8003e74 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
			if (injector_state[3].state == INJ_STATE_SCHEDULED) {
 8003e1e:	4b76      	ldr	r3, [pc, #472]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e20:	7e9b      	ldrb	r3, [r3, #26]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d117      	bne.n	8003e56 <HAL_TIM_OC_DelayElapsedCallback+0x2b6>
				uint32_t scheduled_end = injector_state[3].pulse_start_time
 8003e26:	4b74      	ldr	r3, [pc, #464]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e28:	69db      	ldr	r3, [r3, #28]
						+ injector_state[3].pulse_width_us;
 8003e2a:	4a73      	ldr	r2, [pc, #460]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e2c:	8b12      	ldrh	r2, [r2, #24]
				uint32_t scheduled_end = injector_state[3].pulse_start_time
 8003e2e:	4413      	add	r3, r2
 8003e30:	637b      	str	r3, [r7, #52]	@ 0x34

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, scheduled_end);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003e38:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_4, TIM_OCMODE_INACTIVE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	69da      	ldr	r2, [r3, #28]
 8003e40:	4b6e      	ldr	r3, [pc, #440]	@ (8003ffc <HAL_TIM_OC_DelayElapsedCallback+0x45c>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	6812      	ldr	r2, [r2, #0]
 8003e48:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003e4c:	61d3      	str	r3, [r2, #28]

				injector_state[3].state = INJ_STATE_ACTIVE;
 8003e4e:	4b6a      	ldr	r3, [pc, #424]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e50:	2202      	movs	r2, #2
 8003e52:	769a      	strb	r2, [r3, #26]
 8003e54:	e00e      	b.n	8003e74 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
			} else if (injector_state[3].state == INJ_STATE_ACTIVE) {
 8003e56:	4b68      	ldr	r3, [pc, #416]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e58:	7e9b      	ldrb	r3, [r3, #26]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d10a      	bne.n	8003e74 <HAL_TIM_OC_DelayElapsedCallback+0x2d4>
				injector_state[3].state = INJ_STATE_IDLE;
 8003e5e:	4b66      	ldr	r3, [pc, #408]	@ (8003ff8 <HAL_TIM_OC_DelayElapsedCallback+0x458>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	769a      	strb	r2, [r3, #26]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68da      	ldr	r2, [r3, #12]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f022 0210 	bic.w	r2, r2, #16
 8003e72:	60da      	str	r2, [r3, #12]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a61      	ldr	r2, [pc, #388]	@ (8004000 <HAL_TIM_OC_DelayElapsedCallback+0x460>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	f040 80b8 	bne.w	8003ff0 <HAL_TIM_OC_DelayElapsedCallback+0x450>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	7f1b      	ldrb	r3, [r3, #28]
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	d127      	bne.n	8003ed8 <HAL_TIM_OC_DelayElapsedCallback+0x338>
			if (ignition_state[0].state == IGN_STATE_DWELL) {
 8003e88:	4b5e      	ldr	r3, [pc, #376]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003e8a:	7a1b      	ldrb	r3, [r3, #8]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d114      	bne.n	8003eba <HAL_TIM_OC_DelayElapsedCallback+0x31a>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003e90:	4b5c      	ldr	r3, [pc, #368]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	63bb      	str	r3, [r7, #56]	@ 0x38

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, spark_time);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003e9c:	635a      	str	r2, [r3, #52]	@ 0x34
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_1, TIM_OCMODE_INACTIVE);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	699a      	ldr	r2, [r3, #24]
 8003ea4:	4b58      	ldr	r3, [pc, #352]	@ (8004008 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	687a      	ldr	r2, [r7, #4]
 8003eaa:	6812      	ldr	r2, [r2, #0]
 8003eac:	f043 0320 	orr.w	r3, r3, #32
 8003eb0:	6193      	str	r3, [r2, #24]

				ignition_state[0].state = IGN_STATE_SPARK;
 8003eb2:	4b54      	ldr	r3, [pc, #336]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	721a      	strb	r2, [r3, #8]
 8003eb8:	e00e      	b.n	8003ed8 <HAL_TIM_OC_DelayElapsedCallback+0x338>
			} else if (ignition_state[0].state == IGN_STATE_SPARK) {
 8003eba:	4b52      	ldr	r3, [pc, #328]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ebc:	7a1b      	ldrb	r3, [r3, #8]
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d10a      	bne.n	8003ed8 <HAL_TIM_OC_DelayElapsedCallback+0x338>
				ignition_state[0].state = IGN_STATE_IDLE;
 8003ec2:	4b50      	ldr	r3, [pc, #320]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	721a      	strb	r2, [r3, #8]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68da      	ldr	r2, [r3, #12]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f022 0202 	bic.w	r2, r2, #2
 8003ed6:	60da      	str	r2, [r3, #12]
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	7f1b      	ldrb	r3, [r3, #28]
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d127      	bne.n	8003f30 <HAL_TIM_OC_DelayElapsedCallback+0x390>
			if (ignition_state[1].state == IGN_STATE_DWELL) {
 8003ee0:	4b48      	ldr	r3, [pc, #288]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003ee2:	7d1b      	ldrb	r3, [r3, #20]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d114      	bne.n	8003f12 <HAL_TIM_OC_DelayElapsedCallback+0x372>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003ee8:	4b46      	ldr	r3, [pc, #280]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	63fb      	str	r3, [r7, #60]	@ 0x3c

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, spark_time);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ef4:	639a      	str	r2, [r3, #56]	@ 0x38
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_2, TIM_OCMODE_INACTIVE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	699a      	ldr	r2, [r3, #24]
 8003efc:	4b3f      	ldr	r3, [pc, #252]	@ (8003ffc <HAL_TIM_OC_DelayElapsedCallback+0x45c>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	6812      	ldr	r2, [r2, #0]
 8003f04:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f08:	6193      	str	r3, [r2, #24]

				ignition_state[1].state = IGN_STATE_SPARK;
 8003f0a:	4b3e      	ldr	r3, [pc, #248]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	751a      	strb	r2, [r3, #20]
 8003f10:	e00e      	b.n	8003f30 <HAL_TIM_OC_DelayElapsedCallback+0x390>
			} else if (ignition_state[1].state == IGN_STATE_SPARK) {
 8003f12:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f14:	7d1b      	ldrb	r3, [r3, #20]
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d10a      	bne.n	8003f30 <HAL_TIM_OC_DelayElapsedCallback+0x390>
				ignition_state[1].state = IGN_STATE_IDLE;
 8003f1a:	4b3a      	ldr	r3, [pc, #232]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	751a      	strb	r2, [r3, #20]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68da      	ldr	r2, [r3, #12]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0204 	bic.w	r2, r2, #4
 8003f2e:	60da      	str	r2, [r3, #12]
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	7f1b      	ldrb	r3, [r3, #28]
 8003f34:	2b04      	cmp	r3, #4
 8003f36:	d12b      	bne.n	8003f90 <HAL_TIM_OC_DelayElapsedCallback+0x3f0>
			if (ignition_state[2].state == IGN_STATE_DWELL) {
 8003f38:	4b32      	ldr	r3, [pc, #200]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d115      	bne.n	8003f6e <HAL_TIM_OC_DelayElapsedCallback+0x3ce>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003f42:	4b30      	ldr	r3, [pc, #192]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	643b      	str	r3, [r7, #64]	@ 0x40

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, spark_time);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f4e:	63da      	str	r2, [r3, #60]	@ 0x3c
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_3, TIM_OCMODE_INACTIVE);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	69da      	ldr	r2, [r3, #28]
 8003f56:	4b2c      	ldr	r3, [pc, #176]	@ (8004008 <HAL_TIM_OC_DelayElapsedCallback+0x468>)
 8003f58:	4013      	ands	r3, r2
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	f043 0320 	orr.w	r3, r3, #32
 8003f62:	61d3      	str	r3, [r2, #28]

				ignition_state[2].state = IGN_STATE_SPARK;
 8003f64:	4b27      	ldr	r3, [pc, #156]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 2020 	strb.w	r2, [r3, #32]
 8003f6c:	e010      	b.n	8003f90 <HAL_TIM_OC_DelayElapsedCallback+0x3f0>
			} else if (ignition_state[2].state == IGN_STATE_SPARK) {
 8003f6e:	4b25      	ldr	r3, [pc, #148]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f74:	2b02      	cmp	r3, #2
 8003f76:	d10b      	bne.n	8003f90 <HAL_TIM_OC_DelayElapsedCallback+0x3f0>
				ignition_state[2].state = IGN_STATE_IDLE;
 8003f78:	4b22      	ldr	r3, [pc, #136]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2020 	strb.w	r2, [r3, #32]
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68da      	ldr	r2, [r3, #12]
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f022 0208 	bic.w	r2, r2, #8
 8003f8e:	60da      	str	r2, [r3, #12]
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4) {
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	7f1b      	ldrb	r3, [r3, #28]
 8003f94:	2b08      	cmp	r3, #8
 8003f96:	d12b      	bne.n	8003ff0 <HAL_TIM_OC_DelayElapsedCallback+0x450>
			if (ignition_state[3].state == IGN_STATE_DWELL) {
 8003f98:	4b1a      	ldr	r3, [pc, #104]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003f9a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d115      	bne.n	8003fce <HAL_TIM_OC_DelayElapsedCallback+0x42e>

				uint32_t spark_time = ignition_state[0].spark_start_time;
 8003fa2:	4b18      	ldr	r3, [pc, #96]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	647b      	str	r3, [r7, #68]	@ 0x44

				__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_4, spark_time);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fae:	641a      	str	r2, [r3, #64]	@ 0x40
				__HAL_TIM_SET_OC_MODE(htim, TIM_CHANNEL_4, TIM_OCMODE_INACTIVE);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	69da      	ldr	r2, [r3, #28]
 8003fb6:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <HAL_TIM_OC_DelayElapsedCallback+0x45c>)
 8003fb8:	4013      	ands	r3, r2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	6812      	ldr	r2, [r2, #0]
 8003fbe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003fc2:	61d3      	str	r3, [r2, #28]

				ignition_state[3].state = IGN_STATE_SPARK;
 8003fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003fc6:	2202      	movs	r2, #2
 8003fc8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			} else if (ignition_state[0].state == IGN_STATE_IDLE) {

			}
		}
	}
}
 8003fcc:	e010      	b.n	8003ff0 <HAL_TIM_OC_DelayElapsedCallback+0x450>
			} else if (ignition_state[3].state == IGN_STATE_SPARK) {
 8003fce:	4b0d      	ldr	r3, [pc, #52]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003fd0:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d10b      	bne.n	8003ff0 <HAL_TIM_OC_DelayElapsedCallback+0x450>
				ignition_state[3].state = IGN_STATE_IDLE;
 8003fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8004004 <HAL_TIM_OC_DelayElapsedCallback+0x464>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				__HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	68da      	ldr	r2, [r3, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0210 	bic.w	r2, r2, #16
 8003fee:	60da      	str	r2, [r3, #12]
}
 8003ff0:	bf00      	nop
 8003ff2:	374c      	adds	r7, #76	@ 0x4c
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ff8:	24003aec 	.word	0x24003aec
 8003ffc:	feff8fff 	.word	0xfeff8fff
 8004000:	40000800 	.word	0x40000800
 8004004:	24003b0c 	.word	0x24003b0c
 8004008:	fffeff8f 	.word	0xfffeff8f

0800400c <I2C_Scanner>:

void I2C_Scanner(I2C_HandleTypeDef *hi2c) {
 800400c:	b580      	push	{r7, lr}
 800400e:	b088      	sub	sp, #32
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
	char smallBuf[16];
	uint8_t devices_found = 0;
 8004014:	2300      	movs	r3, #0
 8004016:	77fb      	strb	r3, [r7, #31]

	printf("\r\n--- Scanning I2C bus ---\r\n");
 8004018:	481e      	ldr	r0, [pc, #120]	@ (8004094 <I2C_Scanner+0x88>)
 800401a:	f00e ff05 	bl	8012e28 <puts>

	for (uint8_t addr = 1; addr < 128; addr++) {
 800401e:	2301      	movs	r3, #1
 8004020:	77bb      	strb	r3, [r7, #30]
 8004022:	e020      	b.n	8004066 <I2C_Scanner+0x5a>
		if (HAL_I2C_IsDeviceReady(hi2c, (uint16_t) (addr << 1), 2, 10)
 8004024:	7fbb      	ldrb	r3, [r7, #30]
 8004026:	b29b      	uxth	r3, r3
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	b299      	uxth	r1, r3
 800402c:	230a      	movs	r3, #10
 800402e:	2202      	movs	r2, #2
 8004030:	6878      	ldr	r0, [r7, #4]
 8004032:	f005 f985 	bl	8009340 <HAL_I2C_IsDeviceReady>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d111      	bne.n	8004060 <I2C_Scanner+0x54>
				== HAL_OK) {

			snprintf(smallBuf, sizeof(smallBuf), "0x%02X", addr);
 800403c:	7fbb      	ldrb	r3, [r7, #30]
 800403e:	f107 000c 	add.w	r0, r7, #12
 8004042:	4a15      	ldr	r2, [pc, #84]	@ (8004098 <I2C_Scanner+0x8c>)
 8004044:	2110      	movs	r1, #16
 8004046:	f00e fef7 	bl	8012e38 <sniprintf>
			printf("Device found at: %s (8-bit: 0x%02X)\r\n", smallBuf,
 800404a:	7fbb      	ldrb	r3, [r7, #30]
 800404c:	005a      	lsls	r2, r3, #1
 800404e:	f107 030c 	add.w	r3, r7, #12
 8004052:	4619      	mov	r1, r3
 8004054:	4811      	ldr	r0, [pc, #68]	@ (800409c <I2C_Scanner+0x90>)
 8004056:	f00e fe7f 	bl	8012d58 <iprintf>
					addr << 1);

			devices_found++;
 800405a:	7ffb      	ldrb	r3, [r7, #31]
 800405c:	3301      	adds	r3, #1
 800405e:	77fb      	strb	r3, [r7, #31]
	for (uint8_t addr = 1; addr < 128; addr++) {
 8004060:	7fbb      	ldrb	r3, [r7, #30]
 8004062:	3301      	adds	r3, #1
 8004064:	77bb      	strb	r3, [r7, #30]
 8004066:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800406a:	2b00      	cmp	r3, #0
 800406c:	dada      	bge.n	8004024 <I2C_Scanner+0x18>
		}
	}

	if (devices_found == 0) {
 800406e:	7ffb      	ldrb	r3, [r7, #31]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d103      	bne.n	800407c <I2C_Scanner+0x70>
		printf("No I2C devices found!\r\n");
 8004074:	480a      	ldr	r0, [pc, #40]	@ (80040a0 <I2C_Scanner+0x94>)
 8004076:	f00e fed7 	bl	8012e28 <puts>
 800407a:	e004      	b.n	8004086 <I2C_Scanner+0x7a>
	} else {
		printf("\r\nTotal devices found: %u\r\n", devices_found);
 800407c:	7ffb      	ldrb	r3, [r7, #31]
 800407e:	4619      	mov	r1, r3
 8004080:	4808      	ldr	r0, [pc, #32]	@ (80040a4 <I2C_Scanner+0x98>)
 8004082:	f00e fe69 	bl	8012d58 <iprintf>
	}

	printf("--- Scan Complete ---\r\n");
 8004086:	4808      	ldr	r0, [pc, #32]	@ (80040a8 <I2C_Scanner+0x9c>)
 8004088:	f00e fece 	bl	8012e28 <puts>
}
 800408c:	bf00      	nop
 800408e:	3720      	adds	r7, #32
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	08015f60 	.word	0x08015f60
 8004098:	08015f7c 	.word	0x08015f7c
 800409c:	08015f84 	.word	0x08015f84
 80040a0:	08015fac 	.word	0x08015fac
 80040a4:	08015fc4 	.word	0x08015fc4
 80040a8:	08015fe0 	.word	0x08015fe0

080040ac <ADC_GenerateJSON>:

static char* ADC_GenerateJSON(void) {
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b094      	sub	sp, #80	@ 0x50
 80040b0:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 80040b2:	f7fe f88b 	bl	80021cc <cJSON_CreateObject>
 80040b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
	char str_buffer[32];

	if (root == NULL) {
 80040b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <ADC_GenerateJSON+0x16>
		return NULL;
 80040be:	2300      	movs	r3, #0
 80040c0:	e0b8      	b.n	8004234 <ADC_GenerateJSON+0x188>
	}

	// --- ADC U16 ---
	cJSON *adc_u16_array = cJSON_CreateArray();
 80040c2:	f7fe f86f 	bl	80021a4 <cJSON_CreateArray>
 80040c6:	63b8      	str	r0, [r7, #56]	@ 0x38
	for (int i = 0; i < 8; i++) {
 80040c8:	2300      	movs	r3, #0
 80040ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80040cc:	e03a      	b.n	8004144 <ADC_GenerateJSON+0x98>
		cJSON *sensor = cJSON_CreateObject();
 80040ce:	f7fe f87d 	bl	80021cc <cJSON_CreateObject>
 80040d2:	6238      	str	r0, [r7, #32]
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U16_GetSensorName(i));
 80040d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	4618      	mov	r0, r3
 80040da:	f7fc fca3 	bl	8000a24 <AD7998_U16_GetSensorName>
 80040de:	4603      	mov	r3, r0
 80040e0:	461a      	mov	r2, r3
 80040e2:	4956      	ldr	r1, [pc, #344]	@ (800423c <ADC_GenerateJSON+0x190>)
 80040e4:	6a38      	ldr	r0, [r7, #32]
 80040e6:	f7fd ff83 	bl	8001ff0 <cJSON_AddStringToObject>

		cJSON_AddNumberToObject(sensor, "raw", adc_u16.raw_values[i]);
 80040ea:	4a55      	ldr	r2, [pc, #340]	@ (8004240 <ADC_GenerateJSON+0x194>)
 80040ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ee:	3304      	adds	r3, #4
 80040f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040f4:	ee07 3a90 	vmov	s15, r3
 80040f8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80040fc:	eeb0 0b47 	vmov.f64	d0, d7
 8004100:	4950      	ldr	r1, [pc, #320]	@ (8004244 <ADC_GenerateJSON+0x198>)
 8004102:	6a38      	ldr	r0, [r7, #32]
 8004104:	f7fd ff50 	bl	8001fa8 <cJSON_AddNumberToObject>

		snprintf(str_buffer, sizeof(str_buffer), "%.4f", adc_u16.voltages[i]);
 8004108:	4a4d      	ldr	r2, [pc, #308]	@ (8004240 <ADC_GenerateJSON+0x194>)
 800410a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800410c:	3306      	adds	r3, #6
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4413      	add	r3, r2
 8004112:	edd3 7a00 	vldr	s15, [r3]
 8004116:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800411a:	463b      	mov	r3, r7
 800411c:	ed8d 7b00 	vstr	d7, [sp]
 8004120:	4a49      	ldr	r2, [pc, #292]	@ (8004248 <ADC_GenerateJSON+0x19c>)
 8004122:	2120      	movs	r1, #32
 8004124:	4618      	mov	r0, r3
 8004126:	f00e fe87 	bl	8012e38 <sniprintf>
		cJSON_AddRawToObject(sensor, "voltage", str_buffer);
 800412a:	463b      	mov	r3, r7
 800412c:	461a      	mov	r2, r3
 800412e:	4947      	ldr	r1, [pc, #284]	@ (800424c <ADC_GenerateJSON+0x1a0>)
 8004130:	6a38      	ldr	r0, [r7, #32]
 8004132:	f7fd ff7f 	bl	8002034 <cJSON_AddRawToObject>

		cJSON_AddItemToArray(adc_u16_array, sensor);
 8004136:	6a39      	ldr	r1, [r7, #32]
 8004138:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800413a:	f7fd feb0 	bl	8001e9e <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 800413e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004140:	3301      	adds	r3, #1
 8004142:	647b      	str	r3, [r7, #68]	@ 0x44
 8004144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004146:	2b07      	cmp	r3, #7
 8004148:	ddc1      	ble.n	80040ce <ADC_GenerateJSON+0x22>
	}
	cJSON_AddItemToObject(root, "adc_u16", adc_u16_array);
 800414a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800414c:	4940      	ldr	r1, [pc, #256]	@ (8004250 <ADC_GenerateJSON+0x1a4>)
 800414e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004150:	f7fd ff14 	bl	8001f7c <cJSON_AddItemToObject>

	// --- ADC U17 ---
	cJSON *adc_u17_array = cJSON_CreateArray();
 8004154:	f7fe f826 	bl	80021a4 <cJSON_CreateArray>
 8004158:	6378      	str	r0, [r7, #52]	@ 0x34
	for (int i = 0; i < 8; i++) {
 800415a:	2300      	movs	r3, #0
 800415c:	643b      	str	r3, [r7, #64]	@ 0x40
 800415e:	e03a      	b.n	80041d6 <ADC_GenerateJSON+0x12a>
		cJSON *sensor = cJSON_CreateObject();
 8004160:	f7fe f834 	bl	80021cc <cJSON_CreateObject>
 8004164:	6278      	str	r0, [r7, #36]	@ 0x24
		cJSON_AddStringToObject(sensor, "sensor", AD7998_U17_GetSensorName(i));
 8004166:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004168:	b2db      	uxtb	r3, r3
 800416a:	4618      	mov	r0, r3
 800416c:	f7fc fc72 	bl	8000a54 <AD7998_U17_GetSensorName>
 8004170:	4603      	mov	r3, r0
 8004172:	461a      	mov	r2, r3
 8004174:	4931      	ldr	r1, [pc, #196]	@ (800423c <ADC_GenerateJSON+0x190>)
 8004176:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004178:	f7fd ff3a 	bl	8001ff0 <cJSON_AddStringToObject>

		cJSON_AddNumberToObject(sensor, "raw", adc_u17.raw_values[i]);
 800417c:	4a35      	ldr	r2, [pc, #212]	@ (8004254 <ADC_GenerateJSON+0x1a8>)
 800417e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004180:	3304      	adds	r3, #4
 8004182:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004186:	ee07 3a90 	vmov	s15, r3
 800418a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800418e:	eeb0 0b47 	vmov.f64	d0, d7
 8004192:	492c      	ldr	r1, [pc, #176]	@ (8004244 <ADC_GenerateJSON+0x198>)
 8004194:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004196:	f7fd ff07 	bl	8001fa8 <cJSON_AddNumberToObject>

		snprintf(str_buffer, sizeof(str_buffer), "%.4f", adc_u17.voltages[i]);
 800419a:	4a2e      	ldr	r2, [pc, #184]	@ (8004254 <ADC_GenerateJSON+0x1a8>)
 800419c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800419e:	3306      	adds	r3, #6
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	edd3 7a00 	vldr	s15, [r3]
 80041a8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80041ac:	463b      	mov	r3, r7
 80041ae:	ed8d 7b00 	vstr	d7, [sp]
 80041b2:	4a25      	ldr	r2, [pc, #148]	@ (8004248 <ADC_GenerateJSON+0x19c>)
 80041b4:	2120      	movs	r1, #32
 80041b6:	4618      	mov	r0, r3
 80041b8:	f00e fe3e 	bl	8012e38 <sniprintf>
		cJSON_AddRawToObject(sensor, "voltage", str_buffer);
 80041bc:	463b      	mov	r3, r7
 80041be:	461a      	mov	r2, r3
 80041c0:	4922      	ldr	r1, [pc, #136]	@ (800424c <ADC_GenerateJSON+0x1a0>)
 80041c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80041c4:	f7fd ff36 	bl	8002034 <cJSON_AddRawToObject>

		cJSON_AddItemToArray(adc_u17_array, sensor);
 80041c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041ca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80041cc:	f7fd fe67 	bl	8001e9e <cJSON_AddItemToArray>
	for (int i = 0; i < 8; i++) {
 80041d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041d2:	3301      	adds	r3, #1
 80041d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80041d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80041d8:	2b07      	cmp	r3, #7
 80041da:	ddc1      	ble.n	8004160 <ADC_GenerateJSON+0xb4>
	}
	cJSON_AddItemToObject(root, "adc_u17", adc_u17_array);
 80041dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80041de:	491e      	ldr	r1, [pc, #120]	@ (8004258 <ADC_GenerateJSON+0x1ac>)
 80041e0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80041e2:	f7fd fecb 	bl	8001f7c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80041e6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80041e8:	f7fd fb7a 	bl	80018e0 <cJSON_PrintUnformatted>
 80041ec:	6338      	str	r0, [r7, #48]	@ 0x30

	if (json_string != NULL) {
 80041ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01b      	beq.n	800422c <ADC_GenerateJSON+0x180>
		size_t total_len = strlen(json_string) + 1;
 80041f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041f6:	f7fc f8c3 	bl	8000380 <strlen>
 80041fa:	4603      	mov	r3, r0
 80041fc:	3301      	adds	r3, #1
 80041fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
		char *final_string = (char*) malloc(total_len);
 8004200:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004202:	f00d ffbf 	bl	8012184 <malloc>
 8004206:	4603      	mov	r3, r0
 8004208:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (final_string != NULL) {
 800420a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420c:	2b00      	cmp	r3, #0
 800420e:	d005      	beq.n	800421c <ADC_GenerateJSON+0x170>
			snprintf(final_string, total_len, "%s", json_string);
 8004210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004212:	4a12      	ldr	r2, [pc, #72]	@ (800425c <ADC_GenerateJSON+0x1b0>)
 8004214:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004216:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004218:	f00e fe0e 	bl	8012e38 <sniprintf>
		}
		cJSON_free(json_string);
 800421c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800421e:	f7fd ffe9 	bl	80021f4 <cJSON_free>
		cJSON_Delete(root);
 8004222:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004224:	f7fc ff5c 	bl	80010e0 <cJSON_Delete>
		return final_string;
 8004228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422a:	e003      	b.n	8004234 <ADC_GenerateJSON+0x188>
	}

	cJSON_Delete(root);
 800422c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800422e:	f7fc ff57 	bl	80010e0 <cJSON_Delete>
	return NULL;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3748      	adds	r7, #72	@ 0x48
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	08015ff8 	.word	0x08015ff8
 8004240:	2400025c 	.word	0x2400025c
 8004244:	08016000 	.word	0x08016000
 8004248:	08016004 	.word	0x08016004
 800424c:	0801600c 	.word	0x0801600c
 8004250:	08016014 	.word	0x08016014
 8004254:	240002a0 	.word	0x240002a0
 8004258:	0801601c 	.word	0x0801601c
 800425c:	08016024 	.word	0x08016024

08004260 <VR_GenerateJSON>:

static char* VR_GenerateJSON(void) {
 8004260:	b580      	push	{r7, lr}
 8004262:	b090      	sub	sp, #64	@ 0x40
 8004264:	af02      	add	r7, sp, #8
	cJSON *root = cJSON_CreateObject();
 8004266:	f7fd ffb1 	bl	80021cc <cJSON_CreateObject>
 800426a:	6378      	str	r0, [r7, #52]	@ 0x34
	char str_buffer[32];

	if (root == NULL) {
 800426c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <VR_GenerateJSON+0x16>
		return NULL;
 8004272:	2300      	movs	r3, #0
 8004274:	e0e9      	b.n	800444a <VR_GenerateJSON+0x1ea>
	}

	cJSON *ckp = cJSON_CreateObject();
 8004276:	f7fd ffa9 	bl	80021cc <cJSON_CreateObject>
 800427a:	6338      	str	r0, [r7, #48]	@ 0x30
	cJSON *cmp = cJSON_CreateObject();
 800427c:	f7fd ffa6 	bl	80021cc <cJSON_CreateObject>
 8004280:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (ckp == NULL || cmp == NULL) {
 8004282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004284:	2b00      	cmp	r3, #0
 8004286:	d002      	beq.n	800428e <VR_GenerateJSON+0x2e>
 8004288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d104      	bne.n	8004298 <VR_GenerateJSON+0x38>
		cJSON_Delete(root);
 800428e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004290:	f7fc ff26 	bl	80010e0 <cJSON_Delete>
		return NULL;
 8004294:	2300      	movs	r3, #0
 8004296:	e0d8      	b.n	800444a <VR_GenerateJSON+0x1ea>
	}

	// --- CKP Data ---
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", ckp_sensor.rpm);
 8004298:	4b6e      	ldr	r3, [pc, #440]	@ (8004454 <VR_GenerateJSON+0x1f4>)
 800429a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800429e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80042a2:	463b      	mov	r3, r7
 80042a4:	ed8d 7b00 	vstr	d7, [sp]
 80042a8:	4a6b      	ldr	r2, [pc, #428]	@ (8004458 <VR_GenerateJSON+0x1f8>)
 80042aa:	2120      	movs	r1, #32
 80042ac:	4618      	mov	r0, r3
 80042ae:	f00e fdc3 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(ckp, "rpm", str_buffer);
 80042b2:	463b      	mov	r3, r7
 80042b4:	461a      	mov	r2, r3
 80042b6:	4969      	ldr	r1, [pc, #420]	@ (800445c <VR_GenerateJSON+0x1fc>)
 80042b8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042ba:	f7fd febb 	bl	8002034 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", ckp_sensor.frequency_hz);
 80042be:	4b65      	ldr	r3, [pc, #404]	@ (8004454 <VR_GenerateJSON+0x1f4>)
 80042c0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80042c4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80042c8:	463b      	mov	r3, r7
 80042ca:	ed8d 7b00 	vstr	d7, [sp]
 80042ce:	4a62      	ldr	r2, [pc, #392]	@ (8004458 <VR_GenerateJSON+0x1f8>)
 80042d0:	2120      	movs	r1, #32
 80042d2:	4618      	mov	r0, r3
 80042d4:	f00e fdb0 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(ckp, "frequence", str_buffer);
 80042d8:	463b      	mov	r3, r7
 80042da:	461a      	mov	r2, r3
 80042dc:	4960      	ldr	r1, [pc, #384]	@ (8004460 <VR_GenerateJSON+0x200>)
 80042de:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042e0:	f7fd fea8 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(ckp, "pulses", ckp_sensor.pulse_count);
 80042e4:	4b5b      	ldr	r3, [pc, #364]	@ (8004454 <VR_GenerateJSON+0x1f4>)
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	ee07 3a90 	vmov	s15, r3
 80042ec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80042f0:	eeb0 0b47 	vmov.f64	d0, d7
 80042f4:	495b      	ldr	r1, [pc, #364]	@ (8004464 <VR_GenerateJSON+0x204>)
 80042f6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042f8:	f7fd fe56 	bl	8001fa8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(ckp, "revolutions", ckp_sensor.revolution_count);
 80042fc:	4b55      	ldr	r3, [pc, #340]	@ (8004454 <VR_GenerateJSON+0x1f4>)
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	ee07 3a90 	vmov	s15, r3
 8004304:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004308:	eeb0 0b47 	vmov.f64	d0, d7
 800430c:	4956      	ldr	r1, [pc, #344]	@ (8004468 <VR_GenerateJSON+0x208>)
 800430e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004310:	f7fd fe4a 	bl	8001fa8 <cJSON_AddNumberToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float) ckp_sensor.period);
 8004314:	4b4f      	ldr	r3, [pc, #316]	@ (8004454 <VR_GenerateJSON+0x1f4>)
 8004316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004318:	ee07 3a90 	vmov	s15, r3
 800431c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004320:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004324:	463b      	mov	r3, r7
 8004326:	ed8d 7b00 	vstr	d7, [sp]
 800432a:	4a4b      	ldr	r2, [pc, #300]	@ (8004458 <VR_GenerateJSON+0x1f8>)
 800432c:	2120      	movs	r1, #32
 800432e:	4618      	mov	r0, r3
 8004330:	f00e fd82 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(ckp, "period", str_buffer);
 8004334:	463b      	mov	r3, r7
 8004336:	461a      	mov	r2, r3
 8004338:	494c      	ldr	r1, [pc, #304]	@ (800446c <VR_GenerateJSON+0x20c>)
 800433a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800433c:	f7fd fe7a 	bl	8002034 <cJSON_AddRawToObject>

	// --- CMP Data ---
	snprintf(str_buffer, sizeof(str_buffer), "%.4f", cmp_sensor.rpm);
 8004340:	4b4b      	ldr	r3, [pc, #300]	@ (8004470 <VR_GenerateJSON+0x210>)
 8004342:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8004346:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800434a:	463b      	mov	r3, r7
 800434c:	ed8d 7b00 	vstr	d7, [sp]
 8004350:	4a41      	ldr	r2, [pc, #260]	@ (8004458 <VR_GenerateJSON+0x1f8>)
 8004352:	2120      	movs	r1, #32
 8004354:	4618      	mov	r0, r3
 8004356:	f00e fd6f 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(cmp, "rpm", str_buffer);
 800435a:	463b      	mov	r3, r7
 800435c:	461a      	mov	r2, r3
 800435e:	493f      	ldr	r1, [pc, #252]	@ (800445c <VR_GenerateJSON+0x1fc>)
 8004360:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004362:	f7fd fe67 	bl	8002034 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", cmp_sensor.frequency_hz);
 8004366:	4b42      	ldr	r3, [pc, #264]	@ (8004470 <VR_GenerateJSON+0x210>)
 8004368:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800436c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004370:	463b      	mov	r3, r7
 8004372:	ed8d 7b00 	vstr	d7, [sp]
 8004376:	4a38      	ldr	r2, [pc, #224]	@ (8004458 <VR_GenerateJSON+0x1f8>)
 8004378:	2120      	movs	r1, #32
 800437a:	4618      	mov	r0, r3
 800437c:	f00e fd5c 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(cmp, "frequence", str_buffer);
 8004380:	463b      	mov	r3, r7
 8004382:	461a      	mov	r2, r3
 8004384:	4936      	ldr	r1, [pc, #216]	@ (8004460 <VR_GenerateJSON+0x200>)
 8004386:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004388:	f7fd fe54 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(cmp, "pulses", cmp_sensor.pulse_count);
 800438c:	4b38      	ldr	r3, [pc, #224]	@ (8004470 <VR_GenerateJSON+0x210>)
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	ee07 3a90 	vmov	s15, r3
 8004394:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004398:	eeb0 0b47 	vmov.f64	d0, d7
 800439c:	4931      	ldr	r1, [pc, #196]	@ (8004464 <VR_GenerateJSON+0x204>)
 800439e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043a0:	f7fd fe02 	bl	8001fa8 <cJSON_AddNumberToObject>
	cJSON_AddNumberToObject(cmp, "revolutions", cmp_sensor.revolution_count);
 80043a4:	4b32      	ldr	r3, [pc, #200]	@ (8004470 <VR_GenerateJSON+0x210>)
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	ee07 3a90 	vmov	s15, r3
 80043ac:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80043b0:	eeb0 0b47 	vmov.f64	d0, d7
 80043b4:	492c      	ldr	r1, [pc, #176]	@ (8004468 <VR_GenerateJSON+0x208>)
 80043b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043b8:	f7fd fdf6 	bl	8001fa8 <cJSON_AddNumberToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float) cmp_sensor.period);
 80043bc:	4b2c      	ldr	r3, [pc, #176]	@ (8004470 <VR_GenerateJSON+0x210>)
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	ee07 3a90 	vmov	s15, r3
 80043c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043c8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80043cc:	463b      	mov	r3, r7
 80043ce:	ed8d 7b00 	vstr	d7, [sp]
 80043d2:	4a21      	ldr	r2, [pc, #132]	@ (8004458 <VR_GenerateJSON+0x1f8>)
 80043d4:	2120      	movs	r1, #32
 80043d6:	4618      	mov	r0, r3
 80043d8:	f00e fd2e 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(cmp, "period", str_buffer);
 80043dc:	463b      	mov	r3, r7
 80043de:	461a      	mov	r2, r3
 80043e0:	4922      	ldr	r1, [pc, #136]	@ (800446c <VR_GenerateJSON+0x20c>)
 80043e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043e4:	f7fd fe26 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(root, "ckp", ckp);
 80043e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80043ea:	4922      	ldr	r1, [pc, #136]	@ (8004474 <VR_GenerateJSON+0x214>)
 80043ec:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80043ee:	f7fd fdc5 	bl	8001f7c <cJSON_AddItemToObject>
	cJSON_AddItemToObject(root, "cmp", cmp);
 80043f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043f4:	4920      	ldr	r1, [pc, #128]	@ (8004478 <VR_GenerateJSON+0x218>)
 80043f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80043f8:	f7fd fdc0 	bl	8001f7c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80043fc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80043fe:	f7fd fa6f 	bl	80018e0 <cJSON_PrintUnformatted>
 8004402:	62b8      	str	r0, [r7, #40]	@ 0x28

	if (json_string != NULL) {
 8004404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004406:	2b00      	cmp	r3, #0
 8004408:	d01b      	beq.n	8004442 <VR_GenerateJSON+0x1e2>
		size_t total_len = strlen(json_string) + 1;
 800440a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800440c:	f7fb ffb8 	bl	8000380 <strlen>
 8004410:	4603      	mov	r3, r0
 8004412:	3301      	adds	r3, #1
 8004414:	627b      	str	r3, [r7, #36]	@ 0x24
		char *final_string = (char*) malloc(total_len);
 8004416:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004418:	f00d feb4 	bl	8012184 <malloc>
 800441c:	4603      	mov	r3, r0
 800441e:	623b      	str	r3, [r7, #32]
		if (final_string != NULL) {
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d005      	beq.n	8004432 <VR_GenerateJSON+0x1d2>
			snprintf(final_string, total_len, "%s", json_string);
 8004426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004428:	4a14      	ldr	r2, [pc, #80]	@ (800447c <VR_GenerateJSON+0x21c>)
 800442a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800442c:	6a38      	ldr	r0, [r7, #32]
 800442e:	f00e fd03 	bl	8012e38 <sniprintf>
		}
		cJSON_free(json_string);
 8004432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004434:	f7fd fede 	bl	80021f4 <cJSON_free>
		cJSON_Delete(root);
 8004438:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800443a:	f7fc fe51 	bl	80010e0 <cJSON_Delete>
		return final_string;
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	e003      	b.n	800444a <VR_GenerateJSON+0x1ea>
	}

	cJSON_Delete(root);
 8004442:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004444:	f7fc fe4c 	bl	80010e0 <cJSON_Delete>
	return NULL;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3738      	adds	r7, #56	@ 0x38
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	240002e4 	.word	0x240002e4
 8004458:	08016004 	.word	0x08016004
 800445c:	08016028 	.word	0x08016028
 8004460:	0801602c 	.word	0x0801602c
 8004464:	08016038 	.word	0x08016038
 8004468:	08016040 	.word	0x08016040
 800446c:	0801604c 	.word	0x0801604c
 8004470:	24000320 	.word	0x24000320
 8004474:	08016054 	.word	0x08016054
 8004478:	08016058 	.word	0x08016058
 800447c:	08016024 	.word	0x08016024

08004480 <BATTERY_GenerateJSON>:

static char* BATTERY_GenerateJSON(void) {
 8004480:	b580      	push	{r7, lr}
 8004482:	b092      	sub	sp, #72	@ 0x48
 8004484:	af02      	add	r7, sp, #8
	char str_buffer[32];

	cJSON *root = cJSON_CreateObject();
 8004486:	f7fd fea1 	bl	80021cc <cJSON_CreateObject>
 800448a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (root == NULL) {
 800448c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800448e:	2b00      	cmp	r3, #0
 8004490:	d101      	bne.n	8004496 <BATTERY_GenerateJSON+0x16>
		return NULL;
 8004492:	2300      	movs	r3, #0
 8004494:	e0c6      	b.n	8004624 <BATTERY_GenerateJSON+0x1a4>
	}

	cJSON *battery_object = cJSON_CreateObject();
 8004496:	f7fd fe99 	bl	80021cc <cJSON_CreateObject>
 800449a:	63b8      	str	r0, [r7, #56]	@ 0x38
	if (battery_object == NULL) {
 800449c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d104      	bne.n	80044ac <BATTERY_GenerateJSON+0x2c>
		cJSON_Delete(root);
 80044a2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80044a4:	f7fc fe1c 	bl	80010e0 <cJSON_Delete>
		return NULL;
 80044a8:	2300      	movs	r3, #0
 80044aa:	e0bb      	b.n	8004624 <BATTERY_GenerateJSON+0x1a4>
	}

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", battery.voltage);
 80044ac:	4b5f      	ldr	r3, [pc, #380]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 80044ae:	edd3 7a00 	vldr	s15, [r3]
 80044b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044b6:	1d3b      	adds	r3, r7, #4
 80044b8:	ed8d 7b00 	vstr	d7, [sp]
 80044bc:	4a5c      	ldr	r2, [pc, #368]	@ (8004630 <BATTERY_GenerateJSON+0x1b0>)
 80044be:	2120      	movs	r1, #32
 80044c0:	4618      	mov	r0, r3
 80044c2:	f00e fcb9 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(battery_object, "voltage", str_buffer);
 80044c6:	1d3b      	adds	r3, r7, #4
 80044c8:	461a      	mov	r2, r3
 80044ca:	495a      	ldr	r1, [pc, #360]	@ (8004634 <BATTERY_GenerateJSON+0x1b4>)
 80044cc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044ce:	f7fd fdb1 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(battery_object, "raw_adc", battery.raw_adc);
 80044d2:	4b56      	ldr	r3, [pc, #344]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 80044d4:	889b      	ldrh	r3, [r3, #4]
 80044d6:	ee07 3a90 	vmov	s15, r3
 80044da:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80044de:	eeb0 0b47 	vmov.f64	d0, d7
 80044e2:	4955      	ldr	r1, [pc, #340]	@ (8004638 <BATTERY_GenerateJSON+0x1b8>)
 80044e4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80044e6:	f7fd fd5f 	bl	8001fa8 <cJSON_AddNumberToObject>


	snprintf(str_buffer, sizeof(str_buffer), "%.4f", battery.linear_cte);
 80044ea:	4b50      	ldr	r3, [pc, #320]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 80044ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80044f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044f4:	1d3b      	adds	r3, r7, #4
 80044f6:	ed8d 7b00 	vstr	d7, [sp]
 80044fa:	4a4d      	ldr	r2, [pc, #308]	@ (8004630 <BATTERY_GenerateJSON+0x1b0>)
 80044fc:	2120      	movs	r1, #32
 80044fe:	4618      	mov	r0, r3
 8004500:	f00e fc9a 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(battery_object, "linear_cte", str_buffer);
 8004504:	1d3b      	adds	r3, r7, #4
 8004506:	461a      	mov	r2, r3
 8004508:	494c      	ldr	r1, [pc, #304]	@ (800463c <BATTERY_GenerateJSON+0x1bc>)
 800450a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800450c:	f7fd fd92 	bl	8002034 <cJSON_AddRawToObject>

	cJSON *lvL_object = cJSON_CreateObject();
 8004510:	f7fd fe5c 	bl	80021cc <cJSON_CreateObject>
 8004514:	6378      	str	r0, [r7, #52]	@ 0x34
	if (lvL_object == NULL) {
 8004516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004518:	2b00      	cmp	r3, #0
 800451a:	d104      	bne.n	8004526 <BATTERY_GenerateJSON+0xa6>
		cJSON_Delete(root);
 800451c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800451e:	f7fc fddf 	bl	80010e0 <cJSON_Delete>
		return NULL;
 8004522:	2300      	movs	r3, #0
 8004524:	e07e      	b.n	8004624 <BATTERY_GenerateJSON+0x1a4>
	}

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float)battery.lvL.voltage);
 8004526:	4b41      	ldr	r3, [pc, #260]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 8004528:	edd3 7a03 	vldr	s15, [r3, #12]
 800452c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004530:	1d3b      	adds	r3, r7, #4
 8004532:	ed8d 7b00 	vstr	d7, [sp]
 8004536:	4a3e      	ldr	r2, [pc, #248]	@ (8004630 <BATTERY_GenerateJSON+0x1b0>)
 8004538:	2120      	movs	r1, #32
 800453a:	4618      	mov	r0, r3
 800453c:	f00e fc7c 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(lvL_object, "voltage", str_buffer);
 8004540:	1d3b      	adds	r3, r7, #4
 8004542:	461a      	mov	r2, r3
 8004544:	493b      	ldr	r1, [pc, #236]	@ (8004634 <BATTERY_GenerateJSON+0x1b4>)
 8004546:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004548:	f7fd fd74 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(lvL_object, "raw_adc", battery.lvL.raw_adc);
 800454c:	4b37      	ldr	r3, [pc, #220]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 800454e:	8a1b      	ldrh	r3, [r3, #16]
 8004550:	ee07 3a90 	vmov	s15, r3
 8004554:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004558:	eeb0 0b47 	vmov.f64	d0, d7
 800455c:	4936      	ldr	r1, [pc, #216]	@ (8004638 <BATTERY_GenerateJSON+0x1b8>)
 800455e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004560:	f7fd fd22 	bl	8001fa8 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(battery_object, "lvL", lvL_object);
 8004564:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004566:	4936      	ldr	r1, [pc, #216]	@ (8004640 <BATTERY_GenerateJSON+0x1c0>)
 8004568:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800456a:	f7fd fd07 	bl	8001f7c <cJSON_AddItemToObject>

	cJSON *lvH_object = cJSON_CreateObject();
 800456e:	f7fd fe2d 	bl	80021cc <cJSON_CreateObject>
 8004572:	6338      	str	r0, [r7, #48]	@ 0x30
	if (lvH_object == NULL) {
 8004574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004576:	2b00      	cmp	r3, #0
 8004578:	d104      	bne.n	8004584 <BATTERY_GenerateJSON+0x104>
		cJSON_Delete(root);
 800457a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800457c:	f7fc fdb0 	bl	80010e0 <cJSON_Delete>
		return NULL;
 8004580:	2300      	movs	r3, #0
 8004582:	e04f      	b.n	8004624 <BATTERY_GenerateJSON+0x1a4>
	}

	snprintf(str_buffer, sizeof(str_buffer), "%.4f", (float)battery.lvH.voltage);
 8004584:	4b29      	ldr	r3, [pc, #164]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 8004586:	edd3 7a05 	vldr	s15, [r3, #20]
 800458a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800458e:	1d3b      	adds	r3, r7, #4
 8004590:	ed8d 7b00 	vstr	d7, [sp]
 8004594:	4a26      	ldr	r2, [pc, #152]	@ (8004630 <BATTERY_GenerateJSON+0x1b0>)
 8004596:	2120      	movs	r1, #32
 8004598:	4618      	mov	r0, r3
 800459a:	f00e fc4d 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(lvH_object, "voltage", str_buffer);
 800459e:	1d3b      	adds	r3, r7, #4
 80045a0:	461a      	mov	r2, r3
 80045a2:	4924      	ldr	r1, [pc, #144]	@ (8004634 <BATTERY_GenerateJSON+0x1b4>)
 80045a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045a6:	f7fd fd45 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddNumberToObject(lvH_object, "raw_adc", battery.lvH.raw_adc);
 80045aa:	4b20      	ldr	r3, [pc, #128]	@ (800462c <BATTERY_GenerateJSON+0x1ac>)
 80045ac:	8b1b      	ldrh	r3, [r3, #24]
 80045ae:	ee07 3a90 	vmov	s15, r3
 80045b2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80045b6:	eeb0 0b47 	vmov.f64	d0, d7
 80045ba:	491f      	ldr	r1, [pc, #124]	@ (8004638 <BATTERY_GenerateJSON+0x1b8>)
 80045bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80045be:	f7fd fcf3 	bl	8001fa8 <cJSON_AddNumberToObject>

	cJSON_AddItemToObject(battery_object, "lvH", lvH_object);
 80045c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045c4:	491f      	ldr	r1, [pc, #124]	@ (8004644 <BATTERY_GenerateJSON+0x1c4>)
 80045c6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80045c8:	f7fd fcd8 	bl	8001f7c <cJSON_AddItemToObject>

	cJSON_AddItemToObject(root, "battery", battery_object);
 80045cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045ce:	491e      	ldr	r1, [pc, #120]	@ (8004648 <BATTERY_GenerateJSON+0x1c8>)
 80045d0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80045d2:	f7fd fcd3 	bl	8001f7c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80045d6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80045d8:	f7fd f982 	bl	80018e0 <cJSON_PrintUnformatted>
 80045dc:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if (json_string != NULL) {
 80045de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d01b      	beq.n	800461c <BATTERY_GenerateJSON+0x19c>
		size_t total_len = strlen(json_string) + 1;
 80045e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80045e6:	f7fb fecb 	bl	8000380 <strlen>
 80045ea:	4603      	mov	r3, r0
 80045ec:	3301      	adds	r3, #1
 80045ee:	62bb      	str	r3, [r7, #40]	@ 0x28
		char *final_string = (char*) malloc(total_len);
 80045f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80045f2:	f00d fdc7 	bl	8012184 <malloc>
 80045f6:	4603      	mov	r3, r0
 80045f8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (final_string != NULL) {
 80045fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d005      	beq.n	800460c <BATTERY_GenerateJSON+0x18c>
			snprintf(final_string, total_len, "%s", json_string);
 8004600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004602:	4a12      	ldr	r2, [pc, #72]	@ (800464c <BATTERY_GenerateJSON+0x1cc>)
 8004604:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004606:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004608:	f00e fc16 	bl	8012e38 <sniprintf>
		}
		cJSON_free(json_string);
 800460c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800460e:	f7fd fdf1 	bl	80021f4 <cJSON_free>
		cJSON_Delete(root);
 8004612:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004614:	f7fc fd64 	bl	80010e0 <cJSON_Delete>
		return final_string;
 8004618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461a:	e003      	b.n	8004624 <BATTERY_GenerateJSON+0x1a4>
	}

	cJSON_Delete(root);
 800461c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800461e:	f7fc fd5f 	bl	80010e0 <cJSON_Delete>
	return NULL;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3740      	adds	r7, #64	@ 0x40
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	24000040 	.word	0x24000040
 8004630:	08016004 	.word	0x08016004
 8004634:	0801600c 	.word	0x0801600c
 8004638:	0801605c 	.word	0x0801605c
 800463c:	08016064 	.word	0x08016064
 8004640:	08016070 	.word	0x08016070
 8004644:	08016074 	.word	0x08016074
 8004648:	08016078 	.word	0x08016078
 800464c:	08016024 	.word	0x08016024

08004650 <ENGINE_GenerateJSON>:

static char* ENGINE_GenerateJSON(void) {
 8004650:	b580      	push	{r7, lr}
 8004652:	b092      	sub	sp, #72	@ 0x48
 8004654:	af02      	add	r7, sp, #8
	char str_buffer[32];

	cJSON *root = cJSON_CreateObject();
 8004656:	f7fd fdb9 	bl	80021cc <cJSON_CreateObject>
 800465a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (root == NULL) {
 800465c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <ENGINE_GenerateJSON+0x16>
		return NULL;
 8004662:	2300      	movs	r3, #0
 8004664:	e0d5      	b.n	8004812 <ENGINE_GenerateJSON+0x1c2>
	}

	cJSON *engine_object = cJSON_CreateObject();
 8004666:	f7fd fdb1 	bl	80021cc <cJSON_CreateObject>
 800466a:	63b8      	str	r0, [r7, #56]	@ 0x38
	if (engine_object == NULL) {
 800466c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466e:	2b00      	cmp	r3, #0
 8004670:	d104      	bne.n	800467c <ENGINE_GenerateJSON+0x2c>
		cJSON_Delete(root);
 8004672:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004674:	f7fc fd34 	bl	80010e0 <cJSON_Delete>
		return NULL;
 8004678:	2300      	movs	r3, #0
 800467a:	e0ca      	b.n	8004812 <ENGINE_GenerateJSON+0x1c2>
	}

	cJSON *crankshaft = cJSON_CreateObject();
 800467c:	f7fd fda6 	bl	80021cc <cJSON_CreateObject>
 8004680:	6378      	str	r0, [r7, #52]	@ 0x34
	cJSON *camshaft = cJSON_CreateObject();
 8004682:	f7fd fda3 	bl	80021cc <cJSON_CreateObject>
 8004686:	6338      	str	r0, [r7, #48]	@ 0x30
	if (crankshaft == NULL || camshaft == NULL) {
 8004688:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800468a:	2b00      	cmp	r3, #0
 800468c:	d002      	beq.n	8004694 <ENGINE_GenerateJSON+0x44>
 800468e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004690:	2b00      	cmp	r3, #0
 8004692:	d104      	bne.n	800469e <ENGINE_GenerateJSON+0x4e>
		cJSON_Delete(root);
 8004694:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004696:	f7fc fd23 	bl	80010e0 <cJSON_Delete>
		return NULL;
 800469a:	2300      	movs	r3, #0
 800469c:	e0b9      	b.n	8004812 <ENGINE_GenerateJSON+0x1c2>
	}

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.crakshaft_angular_velocity);
 800469e:	4b5f      	ldr	r3, [pc, #380]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 80046aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80046ae:	1d3b      	adds	r3, r7, #4
 80046b0:	ed8d 7b00 	vstr	d7, [sp]
 80046b4:	4a5a      	ldr	r2, [pc, #360]	@ (8004820 <ENGINE_GenerateJSON+0x1d0>)
 80046b6:	2120      	movs	r1, #32
 80046b8:	4618      	mov	r0, r3
 80046ba:	f00e fbbd 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angularvelocity", str_buffer);
 80046be:	1d3b      	adds	r3, r7, #4
 80046c0:	461a      	mov	r2, r3
 80046c2:	4958      	ldr	r1, [pc, #352]	@ (8004824 <ENGINE_GenerateJSON+0x1d4>)
 80046c4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80046c6:	f7fd fcb5 	bl	8002034 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.crakshaft_angle);
 80046ca:	4b54      	ldr	r3, [pc, #336]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 80046cc:	68db      	ldr	r3, [r3, #12]
 80046ce:	ee07 3a90 	vmov	s15, r3
 80046d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 80046d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80046da:	1d3b      	adds	r3, r7, #4
 80046dc:	ed8d 7b00 	vstr	d7, [sp]
 80046e0:	4a4f      	ldr	r2, [pc, #316]	@ (8004820 <ENGINE_GenerateJSON+0x1d0>)
 80046e2:	2120      	movs	r1, #32
 80046e4:	4618      	mov	r0, r3
 80046e6:	f00e fba7 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(crankshaft, "angle", str_buffer);
 80046ea:	1d3b      	adds	r3, r7, #4
 80046ec:	461a      	mov	r2, r3
 80046ee:	494e      	ldr	r1, [pc, #312]	@ (8004828 <ENGINE_GenerateJSON+0x1d8>)
 80046f0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80046f2:	f7fd fc9f 	bl	8002034 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.camshaft_angular_velocity);
 80046f6:	4b49      	ldr	r3, [pc, #292]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	ee07 3a90 	vmov	s15, r3
 80046fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 8004702:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004706:	1d3b      	adds	r3, r7, #4
 8004708:	ed8d 7b00 	vstr	d7, [sp]
 800470c:	4a44      	ldr	r2, [pc, #272]	@ (8004820 <ENGINE_GenerateJSON+0x1d0>)
 800470e:	2120      	movs	r1, #32
 8004710:	4618      	mov	r0, r3
 8004712:	f00e fb91 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(camshaft, "angularvelocity", str_buffer);
 8004716:	1d3b      	adds	r3, r7, #4
 8004718:	461a      	mov	r2, r3
 800471a:	4942      	ldr	r1, [pc, #264]	@ (8004824 <ENGINE_GenerateJSON+0x1d4>)
 800471c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800471e:	f7fd fc89 	bl	8002034 <cJSON_AddRawToObject>

	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
			(float) engine.camshaft_angle);
 8004722:	4b3e      	ldr	r3, [pc, #248]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	ee07 3a90 	vmov	s15, r3
 800472a:	eef8 7a67 	vcvt.f32.u32	s15, s15
	snprintf(str_buffer, sizeof(str_buffer), "%.4f",
 800472e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004732:	1d3b      	adds	r3, r7, #4
 8004734:	ed8d 7b00 	vstr	d7, [sp]
 8004738:	4a39      	ldr	r2, [pc, #228]	@ (8004820 <ENGINE_GenerateJSON+0x1d0>)
 800473a:	2120      	movs	r1, #32
 800473c:	4618      	mov	r0, r3
 800473e:	f00e fb7b 	bl	8012e38 <sniprintf>
	cJSON_AddRawToObject(camshaft, "angle", str_buffer);
 8004742:	1d3b      	adds	r3, r7, #4
 8004744:	461a      	mov	r2, r3
 8004746:	4938      	ldr	r1, [pc, #224]	@ (8004828 <ENGINE_GenerateJSON+0x1d8>)
 8004748:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800474a:	f7fd fc73 	bl	8002034 <cJSON_AddRawToObject>

	cJSON_AddItemToObject(engine_object, "crankshaft", crankshaft);
 800474e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004750:	4936      	ldr	r1, [pc, #216]	@ (800482c <ENGINE_GenerateJSON+0x1dc>)
 8004752:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004754:	f7fd fc12 	bl	8001f7c <cJSON_AddItemToObject>
	cJSON_AddItemToObject(engine_object, "camshaft", camshaft);
 8004758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800475a:	4935      	ldr	r1, [pc, #212]	@ (8004830 <ENGINE_GenerateJSON+0x1e0>)
 800475c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800475e:	f7fd fc0d 	bl	8001f7c <cJSON_AddItemToObject>

	cJSON_AddStringToObject(engine_object, "piston_one",
 8004762:	4b2e      	ldr	r3, [pc, #184]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 8004764:	7a1b      	ldrb	r3, [r3, #8]
 8004766:	4618      	mov	r0, r3
 8004768:	f7fe fae0 	bl	8002d2c <ENGINE_GetPhaseName>
 800476c:	4603      	mov	r3, r0
 800476e:	461a      	mov	r2, r3
 8004770:	4930      	ldr	r1, [pc, #192]	@ (8004834 <ENGINE_GenerateJSON+0x1e4>)
 8004772:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004774:	f7fd fc3c 	bl	8001ff0 <cJSON_AddStringToObject>
			ENGINE_GetPhaseName(engine.cyl_status[0].current_phase));
	cJSON_AddStringToObject(engine_object, "piston_two",
 8004778:	4b28      	ldr	r3, [pc, #160]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 800477a:	7a5b      	ldrb	r3, [r3, #9]
 800477c:	4618      	mov	r0, r3
 800477e:	f7fe fad5 	bl	8002d2c <ENGINE_GetPhaseName>
 8004782:	4603      	mov	r3, r0
 8004784:	461a      	mov	r2, r3
 8004786:	492c      	ldr	r1, [pc, #176]	@ (8004838 <ENGINE_GenerateJSON+0x1e8>)
 8004788:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800478a:	f7fd fc31 	bl	8001ff0 <cJSON_AddStringToObject>
			ENGINE_GetPhaseName(engine.cyl_status[1].current_phase));
	cJSON_AddStringToObject(engine_object, "piston_three",
 800478e:	4b23      	ldr	r3, [pc, #140]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 8004790:	7a9b      	ldrb	r3, [r3, #10]
 8004792:	4618      	mov	r0, r3
 8004794:	f7fe faca 	bl	8002d2c <ENGINE_GetPhaseName>
 8004798:	4603      	mov	r3, r0
 800479a:	461a      	mov	r2, r3
 800479c:	4927      	ldr	r1, [pc, #156]	@ (800483c <ENGINE_GenerateJSON+0x1ec>)
 800479e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80047a0:	f7fd fc26 	bl	8001ff0 <cJSON_AddStringToObject>
			ENGINE_GetPhaseName(engine.cyl_status[2].current_phase));
	cJSON_AddStringToObject(engine_object, "piston_four",
 80047a4:	4b1d      	ldr	r3, [pc, #116]	@ (800481c <ENGINE_GenerateJSON+0x1cc>)
 80047a6:	7adb      	ldrb	r3, [r3, #11]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7fe fabf 	bl	8002d2c <ENGINE_GetPhaseName>
 80047ae:	4603      	mov	r3, r0
 80047b0:	461a      	mov	r2, r3
 80047b2:	4923      	ldr	r1, [pc, #140]	@ (8004840 <ENGINE_GenerateJSON+0x1f0>)
 80047b4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80047b6:	f7fd fc1b 	bl	8001ff0 <cJSON_AddStringToObject>
			ENGINE_GetPhaseName(engine.cyl_status[3].current_phase));

	cJSON_AddItemToObject(root, "engine", engine_object);
 80047ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80047bc:	4921      	ldr	r1, [pc, #132]	@ (8004844 <ENGINE_GenerateJSON+0x1f4>)
 80047be:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80047c0:	f7fd fbdc 	bl	8001f7c <cJSON_AddItemToObject>

	char *json_string = cJSON_PrintUnformatted(root);
 80047c4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80047c6:	f7fd f88b 	bl	80018e0 <cJSON_PrintUnformatted>
 80047ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

	if (json_string != NULL) {
 80047cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d01b      	beq.n	800480a <ENGINE_GenerateJSON+0x1ba>
		size_t total_len = strlen(json_string) + 1;
 80047d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047d4:	f7fb fdd4 	bl	8000380 <strlen>
 80047d8:	4603      	mov	r3, r0
 80047da:	3301      	adds	r3, #1
 80047dc:	62bb      	str	r3, [r7, #40]	@ 0x28
		char *final_string = (char*) malloc(total_len);
 80047de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80047e0:	f00d fcd0 	bl	8012184 <malloc>
 80047e4:	4603      	mov	r3, r0
 80047e6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (final_string != NULL) {
 80047e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d005      	beq.n	80047fa <ENGINE_GenerateJSON+0x1aa>
			snprintf(final_string, total_len, "%s", json_string);
 80047ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f0:	4a15      	ldr	r2, [pc, #84]	@ (8004848 <ENGINE_GenerateJSON+0x1f8>)
 80047f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047f4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80047f6:	f00e fb1f 	bl	8012e38 <sniprintf>
		}
		cJSON_free(json_string);
 80047fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80047fc:	f7fd fcfa 	bl	80021f4 <cJSON_free>
		cJSON_Delete(root);
 8004800:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004802:	f7fc fc6d 	bl	80010e0 <cJSON_Delete>
		return final_string;
 8004806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004808:	e003      	b.n	8004812 <ENGINE_GenerateJSON+0x1c2>
	}

	cJSON_Delete(root);
 800480a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800480c:	f7fc fc68 	bl	80010e0 <cJSON_Delete>
	return NULL;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3740      	adds	r7, #64	@ 0x40
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}
 800481a:	bf00      	nop
 800481c:	24003b3c 	.word	0x24003b3c
 8004820:	08016004 	.word	0x08016004
 8004824:	08016080 	.word	0x08016080
 8004828:	08016090 	.word	0x08016090
 800482c:	08016098 	.word	0x08016098
 8004830:	080160a4 	.word	0x080160a4
 8004834:	080160b0 	.word	0x080160b0
 8004838:	080160bc 	.word	0x080160bc
 800483c:	080160c8 	.word	0x080160c8
 8004840:	080160d8 	.word	0x080160d8
 8004844:	080160e4 	.word	0x080160e4
 8004848:	08016024 	.word	0x08016024

0800484c <SEND_VR_CallBack>:

void SEND_VR_CallBack(Command_Result_t result) {
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	4603      	mov	r3, r0
 8004854:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 8004856:	79fb      	ldrb	r3, [r7, #7]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d106      	bne.n	800486a <SEND_VR_CallBack+0x1e>
		SERIAL_SendJSON(VR_GenerateJSON(), "OK", 150,
 800485c:	f7ff fd00 	bl	8004260 <VR_GenerateJSON>
 8004860:	2300      	movs	r3, #0
 8004862:	2296      	movs	r2, #150	@ 0x96
 8004864:	4903      	ldr	r1, [pc, #12]	@ (8004874 <SEND_VR_CallBack+0x28>)
 8004866:	f7fd fed3 	bl	8002610 <SERIAL_SendJSON>
		NULL);
	} else if (result == CMD_RESULT_TIMEOUT) {

	}
}
 800486a:	bf00      	nop
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	080160ec 	.word	0x080160ec

08004878 <SEND_ADC_CallBack>:

void SEND_ADC_CallBack(Command_Result_t result) {
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	4603      	mov	r3, r0
 8004880:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 8004882:	79fb      	ldrb	r3, [r7, #7]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d106      	bne.n	8004896 <SEND_ADC_CallBack+0x1e>
		SERIAL_SendJSON(ADC_GenerateJSON(), "OK", 150,
 8004888:	f7ff fc10 	bl	80040ac <ADC_GenerateJSON>
 800488c:	2300      	movs	r3, #0
 800488e:	2296      	movs	r2, #150	@ 0x96
 8004890:	4903      	ldr	r1, [pc, #12]	@ (80048a0 <SEND_ADC_CallBack+0x28>)
 8004892:	f7fd febd 	bl	8002610 <SERIAL_SendJSON>
		NULL);
	} else if (result == CMD_RESULT_TIMEOUT) {

	}
}
 8004896:	bf00      	nop
 8004898:	3708      	adds	r7, #8
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	080160ec 	.word	0x080160ec

080048a4 <SEND_Battery_CallBack>:

void SEND_Battery_CallBack(Command_Result_t result) {
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	4603      	mov	r3, r0
 80048ac:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 80048ae:	79fb      	ldrb	r3, [r7, #7]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d106      	bne.n	80048c2 <SEND_Battery_CallBack+0x1e>
		SERIAL_SendJSON(BATTERY_GenerateJSON(), "OK", 150,
 80048b4:	f7ff fde4 	bl	8004480 <BATTERY_GenerateJSON>
 80048b8:	2300      	movs	r3, #0
 80048ba:	2296      	movs	r2, #150	@ 0x96
 80048bc:	4903      	ldr	r1, [pc, #12]	@ (80048cc <SEND_Battery_CallBack+0x28>)
 80048be:	f7fd fea7 	bl	8002610 <SERIAL_SendJSON>
		NULL);
	} else if (result == CMD_RESULT_TIMEOUT) {

	}
}
 80048c2:	bf00      	nop
 80048c4:	3708      	adds	r7, #8
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	080160ec 	.word	0x080160ec

080048d0 <SEND_Engine_CallBack>:

void SEND_Engine_CallBack(Command_Result_t result) {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	4603      	mov	r3, r0
 80048d8:	71fb      	strb	r3, [r7, #7]
	if (result == CMD_RESULT_SUCCESS) {
 80048da:	79fb      	ldrb	r3, [r7, #7]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d106      	bne.n	80048ee <SEND_Engine_CallBack+0x1e>
		SERIAL_SendJSON(ENGINE_GenerateJSON(), "OK", 150,
 80048e0:	f7ff feb6 	bl	8004650 <ENGINE_GenerateJSON>
 80048e4:	2300      	movs	r3, #0
 80048e6:	2296      	movs	r2, #150	@ 0x96
 80048e8:	4903      	ldr	r1, [pc, #12]	@ (80048f8 <SEND_Engine_CallBack+0x28>)
 80048ea:	f7fd fe91 	bl	8002610 <SERIAL_SendJSON>
		NULL);
	} else if (result == CMD_RESULT_TIMEOUT) {

	}
}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	080160ec 	.word	0x080160ec

080048fc <ADC_Read_Cycle>:

void ADC_Read_Cycle(void) {
 80048fc:	b580      	push	{r7, lr}
 80048fe:	af00      	add	r7, sp, #0
	if (AD7998_U16_ReadAllChannels() != HAL_OK) {
 8004900:	f7fc f834 	bl	800096c <AD7998_U16_ReadAllChannels>
 8004904:	4603      	mov	r3, r0
 8004906:	2b00      	cmp	r3, #0
 8004908:	d003      	beq.n	8004912 <ADC_Read_Cycle+0x16>
		printf("Erro ao ler ADC U16\r\n");
 800490a:	4807      	ldr	r0, [pc, #28]	@ (8004928 <ADC_Read_Cycle+0x2c>)
 800490c:	f00e fa8c 	bl	8012e28 <puts>
		return;
 8004910:	e008      	b.n	8004924 <ADC_Read_Cycle+0x28>
	}

	if (AD7998_U17_ReadAllChannels() != HAL_OK) {
 8004912:	f7fc f859 	bl	80009c8 <AD7998_U17_ReadAllChannels>
 8004916:	4603      	mov	r3, r0
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <ADC_Read_Cycle+0x28>
		printf("Erro ao ler ADC U17\r\n");
 800491c:	4803      	ldr	r0, [pc, #12]	@ (800492c <ADC_Read_Cycle+0x30>)
 800491e:	f00e fa83 	bl	8012e28 <puts>
		return;
 8004922:	bf00      	nop
	}
}
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	080160f0 	.word	0x080160f0
 800492c:	08016108 	.word	0x08016108

08004930 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE>:

void ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE(void) {
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
	injector_schedule_test = !injector_schedule_test;
 8004934:	4b07      	ldr	r3, [pc, #28]	@ (8004954 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE+0x24>)
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	2b00      	cmp	r3, #0
 800493a:	bf0c      	ite	eq
 800493c:	2301      	moveq	r3, #1
 800493e:	2300      	movne	r3, #0
 8004940:	b2db      	uxtb	r3, r3
 8004942:	461a      	mov	r2, r3
 8004944:	4b03      	ldr	r3, [pc, #12]	@ (8004954 <ENGINE_INJECTOR_SCHEDULE_TEST_TOGGLE+0x24>)
 8004946:	701a      	strb	r2, [r3, #0]
}
 8004948:	bf00      	nop
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
 8004952:	bf00      	nop
 8004954:	24003acc 	.word	0x24003acc

08004958 <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE>:

void ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE(void) {
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
	ignition_schedule_test = !ignition_schedule_test;
 800495c:	4b07      	ldr	r3, [pc, #28]	@ (800497c <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE+0x24>)
 800495e:	781b      	ldrb	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	bf0c      	ite	eq
 8004964:	2301      	moveq	r3, #1
 8004966:	2300      	movne	r3, #0
 8004968:	b2db      	uxtb	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	4b03      	ldr	r3, [pc, #12]	@ (800497c <ENGINE_IGNITION_SCHEDULE_TEST_TOGGLE+0x24>)
 800496e:	701a      	strb	r2, [r3, #0]
}
 8004970:	bf00      	nop
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
 800497a:	bf00      	nop
 800497c:	24003adc 	.word	0x24003adc

08004980 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8004984:	f000 fe68 	bl	8005658 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004988:	f001 fb8c 	bl	80060a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800498c:	f000 f90e 	bl	8004bac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004990:	f000 fd4a 	bl	8005428 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8004994:	f000 fcfc 	bl	8005390 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8004998:	f000 fa00 	bl	8004d9c <MX_I2C1_Init>
  MX_I2C2_Init();
 800499c:	f000 fa3e 	bl	8004e1c <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80049a0:	f000 fcaa 	bl	80052f8 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80049a4:	f000 fbfa 	bl	800519c <MX_TIM5_Init>
  MX_TIM4_Init();
 80049a8:	f000 fb60 	bl	800506c <MX_TIM4_Init>
  MX_TIM1_Init();
 80049ac:	f000 fa76 	bl	8004e9c <MX_TIM1_Init>
  MX_ADC1_Init();
 80049b0:	f000 f978 	bl	8004ca4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
	I2C_Scanner(&hi2c1);
 80049b4:	4863      	ldr	r0, [pc, #396]	@ (8004b44 <main+0x1c4>)
 80049b6:	f7ff fb29 	bl	800400c <I2C_Scanner>
	I2C_Scanner(&hi2c2);
 80049ba:	4863      	ldr	r0, [pc, #396]	@ (8004b48 <main+0x1c8>)
 80049bc:	f7ff fb26 	bl	800400c <I2C_Scanner>

	TIM1_Init_Config();
 80049c0:	f000 fd88 	bl	80054d4 <TIM1_Init_Config>
	TIM4_Init_Config();
 80049c4:	f000 fdc6 	bl	8005554 <TIM4_Init_Config>
	TIM5_Init_Config();
 80049c8:	f000 fdee 	bl	80055a8 <TIM5_Init_Config>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 80049cc:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80049d0:	2100      	movs	r1, #0
 80049d2:	485e      	ldr	r0, [pc, #376]	@ (8004b4c <main+0x1cc>)
 80049d4:	f003 f82c 	bl	8007a30 <HAL_ADCEx_Calibration_Start>

	//Protocolo de Software Desktop
	SERIAL_Init(&huart1);
 80049d8:	485d      	ldr	r0, [pc, #372]	@ (8004b50 <main+0x1d0>)
 80049da:	f7fd fc1b 	bl	8002214 <SERIAL_Init>

	ENGINE_UpdateCylinderPhases(0);
 80049de:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8004b54 <main+0x1d4>
 80049e2:	f7fe f9d1 	bl	8002d88 <ENGINE_UpdateCylinderPhases>

	//Inicializacão dos ADCs
	if (AD7998_Init(&hi2c2, 3.3f) != HAL_OK) {
 80049e6:	ed9f 0a5c 	vldr	s0, [pc, #368]	@ 8004b58 <main+0x1d8>
 80049ea:	4857      	ldr	r0, [pc, #348]	@ (8004b48 <main+0x1c8>)
 80049ec:	f7fb ff2c 	bl	8000848 <AD7998_Init>
 80049f0:	4603      	mov	r3, r0
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d002      	beq.n	80049fc <main+0x7c>
		printf("Failed to initialize ADCs!\r\n");
 80049f6:	4859      	ldr	r0, [pc, #356]	@ (8004b5c <main+0x1dc>)
 80049f8:	f00e fa16 	bl	8012e28 <puts>
	}

	if (VR_Init(58, 1, 1000) == HAL_OK) {
 80049fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004a00:	2101      	movs	r1, #1
 8004a02:	203a      	movs	r0, #58	@ 0x3a
 8004a04:	f7fc f9c4 	bl	8000d90 <VR_Init>
 8004a08:	4603      	mov	r3, r0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d103      	bne.n	8004a16 <main+0x96>
		printf("VR sensors successfully initialized!\r\n");
 8004a0e:	4854      	ldr	r0, [pc, #336]	@ (8004b60 <main+0x1e0>)
 8004a10:	f00e fa0a 	bl	8012e28 <puts>
 8004a14:	e002      	b.n	8004a1c <main+0x9c>
	} else
		printf("Error starting VR sensors!\r\n");
 8004a16:	4853      	ldr	r0, [pc, #332]	@ (8004b64 <main+0x1e4>)
 8004a18:	f00e fa06 	bl	8012e28 <puts>

	BATTERY_Init();
 8004a1c:	f7fc f832 	bl	8000a84 <BATTERY_Init>

	printf("\r\n");
 8004a20:	4851      	ldr	r0, [pc, #324]	@ (8004b68 <main+0x1e8>)
 8004a22:	f00e fa01 	bl	8012e28 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		static uint32_t last_ADC_read = 0;
		if (HAL_GetTick() - last_ADC_read >= 5) {
 8004a26:	f001 fbc3 	bl	80061b0 <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	4b4f      	ldr	r3, [pc, #316]	@ (8004b6c <main+0x1ec>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	1ad3      	subs	r3, r2, r3
 8004a32:	2b04      	cmp	r3, #4
 8004a34:	d906      	bls.n	8004a44 <main+0xc4>
			last_ADC_read = HAL_GetTick();
 8004a36:	f001 fbbb 	bl	80061b0 <HAL_GetTick>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	4a4b      	ldr	r2, [pc, #300]	@ (8004b6c <main+0x1ec>)
 8004a3e:	6013      	str	r3, [r2, #0]
			ADC_Read_Cycle();
 8004a40:	f7ff ff5c 	bl	80048fc <ADC_Read_Cycle>
		}

		static uint32_t last_BATTERY_read = 0;
		if (HAL_GetTick() - last_BATTERY_read >= 15) {
 8004a44:	f001 fbb4 	bl	80061b0 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4b49      	ldr	r3, [pc, #292]	@ (8004b70 <main+0x1f0>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	2b0e      	cmp	r3, #14
 8004a52:	d906      	bls.n	8004a62 <main+0xe2>
			last_BATTERY_read = HAL_GetTick();
 8004a54:	f001 fbac 	bl	80061b0 <HAL_GetTick>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	4a45      	ldr	r2, [pc, #276]	@ (8004b70 <main+0x1f0>)
 8004a5c:	6013      	str	r3, [r2, #0]
			BATTERY_ReadVoltage();
 8004a5e:	f7fc f863 	bl	8000b28 <BATTERY_ReadVoltage>
		}

		SERIAL_ProcessQueue();
 8004a62:	f7fd fd55 	bl	8002510 <SERIAL_ProcessQueue>
		SERIAL_CheckRXCommand();
 8004a66:	f7fd fe87 	bl	8002778 <SERIAL_CheckRXCommand>

		static uint32_t last_telemetry_tick = 0;
		if ((HAL_GetTick() - last_telemetry_tick) >= 1000) {
 8004a6a:	f001 fba1 	bl	80061b0 <HAL_GetTick>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	4b40      	ldr	r3, [pc, #256]	@ (8004b74 <main+0x1f4>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004a7a:	d35a      	bcc.n	8004b32 <main+0x1b2>
			last_telemetry_tick = HAL_GetTick();
 8004a7c:	f001 fb98 	bl	80061b0 <HAL_GetTick>
 8004a80:	4603      	mov	r3, r0
 8004a82:	4a3c      	ldr	r2, [pc, #240]	@ (8004b74 <main+0x1f4>)
 8004a84:	6013      	str	r3, [r2, #0]

			if (is_connected) {
 8004a86:	4b3c      	ldr	r3, [pc, #240]	@ (8004b78 <main+0x1f8>)
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d04a      	beq.n	8004b26 <main+0x1a6>

				static uint8_t telemetry_step = 0;

				if (!SERIAL_IsQueueFull()) {
 8004a90:	f7fd fca2 	bl	80023d8 <SERIAL_IsQueueFull>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d14b      	bne.n	8004b32 <main+0x1b2>

					last_telemetry_tick = HAL_GetTick();
 8004a9a:	f001 fb89 	bl	80061b0 <HAL_GetTick>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	4a34      	ldr	r2, [pc, #208]	@ (8004b74 <main+0x1f4>)
 8004aa2:	6013      	str	r3, [r2, #0]

					switch (telemetry_step) {
 8004aa4:	4b35      	ldr	r3, [pc, #212]	@ (8004b7c <main+0x1fc>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d842      	bhi.n	8004b32 <main+0x1b2>
 8004aac:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab4 <main+0x134>)
 8004aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab2:	bf00      	nop
 8004ab4:	08004ac5 	.word	0x08004ac5
 8004ab8:	08004adf 	.word	0x08004adf
 8004abc:	08004af9 	.word	0x08004af9
 8004ac0:	08004b13 	.word	0x08004b13
					case 0:
						SERIAL_SendCommand("AT+VR", "OK", 50, SEND_VR_CallBack);
 8004ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8004b80 <main+0x200>)
 8004ac6:	2232      	movs	r2, #50	@ 0x32
 8004ac8:	492e      	ldr	r1, [pc, #184]	@ (8004b84 <main+0x204>)
 8004aca:	482f      	ldr	r0, [pc, #188]	@ (8004b88 <main+0x208>)
 8004acc:	f7fd fd74 	bl	80025b8 <SERIAL_SendCommand>
						telemetry_step++;
 8004ad0:	4b2a      	ldr	r3, [pc, #168]	@ (8004b7c <main+0x1fc>)
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	3301      	adds	r3, #1
 8004ad6:	b2da      	uxtb	r2, r3
 8004ad8:	4b28      	ldr	r3, [pc, #160]	@ (8004b7c <main+0x1fc>)
 8004ada:	701a      	strb	r2, [r3, #0]
						break;
 8004adc:	e029      	b.n	8004b32 <main+0x1b2>

					case 1:
						SERIAL_SendCommand("AT+ADC", "OK", 50,
 8004ade:	4b2b      	ldr	r3, [pc, #172]	@ (8004b8c <main+0x20c>)
 8004ae0:	2232      	movs	r2, #50	@ 0x32
 8004ae2:	4928      	ldr	r1, [pc, #160]	@ (8004b84 <main+0x204>)
 8004ae4:	482a      	ldr	r0, [pc, #168]	@ (8004b90 <main+0x210>)
 8004ae6:	f7fd fd67 	bl	80025b8 <SERIAL_SendCommand>
								SEND_ADC_CallBack);
						telemetry_step++;
 8004aea:	4b24      	ldr	r3, [pc, #144]	@ (8004b7c <main+0x1fc>)
 8004aec:	781b      	ldrb	r3, [r3, #0]
 8004aee:	3301      	adds	r3, #1
 8004af0:	b2da      	uxtb	r2, r3
 8004af2:	4b22      	ldr	r3, [pc, #136]	@ (8004b7c <main+0x1fc>)
 8004af4:	701a      	strb	r2, [r3, #0]
						break;
 8004af6:	e01c      	b.n	8004b32 <main+0x1b2>

					case 2:
						SERIAL_SendCommand("AT+BATTERY", "OK", 50,
 8004af8:	4b26      	ldr	r3, [pc, #152]	@ (8004b94 <main+0x214>)
 8004afa:	2232      	movs	r2, #50	@ 0x32
 8004afc:	4921      	ldr	r1, [pc, #132]	@ (8004b84 <main+0x204>)
 8004afe:	4826      	ldr	r0, [pc, #152]	@ (8004b98 <main+0x218>)
 8004b00:	f7fd fd5a 	bl	80025b8 <SERIAL_SendCommand>
								SEND_Battery_CallBack);
						telemetry_step++;
 8004b04:	4b1d      	ldr	r3, [pc, #116]	@ (8004b7c <main+0x1fc>)
 8004b06:	781b      	ldrb	r3, [r3, #0]
 8004b08:	3301      	adds	r3, #1
 8004b0a:	b2da      	uxtb	r2, r3
 8004b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004b7c <main+0x1fc>)
 8004b0e:	701a      	strb	r2, [r3, #0]
						break;
 8004b10:	e00f      	b.n	8004b32 <main+0x1b2>

					case 3:
						SERIAL_SendCommand("AT+ENGINE", "OK", 50,
 8004b12:	4b22      	ldr	r3, [pc, #136]	@ (8004b9c <main+0x21c>)
 8004b14:	2232      	movs	r2, #50	@ 0x32
 8004b16:	491b      	ldr	r1, [pc, #108]	@ (8004b84 <main+0x204>)
 8004b18:	4821      	ldr	r0, [pc, #132]	@ (8004ba0 <main+0x220>)
 8004b1a:	f7fd fd4d 	bl	80025b8 <SERIAL_SendCommand>
								SEND_Engine_CallBack);
						telemetry_step = 0;
 8004b1e:	4b17      	ldr	r3, [pc, #92]	@ (8004b7c <main+0x1fc>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	701a      	strb	r2, [r3, #0]
						break;
 8004b24:	e005      	b.n	8004b32 <main+0x1b2>
				}
			} else {
#ifdef DEBUG_PROTOCOL
				printf("Try Connect to Workbench... \r\n");
#endif
				SERIAL_SendCommand("AT", "OK", 50, SERIAL_CheckConnection);
 8004b26:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba4 <main+0x224>)
 8004b28:	2232      	movs	r2, #50	@ 0x32
 8004b2a:	4916      	ldr	r1, [pc, #88]	@ (8004b84 <main+0x204>)
 8004b2c:	481e      	ldr	r0, [pc, #120]	@ (8004ba8 <main+0x228>)
 8004b2e:	f7fd fd43 	bl	80025b8 <SERIAL_SendCommand>
			}
		}

		ENGINE_Injector_TestLoop();
 8004b32:	f7fe fd17 	bl	8003564 <ENGINE_Injector_TestLoop>
		ENGINE_Ignition_TestLoop();
 8004b36:	f7fe ff87 	bl	8003a48 <ENGINE_Ignition_TestLoop>

		ENGINE_Injector_ScheduleTestLoop();
 8004b3a:	f7fe fd47 	bl	80035cc <ENGINE_Injector_ScheduleTestLoop>
		ENGINE_Ignition_ScheduleTestLoop();
 8004b3e:	f7fe ffb9 	bl	8003ab4 <ENGINE_Ignition_ScheduleTestLoop>
	while (1) {
 8004b42:	e770      	b.n	8004a26 <main+0xa6>
 8004b44:	24003bb4 	.word	0x24003bb4
 8004b48:	24003c08 	.word	0x24003c08
 8004b4c:	24003b50 	.word	0x24003b50
 8004b50:	24003d40 	.word	0x24003d40
 8004b54:	00000000 	.word	0x00000000
 8004b58:	40533333 	.word	0x40533333
 8004b5c:	08016120 	.word	0x08016120
 8004b60:	0801613c 	.word	0x0801613c
 8004b64:	08016164 	.word	0x08016164
 8004b68:	08016180 	.word	0x08016180
 8004b6c:	24003e68 	.word	0x24003e68
 8004b70:	24003e6c 	.word	0x24003e6c
 8004b74:	24003e70 	.word	0x24003e70
 8004b78:	24000b6c 	.word	0x24000b6c
 8004b7c:	24003e74 	.word	0x24003e74
 8004b80:	0800484d 	.word	0x0800484d
 8004b84:	080160ec 	.word	0x080160ec
 8004b88:	08016184 	.word	0x08016184
 8004b8c:	08004879 	.word	0x08004879
 8004b90:	0801618c 	.word	0x0801618c
 8004b94:	080048a5 	.word	0x080048a5
 8004b98:	08016194 	.word	0x08016194
 8004b9c:	080048d1 	.word	0x080048d1
 8004ba0:	080161a0 	.word	0x080161a0
 8004ba4:	08002abd 	.word	0x08002abd
 8004ba8:	080161ac 	.word	0x080161ac

08004bac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b09c      	sub	sp, #112	@ 0x70
 8004bb0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004bb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bb6:	224c      	movs	r2, #76	@ 0x4c
 8004bb8:	2100      	movs	r1, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f00e fa9a 	bl	80130f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004bc0:	1d3b      	adds	r3, r7, #4
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f00e fa94 	bl	80130f4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8004bcc:	2002      	movs	r0, #2
 8004bce:	f004 fffb 	bl	8009bc8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	4b31      	ldr	r3, [pc, #196]	@ (8004c9c <SystemClock_Config+0xf0>)
 8004bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bda:	4a30      	ldr	r2, [pc, #192]	@ (8004c9c <SystemClock_Config+0xf0>)
 8004bdc:	f023 0301 	bic.w	r3, r3, #1
 8004be0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004be2:	4b2e      	ldr	r3, [pc, #184]	@ (8004c9c <SystemClock_Config+0xf0>)
 8004be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be6:	f003 0301 	and.w	r3, r3, #1
 8004bea:	603b      	str	r3, [r7, #0]
 8004bec:	4b2c      	ldr	r3, [pc, #176]	@ (8004ca0 <SystemClock_Config+0xf4>)
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004bf4:	4a2a      	ldr	r2, [pc, #168]	@ (8004ca0 <SystemClock_Config+0xf4>)
 8004bf6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004bfa:	6193      	str	r3, [r2, #24]
 8004bfc:	4b28      	ldr	r3, [pc, #160]	@ (8004ca0 <SystemClock_Config+0xf4>)
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c04:	603b      	str	r3, [r7, #0]
 8004c06:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8004c08:	bf00      	nop
 8004c0a:	4b25      	ldr	r3, [pc, #148]	@ (8004ca0 <SystemClock_Config+0xf4>)
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c16:	d1f8      	bne.n	8004c0a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004c18:	2302      	movs	r3, #2
 8004c1a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8004c1c:	2309      	movs	r3, #9
 8004c1e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004c20:	2340      	movs	r3, #64	@ 0x40
 8004c22:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c24:	2302      	movs	r3, #2
 8004c26:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004c30:	230a      	movs	r3, #10
 8004c32:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8004c34:	2302      	movs	r3, #2
 8004c36:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8004c40:	230c      	movs	r3, #12
 8004c42:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8004c44:	2302      	movs	r3, #2
 8004c46:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c50:	4618      	mov	r0, r3
 8004c52:	f004 fff3 	bl	8009c3c <HAL_RCC_OscConfig>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d001      	beq.n	8004c60 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004c5c:	f000 fd28 	bl	80056b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c60:	233f      	movs	r3, #63	@ 0x3f
 8004c62:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c64:	2303      	movs	r3, #3
 8004c66:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8004c74:	2340      	movs	r3, #64	@ 0x40
 8004c76:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004c80:	1d3b      	adds	r3, r7, #4
 8004c82:	2101      	movs	r1, #1
 8004c84:	4618      	mov	r0, r3
 8004c86:	f005 fc33 	bl	800a4f0 <HAL_RCC_ClockConfig>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d001      	beq.n	8004c94 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8004c90:	f000 fd0e 	bl	80056b0 <Error_Handler>
  }
}
 8004c94:	bf00      	nop
 8004c96:	3770      	adds	r7, #112	@ 0x70
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	58000400 	.word	0x58000400
 8004ca0:	58024800 	.word	0x58024800

08004ca4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b08a      	sub	sp, #40	@ 0x28
 8004ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8004caa:	f107 031c 	add.w	r3, r7, #28
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]
 8004cb2:	605a      	str	r2, [r3, #4]
 8004cb4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8004cb6:	463b      	mov	r3, r7
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	605a      	str	r2, [r3, #4]
 8004cbe:	609a      	str	r2, [r3, #8]
 8004cc0:	60da      	str	r2, [r3, #12]
 8004cc2:	611a      	str	r2, [r3, #16]
 8004cc4:	615a      	str	r2, [r3, #20]
 8004cc6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8004cc8:	4b31      	ldr	r3, [pc, #196]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cca:	4a32      	ldr	r2, [pc, #200]	@ (8004d94 <MX_ADC1_Init+0xf0>)
 8004ccc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8004cce:	4b30      	ldr	r3, [pc, #192]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cd0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004cd4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cd8:	2208      	movs	r2, #8
 8004cda:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004cdc:	4b2c      	ldr	r3, [pc, #176]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ce2:	4b2b      	ldr	r3, [pc, #172]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004ce4:	2204      	movs	r2, #4
 8004ce6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004ce8:	4b29      	ldr	r3, [pc, #164]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cea:	2200      	movs	r2, #0
 8004cec:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004cee:	4b28      	ldr	r3, [pc, #160]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8004cf4:	4b26      	ldr	r3, [pc, #152]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004cfa:	4b25      	ldr	r3, [pc, #148]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004d00:	4b23      	ldr	r3, [pc, #140]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d02:	2200      	movs	r2, #0
 8004d04:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004d06:	4b22      	ldr	r3, [pc, #136]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d08:	2200      	movs	r2, #0
 8004d0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8004d0c:	4b20      	ldr	r3, [pc, #128]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d0e:	2200      	movs	r2, #0
 8004d10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004d12:	4b1f      	ldr	r3, [pc, #124]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d14:	2200      	movs	r2, #0
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8004d18:	4b1d      	ldr	r3, [pc, #116]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8004d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8004d26:	4b1a      	ldr	r3, [pc, #104]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d28:	2201      	movs	r2, #1
 8004d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004d2c:	4818      	ldr	r0, [pc, #96]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d2e:	f001 fce1 	bl	80066f4 <HAL_ADC_Init>
 8004d32:	4603      	mov	r3, r0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d001      	beq.n	8004d3c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8004d38:	f000 fcba 	bl	80056b0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004d40:	f107 031c 	add.w	r3, r7, #28
 8004d44:	4619      	mov	r1, r3
 8004d46:	4812      	ldr	r0, [pc, #72]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d48:	f002 fed6 	bl	8007af8 <HAL_ADCEx_MultiModeConfigChannel>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d001      	beq.n	8004d56 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8004d52:	f000 fcad 	bl	80056b0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8004d56:	4b10      	ldr	r3, [pc, #64]	@ (8004d98 <MX_ADC1_Init+0xf4>)
 8004d58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004d5a:	2306      	movs	r3, #6
 8004d5c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004d5e:	2300      	movs	r3, #0
 8004d60:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004d62:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004d66:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004d68:	2304      	movs	r3, #4
 8004d6a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8004d70:	2300      	movs	r3, #0
 8004d72:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004d74:	463b      	mov	r3, r7
 8004d76:	4619      	mov	r1, r3
 8004d78:	4805      	ldr	r0, [pc, #20]	@ (8004d90 <MX_ADC1_Init+0xec>)
 8004d7a:	f002 f85d 	bl	8006e38 <HAL_ADC_ConfigChannel>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d001      	beq.n	8004d88 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8004d84:	f000 fc94 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004d88:	bf00      	nop
 8004d8a:	3728      	adds	r7, #40	@ 0x28
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}
 8004d90:	24003b50 	.word	0x24003b50
 8004d94:	40022000 	.word	0x40022000
 8004d98:	2a000400 	.word	0x2a000400

08004d9c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004da0:	4b1b      	ldr	r3, [pc, #108]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004da2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e14 <MX_I2C1_Init+0x78>)
 8004da4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00909BEB;
 8004da6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004da8:	4a1b      	ldr	r2, [pc, #108]	@ (8004e18 <MX_I2C1_Init+0x7c>)
 8004daa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004dac:	4b18      	ldr	r3, [pc, #96]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dae:	2200      	movs	r2, #0
 8004db0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004db2:	4b17      	ldr	r3, [pc, #92]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004db4:	2201      	movs	r2, #1
 8004db6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004db8:	4b15      	ldr	r3, [pc, #84]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004dbe:	4b14      	ldr	r3, [pc, #80]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004dc4:	4b12      	ldr	r3, [pc, #72]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004dca:	4b11      	ldr	r3, [pc, #68]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004dd6:	480e      	ldr	r0, [pc, #56]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dd8:	f004 f808 	bl	8008dec <HAL_I2C_Init>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004de2:	f000 fc65 	bl	80056b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004de6:	2100      	movs	r1, #0
 8004de8:	4809      	ldr	r0, [pc, #36]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dea:	f004 fe55 	bl	8009a98 <HAL_I2CEx_ConfigAnalogFilter>
 8004dee:	4603      	mov	r3, r0
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004df4:	f000 fc5c 	bl	80056b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004df8:	2100      	movs	r1, #0
 8004dfa:	4805      	ldr	r0, [pc, #20]	@ (8004e10 <MX_I2C1_Init+0x74>)
 8004dfc:	f004 fe97 	bl	8009b2e <HAL_I2CEx_ConfigDigitalFilter>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d001      	beq.n	8004e0a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004e06:	f000 fc53 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004e0a:	bf00      	nop
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	24003bb4 	.word	0x24003bb4
 8004e14:	40005400 	.word	0x40005400
 8004e18:	00909beb 	.word	0x00909beb

08004e1c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8004e20:	4b1b      	ldr	r3, [pc, #108]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e22:	4a1c      	ldr	r2, [pc, #112]	@ (8004e94 <MX_I2C2_Init+0x78>)
 8004e24:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00909BEB;
 8004e26:	4b1a      	ldr	r3, [pc, #104]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e28:	4a1b      	ldr	r2, [pc, #108]	@ (8004e98 <MX_I2C2_Init+0x7c>)
 8004e2a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8004e2c:	4b18      	ldr	r3, [pc, #96]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e2e:	2200      	movs	r2, #0
 8004e30:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004e32:	4b17      	ldr	r3, [pc, #92]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e34:	2201      	movs	r2, #1
 8004e36:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004e38:	4b15      	ldr	r3, [pc, #84]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8004e3e:	4b14      	ldr	r3, [pc, #80]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004e44:	4b12      	ldr	r3, [pc, #72]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004e4a:	4b11      	ldr	r3, [pc, #68]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004e50:	4b0f      	ldr	r3, [pc, #60]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004e56:	480e      	ldr	r0, [pc, #56]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e58:	f003 ffc8 	bl	8008dec <HAL_I2C_Init>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d001      	beq.n	8004e66 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8004e62:	f000 fc25 	bl	80056b0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004e66:	2100      	movs	r1, #0
 8004e68:	4809      	ldr	r0, [pc, #36]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e6a:	f004 fe15 	bl	8009a98 <HAL_I2CEx_ConfigAnalogFilter>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8004e74:	f000 fc1c 	bl	80056b0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8004e78:	2100      	movs	r1, #0
 8004e7a:	4805      	ldr	r0, [pc, #20]	@ (8004e90 <MX_I2C2_Init+0x74>)
 8004e7c:	f004 fe57 	bl	8009b2e <HAL_I2CEx_ConfigDigitalFilter>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8004e86:	f000 fc13 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004e8a:	bf00      	nop
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	24003c08 	.word	0x24003c08
 8004e94:	40005800 	.word	0x40005800
 8004e98:	00909beb 	.word	0x00909beb

08004e9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b09a      	sub	sp, #104	@ 0x68
 8004ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ea2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	605a      	str	r2, [r3, #4]
 8004eac:	609a      	str	r2, [r3, #8]
 8004eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004eb0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	601a      	str	r2, [r3, #0]
 8004eb8:	605a      	str	r2, [r3, #4]
 8004eba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004ebc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	605a      	str	r2, [r3, #4]
 8004ec6:	609a      	str	r2, [r3, #8]
 8004ec8:	60da      	str	r2, [r3, #12]
 8004eca:	611a      	str	r2, [r3, #16]
 8004ecc:	615a      	str	r2, [r3, #20]
 8004ece:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004ed0:	1d3b      	adds	r3, r7, #4
 8004ed2:	222c      	movs	r2, #44	@ 0x2c
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f00e f90c 	bl	80130f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004edc:	4b61      	ldr	r3, [pc, #388]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004ede:	4a62      	ldr	r2, [pc, #392]	@ (8005068 <MX_TIM1_Init+0x1cc>)
 8004ee0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 8004ee2:	4b60      	ldr	r3, [pc, #384]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004ee4:	224f      	movs	r2, #79	@ 0x4f
 8004ee6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004eea:	2200      	movs	r2, #0
 8004eec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004eee:	4b5d      	ldr	r3, [pc, #372]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004ef0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ef4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ef6:	4b5b      	ldr	r3, [pc, #364]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004efc:	4b59      	ldr	r3, [pc, #356]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f02:	4b58      	ldr	r3, [pc, #352]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004f04:	2200      	movs	r2, #0
 8004f06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004f08:	4856      	ldr	r0, [pc, #344]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004f0a:	f008 fb7b 	bl	800d604 <HAL_TIM_Base_Init>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d001      	beq.n	8004f18 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004f14:	f000 fbcc 	bl	80056b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004f1e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8004f22:	4619      	mov	r1, r3
 8004f24:	484f      	ldr	r0, [pc, #316]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004f26:	f009 facf 	bl	800e4c8 <HAL_TIM_ConfigClockSource>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004f30:	f000 fbbe 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8004f34:	484b      	ldr	r0, [pc, #300]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004f36:	f008 fc2d 	bl	800d794 <HAL_TIM_OC_Init>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004f40:	f000 fbb6 	bl	80056b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f44:	2300      	movs	r3, #0
 8004f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004f50:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8004f54:	4619      	mov	r1, r3
 8004f56:	4843      	ldr	r0, [pc, #268]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004f58:	f00a f974 	bl	800f244 <HAL_TIMEx_MasterConfigSynchronization>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8004f62:	f000 fba5 	bl	80056b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8004f66:	2300      	movs	r3, #0
 8004f68:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004f72:	2300      	movs	r3, #0
 8004f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f76:	2300      	movs	r3, #0
 8004f78:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004f7e:	2300      	movs	r3, #0
 8004f80:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004f82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004f86:	2200      	movs	r2, #0
 8004f88:	4619      	mov	r1, r3
 8004f8a:	4836      	ldr	r0, [pc, #216]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004f8c:	f009 f986 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8004f96:	f000 fb8b 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004f9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004f9e:	2204      	movs	r2, #4
 8004fa0:	4619      	mov	r1, r3
 8004fa2:	4830      	ldr	r0, [pc, #192]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004fa4:	f009 f97a 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8004fae:	f000 fb7f 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004fb2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004fb6:	2208      	movs	r2, #8
 8004fb8:	4619      	mov	r1, r3
 8004fba:	482a      	ldr	r0, [pc, #168]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004fbc:	f009 f96e 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8004fc6:	f000 fb73 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004fca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004fce:	220c      	movs	r2, #12
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	4824      	ldr	r0, [pc, #144]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004fd4:	f009 f962 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8004fde:	f000 fb67 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8004fe2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004fe6:	2210      	movs	r2, #16
 8004fe8:	4619      	mov	r1, r3
 8004fea:	481e      	ldr	r0, [pc, #120]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8004fec:	f009 f956 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 8004ff6:	f000 fb5b 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_6) != HAL_OK)
 8004ffa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004ffe:	2214      	movs	r2, #20
 8005000:	4619      	mov	r1, r3
 8005002:	4818      	ldr	r0, [pc, #96]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8005004:	f009 f94a 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <MX_TIM1_Init+0x176>
  {
    Error_Handler();
 800500e:	f000 fb4f 	bl	80056b0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8005012:	2300      	movs	r3, #0
 8005014:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8005016:	2300      	movs	r3, #0
 8005018:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800501a:	2300      	movs	r3, #0
 800501c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800501e:	2300      	movs	r3, #0
 8005020:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8005026:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800502a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800502c:	2300      	movs	r3, #0
 800502e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8005030:	2300      	movs	r3, #0
 8005032:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8005034:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005038:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800503a:	2300      	movs	r3, #0
 800503c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800503e:	2300      	movs	r3, #0
 8005040:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8005042:	1d3b      	adds	r3, r7, #4
 8005044:	4619      	mov	r1, r3
 8005046:	4807      	ldr	r0, [pc, #28]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8005048:	f00a f98a 	bl	800f360 <HAL_TIMEx_ConfigBreakDeadTime>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <MX_TIM1_Init+0x1ba>
  {
    Error_Handler();
 8005052:	f000 fb2d 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8005056:	4803      	ldr	r0, [pc, #12]	@ (8005064 <MX_TIM1_Init+0x1c8>)
 8005058:	f000 fd0c 	bl	8005a74 <HAL_TIM_MspPostInit>

}
 800505c:	bf00      	nop
 800505e:	3768      	adds	r7, #104	@ 0x68
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	24003c5c 	.word	0x24003c5c
 8005068:	40010000 	.word	0x40010000

0800506c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b08e      	sub	sp, #56	@ 0x38
 8005070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005072:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005076:	2200      	movs	r2, #0
 8005078:	601a      	str	r2, [r3, #0]
 800507a:	605a      	str	r2, [r3, #4]
 800507c:	609a      	str	r2, [r3, #8]
 800507e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005080:	f107 031c 	add.w	r3, r7, #28
 8005084:	2200      	movs	r2, #0
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	605a      	str	r2, [r3, #4]
 800508a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800508c:	463b      	mov	r3, r7
 800508e:	2200      	movs	r2, #0
 8005090:	601a      	str	r2, [r3, #0]
 8005092:	605a      	str	r2, [r3, #4]
 8005094:	609a      	str	r2, [r3, #8]
 8005096:	60da      	str	r2, [r3, #12]
 8005098:	611a      	str	r2, [r3, #16]
 800509a:	615a      	str	r2, [r3, #20]
 800509c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800509e:	4b3d      	ldr	r3, [pc, #244]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050a0:	4a3d      	ldr	r2, [pc, #244]	@ (8005198 <MX_TIM4_Init+0x12c>)
 80050a2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 79;
 80050a4:	4b3b      	ldr	r3, [pc, #236]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050a6:	224f      	movs	r2, #79	@ 0x4f
 80050a8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050aa:	4b3a      	ldr	r3, [pc, #232]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050ac:	2200      	movs	r2, #0
 80050ae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80050b0:	4b38      	ldr	r3, [pc, #224]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80050b6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050b8:	4b36      	ldr	r3, [pc, #216]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050ba:	2200      	movs	r2, #0
 80050bc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050be:	4b35      	ldr	r3, [pc, #212]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80050c4:	4833      	ldr	r0, [pc, #204]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050c6:	f008 fa9d 	bl	800d604 <HAL_TIM_Base_Init>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d001      	beq.n	80050d4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80050d0:	f000 faee 	bl	80056b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80050d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80050d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80050da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80050de:	4619      	mov	r1, r3
 80050e0:	482c      	ldr	r0, [pc, #176]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050e2:	f009 f9f1 	bl	800e4c8 <HAL_TIM_ConfigClockSource>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80050ec:	f000 fae0 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 80050f0:	4828      	ldr	r0, [pc, #160]	@ (8005194 <MX_TIM4_Init+0x128>)
 80050f2:	f008 fb4f 	bl	800d794 <HAL_TIM_OC_Init>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80050fc:	f000 fad8 	bl	80056b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005100:	2300      	movs	r3, #0
 8005102:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005104:	2300      	movs	r3, #0
 8005106:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005108:	f107 031c 	add.w	r3, r7, #28
 800510c:	4619      	mov	r1, r3
 800510e:	4821      	ldr	r0, [pc, #132]	@ (8005194 <MX_TIM4_Init+0x128>)
 8005110:	f00a f898 	bl	800f244 <HAL_TIMEx_MasterConfigSynchronization>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800511a:	f000 fac9 	bl	80056b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800511e:	2300      	movs	r3, #0
 8005120:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005122:	2300      	movs	r3, #0
 8005124:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005126:	2300      	movs	r3, #0
 8005128:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800512a:	2300      	movs	r3, #0
 800512c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800512e:	463b      	mov	r3, r7
 8005130:	2200      	movs	r2, #0
 8005132:	4619      	mov	r1, r3
 8005134:	4817      	ldr	r0, [pc, #92]	@ (8005194 <MX_TIM4_Init+0x128>)
 8005136:	f009 f8b1 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d001      	beq.n	8005144 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8005140:	f000 fab6 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005144:	463b      	mov	r3, r7
 8005146:	2204      	movs	r2, #4
 8005148:	4619      	mov	r1, r3
 800514a:	4812      	ldr	r0, [pc, #72]	@ (8005194 <MX_TIM4_Init+0x128>)
 800514c:	f009 f8a6 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8005150:	4603      	mov	r3, r0
 8005152:	2b00      	cmp	r3, #0
 8005154:	d001      	beq.n	800515a <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 8005156:	f000 faab 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800515a:	463b      	mov	r3, r7
 800515c:	2208      	movs	r2, #8
 800515e:	4619      	mov	r1, r3
 8005160:	480c      	ldr	r0, [pc, #48]	@ (8005194 <MX_TIM4_Init+0x128>)
 8005162:	f009 f89b 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 800516c:	f000 faa0 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005170:	463b      	mov	r3, r7
 8005172:	220c      	movs	r2, #12
 8005174:	4619      	mov	r1, r3
 8005176:	4807      	ldr	r0, [pc, #28]	@ (8005194 <MX_TIM4_Init+0x128>)
 8005178:	f009 f890 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8005182:	f000 fa95 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8005186:	4803      	ldr	r0, [pc, #12]	@ (8005194 <MX_TIM4_Init+0x128>)
 8005188:	f000 fc74 	bl	8005a74 <HAL_TIM_MspPostInit>

}
 800518c:	bf00      	nop
 800518e:	3738      	adds	r7, #56	@ 0x38
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	24003ca8 	.word	0x24003ca8
 8005198:	40000800 	.word	0x40000800

0800519c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b092      	sub	sp, #72	@ 0x48
 80051a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80051a6:	2200      	movs	r2, #0
 80051a8:	601a      	str	r2, [r3, #0]
 80051aa:	605a      	str	r2, [r3, #4]
 80051ac:	609a      	str	r2, [r3, #8]
 80051ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80051b4:	2200      	movs	r2, #0
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	605a      	str	r2, [r3, #4]
 80051ba:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80051bc:	f107 031c 	add.w	r3, r7, #28
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	609a      	str	r2, [r3, #8]
 80051c8:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051ca:	463b      	mov	r3, r7
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
 80051d0:	605a      	str	r2, [r3, #4]
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	60da      	str	r2, [r3, #12]
 80051d6:	611a      	str	r2, [r3, #16]
 80051d8:	615a      	str	r2, [r3, #20]
 80051da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80051dc:	4b44      	ldr	r3, [pc, #272]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80051de:	4a45      	ldr	r2, [pc, #276]	@ (80052f4 <MX_TIM5_Init+0x158>)
 80051e0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 79;
 80051e2:	4b43      	ldr	r3, [pc, #268]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80051e4:	224f      	movs	r2, #79	@ 0x4f
 80051e6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051e8:	4b41      	ldr	r3, [pc, #260]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80051ea:	2200      	movs	r2, #0
 80051ec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xFFFFFFFF;
 80051ee:	4b40      	ldr	r3, [pc, #256]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80051f0:	f04f 32ff 	mov.w	r2, #4294967295
 80051f4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051f6:	4b3e      	ldr	r3, [pc, #248]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80051f8:	2200      	movs	r2, #0
 80051fa:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051fc:	4b3c      	ldr	r3, [pc, #240]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80051fe:	2200      	movs	r2, #0
 8005200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005202:	483b      	ldr	r0, [pc, #236]	@ (80052f0 <MX_TIM5_Init+0x154>)
 8005204:	f008 f9fe 	bl	800d604 <HAL_TIM_Base_Init>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800520e:	f000 fa4f 	bl	80056b0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005216:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8005218:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800521c:	4619      	mov	r1, r3
 800521e:	4834      	ldr	r0, [pc, #208]	@ (80052f0 <MX_TIM5_Init+0x154>)
 8005220:	f009 f952 	bl	800e4c8 <HAL_TIM_ConfigClockSource>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 800522a:	f000 fa41 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 800522e:	4830      	ldr	r0, [pc, #192]	@ (80052f0 <MX_TIM5_Init+0x154>)
 8005230:	f008 fd7a 	bl	800dd28 <HAL_TIM_IC_Init>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <MX_TIM5_Init+0xa2>
  {
    Error_Handler();
 800523a:	f000 fa39 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 800523e:	482c      	ldr	r0, [pc, #176]	@ (80052f0 <MX_TIM5_Init+0x154>)
 8005240:	f008 faa8 	bl	800d794 <HAL_TIM_OC_Init>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800524a:	f000 fa31 	bl	80056b0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800524e:	2300      	movs	r3, #0
 8005250:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005252:	2300      	movs	r3, #0
 8005254:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8005256:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800525a:	4619      	mov	r1, r3
 800525c:	4824      	ldr	r0, [pc, #144]	@ (80052f0 <MX_TIM5_Init+0x154>)
 800525e:	f009 fff1 	bl	800f244 <HAL_TIMEx_MasterConfigSynchronization>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d001      	beq.n	800526c <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8005268:	f000 fa22 	bl	80056b0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800526c:	2300      	movs	r3, #0
 800526e:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005270:	2301      	movs	r3, #1
 8005272:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005274:	2300      	movs	r3, #0
 8005276:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICFilter = 0;
 8005278:	2300      	movs	r3, #0
 800527a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800527c:	f107 031c 	add.w	r3, r7, #28
 8005280:	2200      	movs	r2, #0
 8005282:	4619      	mov	r1, r3
 8005284:	481a      	ldr	r0, [pc, #104]	@ (80052f0 <MX_TIM5_Init+0x154>)
 8005286:	f009 f883 	bl	800e390 <HAL_TIM_IC_ConfigChannel>
 800528a:	4603      	mov	r3, r0
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <MX_TIM5_Init+0xf8>
  {
    Error_Handler();
 8005290:	f000 fa0e 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8005294:	f107 031c 	add.w	r3, r7, #28
 8005298:	2204      	movs	r2, #4
 800529a:	4619      	mov	r1, r3
 800529c:	4814      	ldr	r0, [pc, #80]	@ (80052f0 <MX_TIM5_Init+0x154>)
 800529e:	f009 f877 	bl	800e390 <HAL_TIM_IC_ConfigChannel>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <MX_TIM5_Init+0x110>
  {
    Error_Handler();
 80052a8:	f000 fa02 	bl	80056b0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80052ac:	2300      	movs	r3, #0
 80052ae:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80052b4:	2300      	movs	r3, #0
 80052b6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80052b8:	2300      	movs	r3, #0
 80052ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80052bc:	463b      	mov	r3, r7
 80052be:	2208      	movs	r2, #8
 80052c0:	4619      	mov	r1, r3
 80052c2:	480b      	ldr	r0, [pc, #44]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80052c4:	f008 ffea 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d001      	beq.n	80052d2 <MX_TIM5_Init+0x136>
  {
    Error_Handler();
 80052ce:	f000 f9ef 	bl	80056b0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80052d2:	463b      	mov	r3, r7
 80052d4:	220c      	movs	r2, #12
 80052d6:	4619      	mov	r1, r3
 80052d8:	4805      	ldr	r0, [pc, #20]	@ (80052f0 <MX_TIM5_Init+0x154>)
 80052da:	f008 ffdf 	bl	800e29c <HAL_TIM_OC_ConfigChannel>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d001      	beq.n	80052e8 <MX_TIM5_Init+0x14c>
  {
    Error_Handler();
 80052e4:	f000 f9e4 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80052e8:	bf00      	nop
 80052ea:	3748      	adds	r7, #72	@ 0x48
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}
 80052f0:	24003cf4 	.word	0x24003cf4
 80052f4:	40000c00 	.word	0x40000c00

080052f8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80052fc:	4b22      	ldr	r3, [pc, #136]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 80052fe:	4a23      	ldr	r2, [pc, #140]	@ (800538c <MX_USART1_UART_Init+0x94>)
 8005300:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005302:	4b21      	ldr	r3, [pc, #132]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005304:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005308:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800530a:	4b1f      	ldr	r3, [pc, #124]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 800530c:	2200      	movs	r2, #0
 800530e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005310:	4b1d      	ldr	r3, [pc, #116]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005312:	2200      	movs	r2, #0
 8005314:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005316:	4b1c      	ldr	r3, [pc, #112]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005318:	2200      	movs	r2, #0
 800531a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800531c:	4b1a      	ldr	r3, [pc, #104]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 800531e:	220c      	movs	r2, #12
 8005320:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005322:	4b19      	ldr	r3, [pc, #100]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005324:	2200      	movs	r2, #0
 8005326:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005328:	4b17      	ldr	r3, [pc, #92]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 800532a:	2200      	movs	r2, #0
 800532c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800532e:	4b16      	ldr	r3, [pc, #88]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005330:	2200      	movs	r2, #0
 8005332:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005334:	4b14      	ldr	r3, [pc, #80]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005336:	2200      	movs	r2, #0
 8005338:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800533a:	4b13      	ldr	r3, [pc, #76]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 800533c:	2200      	movs	r2, #0
 800533e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005340:	4811      	ldr	r0, [pc, #68]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005342:	f00a f8a9 	bl	800f498 <HAL_UART_Init>
 8005346:	4603      	mov	r3, r0
 8005348:	2b00      	cmp	r3, #0
 800534a:	d001      	beq.n	8005350 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800534c:	f000 f9b0 	bl	80056b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005350:	2100      	movs	r1, #0
 8005352:	480d      	ldr	r0, [pc, #52]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005354:	f00c fe4b 	bl	8011fee <HAL_UARTEx_SetTxFifoThreshold>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800535e:	f000 f9a7 	bl	80056b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005362:	2100      	movs	r1, #0
 8005364:	4808      	ldr	r0, [pc, #32]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005366:	f00c fe80 	bl	801206a <HAL_UARTEx_SetRxFifoThreshold>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005370:	f000 f99e 	bl	80056b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8005374:	4804      	ldr	r0, [pc, #16]	@ (8005388 <MX_USART1_UART_Init+0x90>)
 8005376:	f00c fe01 	bl	8011f7c <HAL_UARTEx_DisableFifoMode>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d001      	beq.n	8005384 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8005380:	f000 f996 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005384:	bf00      	nop
 8005386:	bd80      	pop	{r7, pc}
 8005388:	24003d40 	.word	0x24003d40
 800538c:	40011000 	.word	0x40011000

08005390 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005394:	4b22      	ldr	r3, [pc, #136]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 8005396:	4a23      	ldr	r2, [pc, #140]	@ (8005424 <MX_USART3_UART_Init+0x94>)
 8005398:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800539a:	4b21      	ldr	r3, [pc, #132]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 800539c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80053a0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80053a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80053a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80053ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80053b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053b6:	220c      	movs	r2, #12
 80053b8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053ba:	4b19      	ldr	r3, [pc, #100]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053bc:	2200      	movs	r2, #0
 80053be:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80053c0:	4b17      	ldr	r3, [pc, #92]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053c2:	2200      	movs	r2, #0
 80053c4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80053c6:	4b16      	ldr	r3, [pc, #88]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053c8:	2200      	movs	r2, #0
 80053ca:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80053cc:	4b14      	ldr	r3, [pc, #80]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80053d2:	4b13      	ldr	r3, [pc, #76]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80053d8:	4811      	ldr	r0, [pc, #68]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053da:	f00a f85d 	bl	800f498 <HAL_UART_Init>
 80053de:	4603      	mov	r3, r0
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d001      	beq.n	80053e8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80053e4:	f000 f964 	bl	80056b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80053e8:	2100      	movs	r1, #0
 80053ea:	480d      	ldr	r0, [pc, #52]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053ec:	f00c fdff 	bl	8011fee <HAL_UARTEx_SetTxFifoThreshold>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80053f6:	f000 f95b 	bl	80056b0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80053fa:	2100      	movs	r1, #0
 80053fc:	4808      	ldr	r0, [pc, #32]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 80053fe:	f00c fe34 	bl	801206a <HAL_UARTEx_SetRxFifoThreshold>
 8005402:	4603      	mov	r3, r0
 8005404:	2b00      	cmp	r3, #0
 8005406:	d001      	beq.n	800540c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8005408:	f000 f952 	bl	80056b0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800540c:	4804      	ldr	r0, [pc, #16]	@ (8005420 <MX_USART3_UART_Init+0x90>)
 800540e:	f00c fdb5 	bl	8011f7c <HAL_UARTEx_DisableFifoMode>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8005418:	f000 f94a 	bl	80056b0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800541c:	bf00      	nop
 800541e:	bd80      	pop	{r7, pc}
 8005420:	24003dd4 	.word	0x24003dd4
 8005424:	40004800 	.word	0x40004800

08005428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005428:	b480      	push	{r7}
 800542a:	b087      	sub	sp, #28
 800542c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800542e:	4b28      	ldr	r3, [pc, #160]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 8005430:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005434:	4a26      	ldr	r2, [pc, #152]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 8005436:	f043 0304 	orr.w	r3, r3, #4
 800543a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800543e:	4b24      	ldr	r3, [pc, #144]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 8005440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	617b      	str	r3, [r7, #20]
 800544a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800544c:	4b20      	ldr	r3, [pc, #128]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 800544e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005452:	4a1f      	ldr	r2, [pc, #124]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 8005454:	f043 0301 	orr.w	r3, r3, #1
 8005458:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800545c:	4b1c      	ldr	r3, [pc, #112]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 800545e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	613b      	str	r3, [r7, #16]
 8005468:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800546a:	4b19      	ldr	r3, [pc, #100]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 800546c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005470:	4a17      	ldr	r2, [pc, #92]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 8005472:	f043 0310 	orr.w	r3, r3, #16
 8005476:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800547a:	4b15      	ldr	r3, [pc, #84]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 800547c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005480:	f003 0310 	and.w	r3, r3, #16
 8005484:	60fb      	str	r3, [r7, #12]
 8005486:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005488:	4b11      	ldr	r3, [pc, #68]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 800548a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800548e:	4a10      	ldr	r2, [pc, #64]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 8005490:	f043 0302 	orr.w	r3, r3, #2
 8005494:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005498:	4b0d      	ldr	r3, [pc, #52]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 800549a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	60bb      	str	r3, [r7, #8]
 80054a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80054a6:	4b0a      	ldr	r3, [pc, #40]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 80054a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054ac:	4a08      	ldr	r2, [pc, #32]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 80054ae:	f043 0308 	orr.w	r3, r3, #8
 80054b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80054b6:	4b06      	ldr	r3, [pc, #24]	@ (80054d0 <MX_GPIO_Init+0xa8>)
 80054b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	607b      	str	r3, [r7, #4]
 80054c2:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80054c4:	bf00      	nop
 80054c6:	371c      	adds	r7, #28
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	58024400 	.word	0x58024400

080054d4 <TIM1_Init_Config>:

/* USER CODE BEGIN 4 */

void TIM1_Init_Config(void) {
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80054d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005550 <TIM1_Init_Config+0x7c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2200      	movs	r2, #0
 80054de:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80054e0:	4b1b      	ldr	r3, [pc, #108]	@ (8005550 <TIM1_Init_Config+0x7c>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2200      	movs	r2, #0
 80054e6:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80054e8:	4b19      	ldr	r3, [pc, #100]	@ (8005550 <TIM1_Init_Config+0x7c>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2200      	movs	r2, #0
 80054ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80054f0:	4b17      	ldr	r3, [pc, #92]	@ (8005550 <TIM1_Init_Config+0x7c>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2200      	movs	r2, #0
 80054f6:	641a      	str	r2, [r3, #64]	@ 0x40

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_5,
 80054f8:	4b15      	ldr	r3, [pc, #84]	@ (8005550 <TIM1_Init_Config+0x7c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80054fe:	4b14      	ldr	r3, [pc, #80]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	320a      	adds	r2, #10
 8005504:	659a      	str	r2, [r3, #88]	@ 0x58
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_5);
 8005506:	2110      	movs	r1, #16
 8005508:	4811      	ldr	r0, [pc, #68]	@ (8005550 <TIM1_Init_Config+0x7c>)
 800550a:	f008 fab3 	bl	800da74 <HAL_TIM_OC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_6,
 800550e:	4b10      	ldr	r3, [pc, #64]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005514:	4b0e      	ldr	r3, [pc, #56]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	320a      	adds	r2, #10
 800551a:	65da      	str	r2, [r3, #92]	@ 0x5c
			__HAL_TIM_GET_COUNTER(&htim1) + 10); //__HAL_TIM_GET_COUNTER(&htim1) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_6);
 800551c:	2114      	movs	r1, #20
 800551e:	480c      	ldr	r0, [pc, #48]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005520:	f008 faa8 	bl	800da74 <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_1);
 8005524:	2100      	movs	r1, #0
 8005526:	480a      	ldr	r0, [pc, #40]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005528:	f008 f996 	bl	800d858 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);
 800552c:	2104      	movs	r1, #4
 800552e:	4808      	ldr	r0, [pc, #32]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005530:	f008 f992 	bl	800d858 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_3);
 8005534:	2108      	movs	r1, #8
 8005536:	4806      	ldr	r0, [pc, #24]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005538:	f008 f98e 	bl	800d858 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_4);
 800553c:	210c      	movs	r1, #12
 800553e:	4804      	ldr	r0, [pc, #16]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005540:	f008 f98a 	bl	800d858 <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim1);
 8005544:	4802      	ldr	r0, [pc, #8]	@ (8005550 <TIM1_Init_Config+0x7c>)
 8005546:	f008 f8b5 	bl	800d6b4 <HAL_TIM_Base_Start>
}
 800554a:	bf00      	nop
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	24003c5c 	.word	0x24003c5c

08005554 <TIM4_Init_Config>:

void TIM4_Init_Config(void) {
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8005558:	4b12      	ldr	r3, [pc, #72]	@ (80055a4 <TIM4_Init_Config+0x50>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2200      	movs	r2, #0
 800555e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8005560:	4b10      	ldr	r3, [pc, #64]	@ (80055a4 <TIM4_Init_Config+0x50>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2200      	movs	r2, #0
 8005566:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8005568:	4b0e      	ldr	r3, [pc, #56]	@ (80055a4 <TIM4_Init_Config+0x50>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2200      	movs	r2, #0
 800556e:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8005570:	4b0c      	ldr	r3, [pc, #48]	@ (80055a4 <TIM4_Init_Config+0x50>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2200      	movs	r2, #0
 8005576:	641a      	str	r2, [r3, #64]	@ 0x40

	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_1);
 8005578:	2100      	movs	r1, #0
 800557a:	480a      	ldr	r0, [pc, #40]	@ (80055a4 <TIM4_Init_Config+0x50>)
 800557c:	f008 f96c 	bl	800d858 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_2);
 8005580:	2104      	movs	r1, #4
 8005582:	4808      	ldr	r0, [pc, #32]	@ (80055a4 <TIM4_Init_Config+0x50>)
 8005584:	f008 f968 	bl	800d858 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_3);
 8005588:	2108      	movs	r1, #8
 800558a:	4806      	ldr	r0, [pc, #24]	@ (80055a4 <TIM4_Init_Config+0x50>)
 800558c:	f008 f964 	bl	800d858 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start(&htim4, TIM_CHANNEL_4);
 8005590:	210c      	movs	r1, #12
 8005592:	4804      	ldr	r0, [pc, #16]	@ (80055a4 <TIM4_Init_Config+0x50>)
 8005594:	f008 f960 	bl	800d858 <HAL_TIM_OC_Start>

	HAL_TIM_Base_Start(&htim4);
 8005598:	4802      	ldr	r0, [pc, #8]	@ (80055a4 <TIM4_Init_Config+0x50>)
 800559a:	f008 f88b 	bl	800d6b4 <HAL_TIM_Base_Start>
}
 800559e:	bf00      	nop
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	24003ca8 	.word	0x24003ca8

080055a8 <TIM5_Init_Config>:

void TIM5_Init_Config(void) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80055ac:	2100      	movs	r1, #0
 80055ae:	480c      	ldr	r0, [pc, #48]	@ (80055e0 <TIM5_Init_Config+0x38>)
 80055b0:	f008 fc1c 	bl	800ddec <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_2);
 80055b4:	2104      	movs	r1, #4
 80055b6:	480a      	ldr	r0, [pc, #40]	@ (80055e0 <TIM5_Init_Config+0x38>)
 80055b8:	f008 fc18 	bl	800ddec <HAL_TIM_IC_Start_IT>

	__HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_3,
 80055bc:	4b08      	ldr	r3, [pc, #32]	@ (80055e0 <TIM5_Init_Config+0x38>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055c2:	4b07      	ldr	r3, [pc, #28]	@ (80055e0 <TIM5_Init_Config+0x38>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	320a      	adds	r2, #10
 80055c8:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_GET_COUNTER(&htim5) + 10); //__HAL_TIM_GET_COUNTER(&htim5) + 10 a cada 10 ticks
	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_3);
 80055ca:	2108      	movs	r1, #8
 80055cc:	4804      	ldr	r0, [pc, #16]	@ (80055e0 <TIM5_Init_Config+0x38>)
 80055ce:	f008 fa51 	bl	800da74 <HAL_TIM_OC_Start_IT>

	HAL_TIM_OC_Start_IT(&htim5, TIM_CHANNEL_4);
 80055d2:	210c      	movs	r1, #12
 80055d4:	4802      	ldr	r0, [pc, #8]	@ (80055e0 <TIM5_Init_Config+0x38>)
 80055d6:	f008 fa4d 	bl	800da74 <HAL_TIM_OC_Start_IT>
}
 80055da:	bf00      	nop
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	24003cf4 	.word	0x24003cf4

080055e4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b082      	sub	sp, #8
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a04      	ldr	r2, [pc, #16]	@ (8005604 <HAL_UART_RxCpltCallback+0x20>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d101      	bne.n	80055fa <HAL_UART_RxCpltCallback+0x16>
		PROTOCOL_RX_Callback();
 80055f6:	f7fd fa17 	bl	8002a28 <PROTOCOL_RX_Callback>
	}
}
 80055fa:	bf00      	nop
 80055fc:	3708      	adds	r7, #8
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	40011000 	.word	0x40011000

08005608 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a04      	ldr	r2, [pc, #16]	@ (8005628 <HAL_UART_TxCpltCallback+0x20>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d101      	bne.n	800561e <HAL_UART_TxCpltCallback+0x16>
		PROTOCOL_TX_Callback();
 800561a:	f7fd fa37 	bl	8002a8c <PROTOCOL_TX_Callback>
	}
}
 800561e:	bf00      	nop
 8005620:	3708      	adds	r7, #8
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	40011000 	.word	0x40011000

0800562c <_write>:

int _write(int file, char *ptr, int len) {
 800562c:	b580      	push	{r7, lr}
 800562e:	b084      	sub	sp, #16
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) ptr, len, 1000);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	b29a      	uxth	r2, r3
 800563c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005640:	68b9      	ldr	r1, [r7, #8]
 8005642:	4804      	ldr	r0, [pc, #16]	@ (8005654 <_write+0x28>)
 8005644:	f009 ff78 	bl	800f538 <HAL_UART_Transmit>
	return len;
 8005648:	687b      	ldr	r3, [r7, #4]
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	24003dd4 	.word	0x24003dd4

08005658 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800565e:	463b      	mov	r3, r7
 8005660:	2200      	movs	r2, #0
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	605a      	str	r2, [r3, #4]
 8005666:	609a      	str	r2, [r3, #8]
 8005668:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800566a:	f002 fc33 	bl	8007ed4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800566e:	2301      	movs	r3, #1
 8005670:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8005672:	2300      	movs	r3, #0
 8005674:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8005676:	2300      	movs	r3, #0
 8005678:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800567a:	231f      	movs	r3, #31
 800567c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800567e:	2387      	movs	r3, #135	@ 0x87
 8005680:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8005682:	2300      	movs	r3, #0
 8005684:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8005686:	2300      	movs	r3, #0
 8005688:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800568a:	2301      	movs	r3, #1
 800568c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800568e:	2301      	movs	r3, #1
 8005690:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8005692:	2300      	movs	r3, #0
 8005694:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8005696:	2300      	movs	r3, #0
 8005698:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800569a:	463b      	mov	r3, r7
 800569c:	4618      	mov	r0, r3
 800569e:	f002 fc51 	bl	8007f44 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80056a2:	2004      	movs	r0, #4
 80056a4:	f002 fc2e 	bl	8007f04 <HAL_MPU_Enable>

}
 80056a8:	bf00      	nop
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80056b0:	b480      	push	{r7}
 80056b2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80056b4:	b672      	cpsid	i
}
 80056b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80056b8:	bf00      	nop
 80056ba:	e7fd      	b.n	80056b8 <Error_Handler+0x8>

080056bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80056bc:	b480      	push	{r7}
 80056be:	b083      	sub	sp, #12
 80056c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056c2:	4b0a      	ldr	r3, [pc, #40]	@ (80056ec <HAL_MspInit+0x30>)
 80056c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056c8:	4a08      	ldr	r2, [pc, #32]	@ (80056ec <HAL_MspInit+0x30>)
 80056ca:	f043 0302 	orr.w	r3, r3, #2
 80056ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80056d2:	4b06      	ldr	r3, [pc, #24]	@ (80056ec <HAL_MspInit+0x30>)
 80056d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	607b      	str	r3, [r7, #4]
 80056de:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	58024400 	.word	0x58024400

080056f0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b0ba      	sub	sp, #232	@ 0xe8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056f8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80056fc:	2200      	movs	r2, #0
 80056fe:	601a      	str	r2, [r3, #0]
 8005700:	605a      	str	r2, [r3, #4]
 8005702:	609a      	str	r2, [r3, #8]
 8005704:	60da      	str	r2, [r3, #12]
 8005706:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005708:	f107 0310 	add.w	r3, r7, #16
 800570c:	22c0      	movs	r2, #192	@ 0xc0
 800570e:	2100      	movs	r1, #0
 8005710:	4618      	mov	r0, r3
 8005712:	f00d fcef 	bl	80130f4 <memset>
  if(hadc->Instance==ADC1)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a2b      	ldr	r2, [pc, #172]	@ (80057c8 <HAL_ADC_MspInit+0xd8>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d14f      	bne.n	80057c0 <HAL_ADC_MspInit+0xd0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8005720:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8005724:	f04f 0300 	mov.w	r3, #0
 8005728:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 800572c:	2320      	movs	r3, #32
 800572e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 150;
 8005730:	2396      	movs	r3, #150	@ 0x96
 8005732:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8005734:	2302      	movs	r3, #2
 8005736:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8005738:	2302      	movs	r3, #2
 800573a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800573c:	2302      	movs	r3, #2
 800573e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8005740:	2300      	movs	r3, #0
 8005742:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8005744:	2320      	movs	r3, #32
 8005746:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8005748:	2300      	movs	r3, #0
 800574a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800574c:	2300      	movs	r3, #0
 800574e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005752:	f107 0310 	add.w	r3, r7, #16
 8005756:	4618      	mov	r0, r3
 8005758:	f005 fa56 	bl	800ac08 <HAL_RCCEx_PeriphCLKConfig>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 8005762:	f7ff ffa5 	bl	80056b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8005766:	4b19      	ldr	r3, [pc, #100]	@ (80057cc <HAL_ADC_MspInit+0xdc>)
 8005768:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800576c:	4a17      	ldr	r2, [pc, #92]	@ (80057cc <HAL_ADC_MspInit+0xdc>)
 800576e:	f043 0320 	orr.w	r3, r3, #32
 8005772:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005776:	4b15      	ldr	r3, [pc, #84]	@ (80057cc <HAL_ADC_MspInit+0xdc>)
 8005778:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800577c:	f003 0320 	and.w	r3, r3, #32
 8005780:	60fb      	str	r3, [r7, #12]
 8005782:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005784:	4b11      	ldr	r3, [pc, #68]	@ (80057cc <HAL_ADC_MspInit+0xdc>)
 8005786:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800578a:	4a10      	ldr	r2, [pc, #64]	@ (80057cc <HAL_ADC_MspInit+0xdc>)
 800578c:	f043 0304 	orr.w	r3, r3, #4
 8005790:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005794:	4b0d      	ldr	r3, [pc, #52]	@ (80057cc <HAL_ADC_MspInit+0xdc>)
 8005796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800579a:	f003 0304 	and.w	r3, r3, #4
 800579e:	60bb      	str	r3, [r7, #8]
 80057a0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = Bat_Voltage_Pin;
 80057a2:	2301      	movs	r3, #1
 80057a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80057a8:	2303      	movs	r3, #3
 80057aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057ae:	2300      	movs	r3, #0
 80057b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(Bat_Voltage_GPIO_Port, &GPIO_InitStruct);
 80057b4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80057b8:	4619      	mov	r1, r3
 80057ba:	4805      	ldr	r0, [pc, #20]	@ (80057d0 <HAL_ADC_MspInit+0xe0>)
 80057bc:	f003 f966 	bl	8008a8c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80057c0:	bf00      	nop
 80057c2:	37e8      	adds	r7, #232	@ 0xe8
 80057c4:	46bd      	mov	sp, r7
 80057c6:	bd80      	pop	{r7, pc}
 80057c8:	40022000 	.word	0x40022000
 80057cc:	58024400 	.word	0x58024400
 80057d0:	58020800 	.word	0x58020800

080057d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b0bc      	sub	sp, #240	@ 0xf0
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057dc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80057e0:	2200      	movs	r2, #0
 80057e2:	601a      	str	r2, [r3, #0]
 80057e4:	605a      	str	r2, [r3, #4]
 80057e6:	609a      	str	r2, [r3, #8]
 80057e8:	60da      	str	r2, [r3, #12]
 80057ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80057ec:	f107 0318 	add.w	r3, r7, #24
 80057f0:	22c0      	movs	r2, #192	@ 0xc0
 80057f2:	2100      	movs	r1, #0
 80057f4:	4618      	mov	r0, r3
 80057f6:	f00d fc7d 	bl	80130f4 <memset>
  if(hi2c->Instance==I2C1)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a4d      	ldr	r2, [pc, #308]	@ (8005934 <HAL_I2C_MspInit+0x160>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d146      	bne.n	8005892 <HAL_I2C_MspInit+0xbe>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8005804:	f04f 0208 	mov.w	r2, #8
 8005808:	f04f 0300 	mov.w	r3, #0
 800580c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8005810:	2300      	movs	r3, #0
 8005812:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005816:	f107 0318 	add.w	r3, r7, #24
 800581a:	4618      	mov	r0, r3
 800581c:	f005 f9f4 	bl	800ac08 <HAL_RCCEx_PeriphCLKConfig>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8005826:	f7ff ff43 	bl	80056b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800582a:	4b43      	ldr	r3, [pc, #268]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 800582c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005830:	4a41      	ldr	r2, [pc, #260]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 8005832:	f043 0302 	orr.w	r3, r3, #2
 8005836:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800583a:	4b3f      	ldr	r3, [pc, #252]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 800583c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	617b      	str	r3, [r7, #20]
 8005846:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005848:	23c0      	movs	r3, #192	@ 0xc0
 800584a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800584e:	2312      	movs	r3, #18
 8005850:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005854:	2300      	movs	r3, #0
 8005856:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800585a:	2300      	movs	r3, #0
 800585c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005860:	2304      	movs	r3, #4
 8005862:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005866:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800586a:	4619      	mov	r1, r3
 800586c:	4833      	ldr	r0, [pc, #204]	@ (800593c <HAL_I2C_MspInit+0x168>)
 800586e:	f003 f90d 	bl	8008a8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005872:	4b31      	ldr	r3, [pc, #196]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 8005874:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005878:	4a2f      	ldr	r2, [pc, #188]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 800587a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800587e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005882:	4b2d      	ldr	r3, [pc, #180]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 8005884:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800588c:	613b      	str	r3, [r7, #16]
 800588e:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8005890:	e04b      	b.n	800592a <HAL_I2C_MspInit+0x156>
  else if(hi2c->Instance==I2C2)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a2a      	ldr	r2, [pc, #168]	@ (8005940 <HAL_I2C_MspInit+0x16c>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d146      	bne.n	800592a <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800589c:	f04f 0208 	mov.w	r2, #8
 80058a0:	f04f 0300 	mov.w	r3, #0
 80058a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80058a8:	2300      	movs	r3, #0
 80058aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80058ae:	f107 0318 	add.w	r3, r7, #24
 80058b2:	4618      	mov	r0, r3
 80058b4:	f005 f9a8 	bl	800ac08 <HAL_RCCEx_PeriphCLKConfig>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 80058be:	f7ff fef7 	bl	80056b0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80058c2:	4b1d      	ldr	r3, [pc, #116]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 80058c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 80058ca:	f043 0302 	orr.w	r3, r3, #2
 80058ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80058d2:	4b19      	ldr	r3, [pc, #100]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 80058d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80058d8:	f003 0302 	and.w	r3, r3, #2
 80058dc:	60fb      	str	r3, [r7, #12]
 80058de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80058e0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80058e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80058e8:	2312      	movs	r3, #18
 80058ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058ee:	2300      	movs	r3, #0
 80058f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058f4:	2300      	movs	r3, #0
 80058f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80058fa:	2304      	movs	r3, #4
 80058fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005900:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005904:	4619      	mov	r1, r3
 8005906:	480d      	ldr	r0, [pc, #52]	@ (800593c <HAL_I2C_MspInit+0x168>)
 8005908:	f003 f8c0 	bl	8008a8c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800590c:	4b0a      	ldr	r3, [pc, #40]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 800590e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005912:	4a09      	ldr	r2, [pc, #36]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 8005914:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005918:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800591c:	4b06      	ldr	r3, [pc, #24]	@ (8005938 <HAL_I2C_MspInit+0x164>)
 800591e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005922:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005926:	60bb      	str	r3, [r7, #8]
 8005928:	68bb      	ldr	r3, [r7, #8]
}
 800592a:	bf00      	nop
 800592c:	37f0      	adds	r7, #240	@ 0xf0
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	40005400 	.word	0x40005400
 8005938:	58024400 	.word	0x58024400
 800593c:	58020400 	.word	0x58020400
 8005940:	40005800 	.word	0x40005800

08005944 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b08c      	sub	sp, #48	@ 0x30
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800594c:	f107 031c 	add.w	r3, r7, #28
 8005950:	2200      	movs	r2, #0
 8005952:	601a      	str	r2, [r3, #0]
 8005954:	605a      	str	r2, [r3, #4]
 8005956:	609a      	str	r2, [r3, #8]
 8005958:	60da      	str	r2, [r3, #12]
 800595a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a3f      	ldr	r2, [pc, #252]	@ (8005a60 <HAL_TIM_Base_MspInit+0x11c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d11f      	bne.n	80059a6 <HAL_TIM_Base_MspInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005966:	4b3f      	ldr	r3, [pc, #252]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 8005968:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800596c:	4a3d      	ldr	r2, [pc, #244]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 800596e:	f043 0301 	orr.w	r3, r3, #1
 8005972:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005976:	4b3b      	ldr	r3, [pc, #236]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 8005978:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800597c:	f003 0301 	and.w	r3, r3, #1
 8005980:	61bb      	str	r3, [r7, #24]
 8005982:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8005984:	2200      	movs	r2, #0
 8005986:	2100      	movs	r1, #0
 8005988:	2019      	movs	r0, #25
 800598a:	f002 fa6e 	bl	8007e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800598e:	2019      	movs	r0, #25
 8005990:	f002 fa85 	bl	8007e9e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8005994:	2200      	movs	r2, #0
 8005996:	2100      	movs	r1, #0
 8005998:	201b      	movs	r0, #27
 800599a:	f002 fa66 	bl	8007e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800599e:	201b      	movs	r0, #27
 80059a0:	f002 fa7d 	bl	8007e9e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 80059a4:	e057      	b.n	8005a56 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM4)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4a2f      	ldr	r2, [pc, #188]	@ (8005a68 <HAL_TIM_Base_MspInit+0x124>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d117      	bne.n	80059e0 <HAL_TIM_Base_MspInit+0x9c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80059b0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 80059b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059b6:	4a2b      	ldr	r2, [pc, #172]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 80059b8:	f043 0304 	orr.w	r3, r3, #4
 80059bc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059c0:	4b28      	ldr	r3, [pc, #160]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 80059c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059c6:	f003 0304 	and.w	r3, r3, #4
 80059ca:	617b      	str	r3, [r7, #20]
 80059cc:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80059ce:	2200      	movs	r2, #0
 80059d0:	2100      	movs	r1, #0
 80059d2:	201e      	movs	r0, #30
 80059d4:	f002 fa49 	bl	8007e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80059d8:	201e      	movs	r0, #30
 80059da:	f002 fa60 	bl	8007e9e <HAL_NVIC_EnableIRQ>
}
 80059de:	e03a      	b.n	8005a56 <HAL_TIM_Base_MspInit+0x112>
  else if(htim_base->Instance==TIM5)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a21      	ldr	r2, [pc, #132]	@ (8005a6c <HAL_TIM_Base_MspInit+0x128>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d135      	bne.n	8005a56 <HAL_TIM_Base_MspInit+0x112>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80059ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 80059ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80059f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 80059f2:	f043 0308 	orr.w	r3, r3, #8
 80059f6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059fa:	4b1a      	ldr	r3, [pc, #104]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 80059fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005a00:	f003 0308 	and.w	r3, r3, #8
 8005a04:	613b      	str	r3, [r7, #16]
 8005a06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a08:	4b16      	ldr	r3, [pc, #88]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 8005a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a0e:	4a15      	ldr	r2, [pc, #84]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 8005a10:	f043 0301 	orr.w	r3, r3, #1
 8005a14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005a18:	4b12      	ldr	r3, [pc, #72]	@ (8005a64 <HAL_TIM_Base_MspInit+0x120>)
 8005a1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a1e:	f003 0301 	and.w	r3, r3, #1
 8005a22:	60fb      	str	r3, [r7, #12]
 8005a24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CKP_Pin|CMP_Pin;
 8005a26:	2303      	movs	r3, #3
 8005a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a32:	2300      	movs	r3, #0
 8005a34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8005a36:	2302      	movs	r3, #2
 8005a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a3a:	f107 031c 	add.w	r3, r7, #28
 8005a3e:	4619      	mov	r1, r3
 8005a40:	480b      	ldr	r0, [pc, #44]	@ (8005a70 <HAL_TIM_Base_MspInit+0x12c>)
 8005a42:	f003 f823 	bl	8008a8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8005a46:	2200      	movs	r2, #0
 8005a48:	2100      	movs	r1, #0
 8005a4a:	2032      	movs	r0, #50	@ 0x32
 8005a4c:	f002 fa0d 	bl	8007e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8005a50:	2032      	movs	r0, #50	@ 0x32
 8005a52:	f002 fa24 	bl	8007e9e <HAL_NVIC_EnableIRQ>
}
 8005a56:	bf00      	nop
 8005a58:	3730      	adds	r7, #48	@ 0x30
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
 8005a5e:	bf00      	nop
 8005a60:	40010000 	.word	0x40010000
 8005a64:	58024400 	.word	0x58024400
 8005a68:	40000800 	.word	0x40000800
 8005a6c:	40000c00 	.word	0x40000c00
 8005a70:	58020000 	.word	0x58020000

08005a74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b08a      	sub	sp, #40	@ 0x28
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a7c:	f107 0314 	add.w	r3, r7, #20
 8005a80:	2200      	movs	r2, #0
 8005a82:	601a      	str	r2, [r3, #0]
 8005a84:	605a      	str	r2, [r3, #4]
 8005a86:	609a      	str	r2, [r3, #8]
 8005a88:	60da      	str	r2, [r3, #12]
 8005a8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a26      	ldr	r2, [pc, #152]	@ (8005b2c <HAL_TIM_MspPostInit+0xb8>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d120      	bne.n	8005ad8 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005a96:	4b26      	ldr	r3, [pc, #152]	@ (8005b30 <HAL_TIM_MspPostInit+0xbc>)
 8005a98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005a9c:	4a24      	ldr	r2, [pc, #144]	@ (8005b30 <HAL_TIM_MspPostInit+0xbc>)
 8005a9e:	f043 0310 	orr.w	r3, r3, #16
 8005aa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005aa6:	4b22      	ldr	r3, [pc, #136]	@ (8005b30 <HAL_TIM_MspPostInit+0xbc>)
 8005aa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005aac:	f003 0310 	and.w	r3, r3, #16
 8005ab0:	613b      	str	r3, [r7, #16]
 8005ab2:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Injector_1_Pin|Injector_2_Pin|Injector_3_Pin|Injector_4_Pin;
 8005ab4:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8005ab8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aba:	2302      	movs	r3, #2
 8005abc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005aca:	f107 0314 	add.w	r3, r7, #20
 8005ace:	4619      	mov	r1, r3
 8005ad0:	4818      	ldr	r0, [pc, #96]	@ (8005b34 <HAL_TIM_MspPostInit+0xc0>)
 8005ad2:	f002 ffdb 	bl	8008a8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspPostInit 1 */

    /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8005ad6:	e024      	b.n	8005b22 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a16      	ldr	r2, [pc, #88]	@ (8005b38 <HAL_TIM_MspPostInit+0xc4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d11f      	bne.n	8005b22 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005ae2:	4b13      	ldr	r3, [pc, #76]	@ (8005b30 <HAL_TIM_MspPostInit+0xbc>)
 8005ae4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005ae8:	4a11      	ldr	r2, [pc, #68]	@ (8005b30 <HAL_TIM_MspPostInit+0xbc>)
 8005aea:	f043 0308 	orr.w	r3, r3, #8
 8005aee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005af2:	4b0f      	ldr	r3, [pc, #60]	@ (8005b30 <HAL_TIM_MspPostInit+0xbc>)
 8005af4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005af8:	f003 0308 	and.w	r3, r3, #8
 8005afc:	60fb      	str	r3, [r7, #12]
 8005afe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Input_Ig_1_Pin|Input_Ig_2_Pin|Input_Ig_3_Pin|Input_Ig_4_Pin;
 8005b00:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8005b04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b06:	2302      	movs	r3, #2
 8005b08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005b12:	2302      	movs	r3, #2
 8005b14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b16:	f107 0314 	add.w	r3, r7, #20
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	4807      	ldr	r0, [pc, #28]	@ (8005b3c <HAL_TIM_MspPostInit+0xc8>)
 8005b1e:	f002 ffb5 	bl	8008a8c <HAL_GPIO_Init>
}
 8005b22:	bf00      	nop
 8005b24:	3728      	adds	r7, #40	@ 0x28
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	40010000 	.word	0x40010000
 8005b30:	58024400 	.word	0x58024400
 8005b34:	58021000 	.word	0x58021000
 8005b38:	40000800 	.word	0x40000800
 8005b3c:	58020c00 	.word	0x58020c00

08005b40 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b0bc      	sub	sp, #240	@ 0xf0
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b48:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]
 8005b50:	605a      	str	r2, [r3, #4]
 8005b52:	609a      	str	r2, [r3, #8]
 8005b54:	60da      	str	r2, [r3, #12]
 8005b56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005b58:	f107 0318 	add.w	r3, r7, #24
 8005b5c:	22c0      	movs	r2, #192	@ 0xc0
 8005b5e:	2100      	movs	r1, #0
 8005b60:	4618      	mov	r0, r3
 8005b62:	f00d fac7 	bl	80130f4 <memset>
  if(huart->Instance==USART1)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a51      	ldr	r2, [pc, #324]	@ (8005cb0 <HAL_UART_MspInit+0x170>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d14f      	bne.n	8005c10 <HAL_UART_MspInit+0xd0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005b70:	f04f 0201 	mov.w	r2, #1
 8005b74:	f04f 0300 	mov.w	r3, #0
 8005b78:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_HSI;
 8005b7c:	2318      	movs	r3, #24
 8005b7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005b82:	f107 0318 	add.w	r3, r7, #24
 8005b86:	4618      	mov	r0, r3
 8005b88:	f005 f83e 	bl	800ac08 <HAL_RCCEx_PeriphCLKConfig>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d001      	beq.n	8005b96 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8005b92:	f7ff fd8d 	bl	80056b0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005b96:	4b47      	ldr	r3, [pc, #284]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005b98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b9c:	4a45      	ldr	r2, [pc, #276]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005b9e:	f043 0310 	orr.w	r3, r3, #16
 8005ba2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005ba6:	4b43      	ldr	r3, [pc, #268]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005ba8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005bac:	f003 0310 	and.w	r3, r3, #16
 8005bb0:	617b      	str	r3, [r7, #20]
 8005bb2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005bb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bba:	4a3e      	ldr	r2, [pc, #248]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005bbc:	f043 0302 	orr.w	r3, r3, #2
 8005bc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	613b      	str	r3, [r7, #16]
 8005bd0:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005bd2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8005bd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bda:	2302      	movs	r3, #2
 8005bdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005be0:	2300      	movs	r3, #0
 8005be2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005be6:	2300      	movs	r3, #0
 8005be8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8005bec:	2304      	movs	r3, #4
 8005bee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005bf2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	482f      	ldr	r0, [pc, #188]	@ (8005cb8 <HAL_UART_MspInit+0x178>)
 8005bfa:	f002 ff47 	bl	8008a8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005bfe:	2200      	movs	r2, #0
 8005c00:	2100      	movs	r1, #0
 8005c02:	2025      	movs	r0, #37	@ 0x25
 8005c04:	f002 f931 	bl	8007e6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005c08:	2025      	movs	r0, #37	@ 0x25
 8005c0a:	f002 f948 	bl	8007e9e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8005c0e:	e04b      	b.n	8005ca8 <HAL_UART_MspInit+0x168>
  else if(huart->Instance==USART3)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a29      	ldr	r2, [pc, #164]	@ (8005cbc <HAL_UART_MspInit+0x17c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d146      	bne.n	8005ca8 <HAL_UART_MspInit+0x168>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005c1a:	f04f 0202 	mov.w	r2, #2
 8005c1e:	f04f 0300 	mov.w	r3, #0
 8005c22:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8005c26:	2300      	movs	r3, #0
 8005c28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c2c:	f107 0318 	add.w	r3, r7, #24
 8005c30:	4618      	mov	r0, r3
 8005c32:	f004 ffe9 	bl	800ac08 <HAL_RCCEx_PeriphCLKConfig>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d001      	beq.n	8005c40 <HAL_UART_MspInit+0x100>
      Error_Handler();
 8005c3c:	f7ff fd38 	bl	80056b0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005c40:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005c42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c46:	4a1b      	ldr	r2, [pc, #108]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c4c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005c50:	4b18      	ldr	r3, [pc, #96]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005c52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c5a:	60fb      	str	r3, [r7, #12]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005c5e:	4b15      	ldr	r3, [pc, #84]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005c60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c64:	4a13      	ldr	r2, [pc, #76]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005c66:	f043 0308 	orr.w	r3, r3, #8
 8005c6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005c6e:	4b11      	ldr	r3, [pc, #68]	@ (8005cb4 <HAL_UART_MspInit+0x174>)
 8005c70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c74:	f003 0308 	and.w	r3, r3, #8
 8005c78:	60bb      	str	r3, [r7, #8]
 8005c7a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005c7c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8005c80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c84:	2302      	movs	r3, #2
 8005c86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c90:	2300      	movs	r3, #0
 8005c92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005c96:	2307      	movs	r3, #7
 8005c98:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005c9c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	4807      	ldr	r0, [pc, #28]	@ (8005cc0 <HAL_UART_MspInit+0x180>)
 8005ca4:	f002 fef2 	bl	8008a8c <HAL_GPIO_Init>
}
 8005ca8:	bf00      	nop
 8005caa:	37f0      	adds	r7, #240	@ 0xf0
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	40011000 	.word	0x40011000
 8005cb4:	58024400 	.word	0x58024400
 8005cb8:	58020400 	.word	0x58020400
 8005cbc:	40004800 	.word	0x40004800
 8005cc0:	58020c00 	.word	0x58020c00

08005cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005cc8:	bf00      	nop
 8005cca:	e7fd      	b.n	8005cc8 <NMI_Handler+0x4>

08005ccc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005cd0:	bf00      	nop
 8005cd2:	e7fd      	b.n	8005cd0 <HardFault_Handler+0x4>

08005cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005cd8:	bf00      	nop
 8005cda:	e7fd      	b.n	8005cd8 <MemManage_Handler+0x4>

08005cdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ce0:	bf00      	nop
 8005ce2:	e7fd      	b.n	8005ce0 <BusFault_Handler+0x4>

08005ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005ce8:	bf00      	nop
 8005cea:	e7fd      	b.n	8005ce8 <UsageFault_Handler+0x4>

08005cec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005cec:	b480      	push	{r7}
 8005cee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005cf0:	bf00      	nop
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005cfe:	bf00      	nop
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005d0c:	bf00      	nop
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005d16:	b580      	push	{r7, lr}
 8005d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005d1a:	f000 fa35 	bl	8006188 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005d1e:	bf00      	nop
 8005d20:	bd80      	pop	{r7, pc}
	...

08005d24 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005d28:	4802      	ldr	r0, [pc, #8]	@ (8005d34 <TIM1_UP_IRQHandler+0x10>)
 8005d2a:	f008 f9af 	bl	800e08c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8005d2e:	bf00      	nop
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	24003c5c 	.word	0x24003c5c

08005d38 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8005d3c:	4802      	ldr	r0, [pc, #8]	@ (8005d48 <TIM1_CC_IRQHandler+0x10>)
 8005d3e:	f008 f9a5 	bl	800e08c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8005d42:	bf00      	nop
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	24003c5c 	.word	0x24003c5c

08005d4c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005d50:	4802      	ldr	r0, [pc, #8]	@ (8005d5c <TIM4_IRQHandler+0x10>)
 8005d52:	f008 f99b 	bl	800e08c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005d56:	bf00      	nop
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	24003ca8 	.word	0x24003ca8

08005d60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005d64:	4802      	ldr	r0, [pc, #8]	@ (8005d70 <USART1_IRQHandler+0x10>)
 8005d66:	f009 fd55 	bl	800f814 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005d6a:	bf00      	nop
 8005d6c:	bd80      	pop	{r7, pc}
 8005d6e:	bf00      	nop
 8005d70:	24003d40 	.word	0x24003d40

08005d74 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8005d78:	4802      	ldr	r0, [pc, #8]	@ (8005d84 <TIM5_IRQHandler+0x10>)
 8005d7a:	f008 f987 	bl	800e08c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8005d7e:	bf00      	nop
 8005d80:	bd80      	pop	{r7, pc}
 8005d82:	bf00      	nop
 8005d84:	24003cf4 	.word	0x24003cf4

08005d88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	af00      	add	r7, sp, #0
  return 1;
 8005d8c:	2301      	movs	r3, #1
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	46bd      	mov	sp, r7
 8005d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d96:	4770      	bx	lr

08005d98 <_kill>:

int _kill(int pid, int sig)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b082      	sub	sp, #8
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
 8005da0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005da2:	f00d fa3f 	bl	8013224 <__errno>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2216      	movs	r2, #22
 8005daa:	601a      	str	r2, [r3, #0]
  return -1;
 8005dac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <_exit>:

void _exit (int status)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b082      	sub	sp, #8
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f7ff ffe7 	bl	8005d98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005dca:	bf00      	nop
 8005dcc:	e7fd      	b.n	8005dca <_exit+0x12>

08005dce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b086      	sub	sp, #24
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	60f8      	str	r0, [r7, #12]
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005dda:	2300      	movs	r3, #0
 8005ddc:	617b      	str	r3, [r7, #20]
 8005dde:	e00a      	b.n	8005df6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005de0:	f3af 8000 	nop.w
 8005de4:	4601      	mov	r1, r0
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	1c5a      	adds	r2, r3, #1
 8005dea:	60ba      	str	r2, [r7, #8]
 8005dec:	b2ca      	uxtb	r2, r1
 8005dee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	3301      	adds	r3, #1
 8005df4:	617b      	str	r3, [r7, #20]
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	dbf0      	blt.n	8005de0 <_read+0x12>
  }

  return len;
 8005dfe:	687b      	ldr	r3, [r7, #4]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3718      	adds	r7, #24
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005e10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
 8005e28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005e30:	605a      	str	r2, [r3, #4]
  return 0;
 8005e32:	2300      	movs	r3, #0
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <_isatty>:

int _isatty(int file)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005e48:	2301      	movs	r3, #1
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b085      	sub	sp, #20
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	60b9      	str	r1, [r7, #8]
 8005e60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005e78:	4a14      	ldr	r2, [pc, #80]	@ (8005ecc <_sbrk+0x5c>)
 8005e7a:	4b15      	ldr	r3, [pc, #84]	@ (8005ed0 <_sbrk+0x60>)
 8005e7c:	1ad3      	subs	r3, r2, r3
 8005e7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005e84:	4b13      	ldr	r3, [pc, #76]	@ (8005ed4 <_sbrk+0x64>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d102      	bne.n	8005e92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005e8c:	4b11      	ldr	r3, [pc, #68]	@ (8005ed4 <_sbrk+0x64>)
 8005e8e:	4a12      	ldr	r2, [pc, #72]	@ (8005ed8 <_sbrk+0x68>)
 8005e90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005e92:	4b10      	ldr	r3, [pc, #64]	@ (8005ed4 <_sbrk+0x64>)
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4413      	add	r3, r2
 8005e9a:	693a      	ldr	r2, [r7, #16]
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d207      	bcs.n	8005eb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005ea0:	f00d f9c0 	bl	8013224 <__errno>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	220c      	movs	r2, #12
 8005ea8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8005eae:	e009      	b.n	8005ec4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005eb0:	4b08      	ldr	r3, [pc, #32]	@ (8005ed4 <_sbrk+0x64>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005eb6:	4b07      	ldr	r3, [pc, #28]	@ (8005ed4 <_sbrk+0x64>)
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	4a05      	ldr	r2, [pc, #20]	@ (8005ed4 <_sbrk+0x64>)
 8005ec0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3718      	adds	r7, #24
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	24080000 	.word	0x24080000
 8005ed0:	00000400 	.word	0x00000400
 8005ed4:	24003e78 	.word	0x24003e78
 8005ed8:	24003fd0 	.word	0x24003fd0

08005edc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8005ee0:	4b43      	ldr	r3, [pc, #268]	@ (8005ff0 <SystemInit+0x114>)
 8005ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ee6:	4a42      	ldr	r2, [pc, #264]	@ (8005ff0 <SystemInit+0x114>)
 8005ee8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005eec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005ef0:	4b40      	ldr	r3, [pc, #256]	@ (8005ff4 <SystemInit+0x118>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 030f 	and.w	r3, r3, #15
 8005ef8:	2b06      	cmp	r3, #6
 8005efa:	d807      	bhi.n	8005f0c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005efc:	4b3d      	ldr	r3, [pc, #244]	@ (8005ff4 <SystemInit+0x118>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f023 030f 	bic.w	r3, r3, #15
 8005f04:	4a3b      	ldr	r2, [pc, #236]	@ (8005ff4 <SystemInit+0x118>)
 8005f06:	f043 0307 	orr.w	r3, r3, #7
 8005f0a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8005f0c:	4b3a      	ldr	r3, [pc, #232]	@ (8005ff8 <SystemInit+0x11c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a39      	ldr	r2, [pc, #228]	@ (8005ff8 <SystemInit+0x11c>)
 8005f12:	f043 0301 	orr.w	r3, r3, #1
 8005f16:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005f18:	4b37      	ldr	r3, [pc, #220]	@ (8005ff8 <SystemInit+0x11c>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8005f1e:	4b36      	ldr	r3, [pc, #216]	@ (8005ff8 <SystemInit+0x11c>)
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	4935      	ldr	r1, [pc, #212]	@ (8005ff8 <SystemInit+0x11c>)
 8005f24:	4b35      	ldr	r3, [pc, #212]	@ (8005ffc <SystemInit+0x120>)
 8005f26:	4013      	ands	r3, r2
 8005f28:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8005f2a:	4b32      	ldr	r3, [pc, #200]	@ (8005ff4 <SystemInit+0x118>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 0308 	and.w	r3, r3, #8
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d007      	beq.n	8005f46 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8005f36:	4b2f      	ldr	r3, [pc, #188]	@ (8005ff4 <SystemInit+0x118>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f023 030f 	bic.w	r3, r3, #15
 8005f3e:	4a2d      	ldr	r2, [pc, #180]	@ (8005ff4 <SystemInit+0x118>)
 8005f40:	f043 0307 	orr.w	r3, r3, #7
 8005f44:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8005f46:	4b2c      	ldr	r3, [pc, #176]	@ (8005ff8 <SystemInit+0x11c>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8005f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8005ff8 <SystemInit+0x11c>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8005f52:	4b29      	ldr	r3, [pc, #164]	@ (8005ff8 <SystemInit+0x11c>)
 8005f54:	2200      	movs	r2, #0
 8005f56:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8005f58:	4b27      	ldr	r3, [pc, #156]	@ (8005ff8 <SystemInit+0x11c>)
 8005f5a:	4a29      	ldr	r2, [pc, #164]	@ (8006000 <SystemInit+0x124>)
 8005f5c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8005f5e:	4b26      	ldr	r3, [pc, #152]	@ (8005ff8 <SystemInit+0x11c>)
 8005f60:	4a28      	ldr	r2, [pc, #160]	@ (8006004 <SystemInit+0x128>)
 8005f62:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8005f64:	4b24      	ldr	r3, [pc, #144]	@ (8005ff8 <SystemInit+0x11c>)
 8005f66:	4a28      	ldr	r2, [pc, #160]	@ (8006008 <SystemInit+0x12c>)
 8005f68:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8005f6a:	4b23      	ldr	r3, [pc, #140]	@ (8005ff8 <SystemInit+0x11c>)
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8005f70:	4b21      	ldr	r3, [pc, #132]	@ (8005ff8 <SystemInit+0x11c>)
 8005f72:	4a25      	ldr	r2, [pc, #148]	@ (8006008 <SystemInit+0x12c>)
 8005f74:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005f76:	4b20      	ldr	r3, [pc, #128]	@ (8005ff8 <SystemInit+0x11c>)
 8005f78:	2200      	movs	r2, #0
 8005f7a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ff8 <SystemInit+0x11c>)
 8005f7e:	4a22      	ldr	r2, [pc, #136]	@ (8006008 <SystemInit+0x12c>)
 8005f80:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8005f82:	4b1d      	ldr	r3, [pc, #116]	@ (8005ff8 <SystemInit+0x11c>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005f88:	4b1b      	ldr	r3, [pc, #108]	@ (8005ff8 <SystemInit+0x11c>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8005ff8 <SystemInit+0x11c>)
 8005f8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005f92:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005f94:	4b18      	ldr	r3, [pc, #96]	@ (8005ff8 <SystemInit+0x11c>)
 8005f96:	2200      	movs	r2, #0
 8005f98:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800600c <SystemInit+0x130>)
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8006010 <SystemInit+0x134>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fa6:	d202      	bcs.n	8005fae <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8006014 <SystemInit+0x138>)
 8005faa:	2201      	movs	r2, #1
 8005fac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8005fae:	4b12      	ldr	r3, [pc, #72]	@ (8005ff8 <SystemInit+0x11c>)
 8005fb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005fb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d113      	bne.n	8005fe4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8005ff8 <SystemInit+0x11c>)
 8005fbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8005ff8 <SystemInit+0x11c>)
 8005fc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005fc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005fcc:	4b12      	ldr	r3, [pc, #72]	@ (8006018 <SystemInit+0x13c>)
 8005fce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8005fd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005fd4:	4b08      	ldr	r3, [pc, #32]	@ (8005ff8 <SystemInit+0x11c>)
 8005fd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005fda:	4a07      	ldr	r2, [pc, #28]	@ (8005ff8 <SystemInit+0x11c>)
 8005fdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005fe0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005fe4:	bf00      	nop
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	e000ed00 	.word	0xe000ed00
 8005ff4:	52002000 	.word	0x52002000
 8005ff8:	58024400 	.word	0x58024400
 8005ffc:	eaf6ed7f 	.word	0xeaf6ed7f
 8006000:	02020200 	.word	0x02020200
 8006004:	01ff0000 	.word	0x01ff0000
 8006008:	01010280 	.word	0x01010280
 800600c:	5c001000 	.word	0x5c001000
 8006010:	ffff0000 	.word	0xffff0000
 8006014:	51008108 	.word	0x51008108
 8006018:	52004000 	.word	0x52004000

0800601c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8006020:	4b09      	ldr	r3, [pc, #36]	@ (8006048 <ExitRun0Mode+0x2c>)
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	4a08      	ldr	r2, [pc, #32]	@ (8006048 <ExitRun0Mode+0x2c>)
 8006026:	f043 0302 	orr.w	r3, r3, #2
 800602a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800602c:	bf00      	nop
 800602e:	4b06      	ldr	r3, [pc, #24]	@ (8006048 <ExitRun0Mode+0x2c>)
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d0f9      	beq.n	800602e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800603a:	bf00      	nop
 800603c:	bf00      	nop
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	58024800 	.word	0x58024800

0800604c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800604c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8006088 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8006050:	f7ff ffe4 	bl	800601c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006054:	f7ff ff42 	bl	8005edc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006058:	480c      	ldr	r0, [pc, #48]	@ (800608c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800605a:	490d      	ldr	r1, [pc, #52]	@ (8006090 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800605c:	4a0d      	ldr	r2, [pc, #52]	@ (8006094 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800605e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006060:	e002      	b.n	8006068 <LoopCopyDataInit>

08006062 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006062:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006064:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006066:	3304      	adds	r3, #4

08006068 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006068:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800606a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800606c:	d3f9      	bcc.n	8006062 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800606e:	4a0a      	ldr	r2, [pc, #40]	@ (8006098 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006070:	4c0a      	ldr	r4, [pc, #40]	@ (800609c <LoopFillZerobss+0x22>)
  movs r3, #0
 8006072:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006074:	e001      	b.n	800607a <LoopFillZerobss>

08006076 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006076:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006078:	3204      	adds	r2, #4

0800607a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800607a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800607c:	d3fb      	bcc.n	8006076 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800607e:	f00d f8d7 	bl	8013230 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006082:	f7fe fc7d 	bl	8004980 <main>
  bx  lr
 8006086:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006088:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800608c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006090:	24000240 	.word	0x24000240
  ldr r2, =_sidata
 8006094:	08016600 	.word	0x08016600
  ldr r2, =_sbss
 8006098:	24000240 	.word	0x24000240
  ldr r4, =_ebss
 800609c:	24003fcc 	.word	0x24003fcc

080060a0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80060a0:	e7fe      	b.n	80060a0 <ADC3_IRQHandler>
	...

080060a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060aa:	2003      	movs	r0, #3
 80060ac:	f001 fed2 	bl	8007e54 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80060b0:	f004 fbd4 	bl	800a85c <HAL_RCC_GetSysClockFreq>
 80060b4:	4602      	mov	r2, r0
 80060b6:	4b15      	ldr	r3, [pc, #84]	@ (800610c <HAL_Init+0x68>)
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	0a1b      	lsrs	r3, r3, #8
 80060bc:	f003 030f 	and.w	r3, r3, #15
 80060c0:	4913      	ldr	r1, [pc, #76]	@ (8006110 <HAL_Init+0x6c>)
 80060c2:	5ccb      	ldrb	r3, [r1, r3]
 80060c4:	f003 031f 	and.w	r3, r3, #31
 80060c8:	fa22 f303 	lsr.w	r3, r2, r3
 80060cc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80060ce:	4b0f      	ldr	r3, [pc, #60]	@ (800610c <HAL_Init+0x68>)
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	f003 030f 	and.w	r3, r3, #15
 80060d6:	4a0e      	ldr	r2, [pc, #56]	@ (8006110 <HAL_Init+0x6c>)
 80060d8:	5cd3      	ldrb	r3, [r2, r3]
 80060da:	f003 031f 	and.w	r3, r3, #31
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	fa22 f303 	lsr.w	r3, r2, r3
 80060e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006114 <HAL_Init+0x70>)
 80060e6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80060e8:	4a0b      	ldr	r2, [pc, #44]	@ (8006118 <HAL_Init+0x74>)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80060ee:	200f      	movs	r0, #15
 80060f0:	f000 f814 	bl	800611c <HAL_InitTick>
 80060f4:	4603      	mov	r3, r0
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d001      	beq.n	80060fe <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e002      	b.n	8006104 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80060fe:	f7ff fadd 	bl	80056bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}
 800610c:	58024400 	.word	0x58024400
 8006110:	08016230 	.word	0x08016230
 8006114:	2400006c 	.word	0x2400006c
 8006118:	24000068 	.word	0x24000068

0800611c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b082      	sub	sp, #8
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8006124:	4b15      	ldr	r3, [pc, #84]	@ (800617c <HAL_InitTick+0x60>)
 8006126:	781b      	ldrb	r3, [r3, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d101      	bne.n	8006130 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e021      	b.n	8006174 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8006130:	4b13      	ldr	r3, [pc, #76]	@ (8006180 <HAL_InitTick+0x64>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	4b11      	ldr	r3, [pc, #68]	@ (800617c <HAL_InitTick+0x60>)
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	4619      	mov	r1, r3
 800613a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800613e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006142:	fbb2 f3f3 	udiv	r3, r2, r3
 8006146:	4618      	mov	r0, r3
 8006148:	f001 feb7 	bl	8007eba <HAL_SYSTICK_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d001      	beq.n	8006156 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	e00e      	b.n	8006174 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b0f      	cmp	r3, #15
 800615a:	d80a      	bhi.n	8006172 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800615c:	2200      	movs	r2, #0
 800615e:	6879      	ldr	r1, [r7, #4]
 8006160:	f04f 30ff 	mov.w	r0, #4294967295
 8006164:	f001 fe81 	bl	8007e6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006168:	4a06      	ldr	r2, [pc, #24]	@ (8006184 <HAL_InitTick+0x68>)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800616e:	2300      	movs	r3, #0
 8006170:	e000      	b.n	8006174 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
}
 8006174:	4618      	mov	r0, r3
 8006176:	3708      	adds	r7, #8
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	24000074 	.word	0x24000074
 8006180:	24000068 	.word	0x24000068
 8006184:	24000070 	.word	0x24000070

08006188 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006188:	b480      	push	{r7}
 800618a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800618c:	4b06      	ldr	r3, [pc, #24]	@ (80061a8 <HAL_IncTick+0x20>)
 800618e:	781b      	ldrb	r3, [r3, #0]
 8006190:	461a      	mov	r2, r3
 8006192:	4b06      	ldr	r3, [pc, #24]	@ (80061ac <HAL_IncTick+0x24>)
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4413      	add	r3, r2
 8006198:	4a04      	ldr	r2, [pc, #16]	@ (80061ac <HAL_IncTick+0x24>)
 800619a:	6013      	str	r3, [r2, #0]
}
 800619c:	bf00      	nop
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	24000074 	.word	0x24000074
 80061ac:	24003e7c 	.word	0x24003e7c

080061b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  return uwTick;
 80061b4:	4b03      	ldr	r3, [pc, #12]	@ (80061c4 <HAL_GetTick+0x14>)
 80061b6:	681b      	ldr	r3, [r3, #0]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr
 80061c2:	bf00      	nop
 80061c4:	24003e7c 	.word	0x24003e7c

080061c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80061d0:	f7ff ffee 	bl	80061b0 <HAL_GetTick>
 80061d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061e0:	d005      	beq.n	80061ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80061e2:	4b0a      	ldr	r3, [pc, #40]	@ (800620c <HAL_Delay+0x44>)
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	461a      	mov	r2, r3
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	4413      	add	r3, r2
 80061ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80061ee:	bf00      	nop
 80061f0:	f7ff ffde 	bl	80061b0 <HAL_GetTick>
 80061f4:	4602      	mov	r2, r0
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	1ad3      	subs	r3, r2, r3
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d8f7      	bhi.n	80061f0 <HAL_Delay+0x28>
  {
  }
}
 8006200:	bf00      	nop
 8006202:	bf00      	nop
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	24000074 	.word	0x24000074

08006210 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8006210:	b480      	push	{r7}
 8006212:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8006214:	4b03      	ldr	r3, [pc, #12]	@ (8006224 <HAL_GetREVID+0x14>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	0c1b      	lsrs	r3, r3, #16
}
 800621a:	4618      	mov	r0, r3
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr
 8006224:	5c001000 	.word	0x5c001000

08006228 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	431a      	orrs	r2, r3
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	609a      	str	r2, [r3, #8]
}
 8006242:	bf00      	nop
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800624e:	b480      	push	{r7}
 8006250:	b083      	sub	sp, #12
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
 8006256:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	689b      	ldr	r3, [r3, #8]
 800625c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	431a      	orrs	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	609a      	str	r2, [r3, #8]
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8006284:	4618      	mov	r0, r3
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8006290:	b480      	push	{r7}
 8006292:	b087      	sub	sp, #28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d107      	bne.n	80062b4 <LL_ADC_SetChannelPreselection+0x24>
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	0e9b      	lsrs	r3, r3, #26
 80062a8:	f003 031f 	and.w	r3, r3, #31
 80062ac:	2201      	movs	r2, #1
 80062ae:	fa02 f303 	lsl.w	r3, r2, r3
 80062b2:	e015      	b.n	80062e0 <LL_ADC_SetChannelPreselection+0x50>
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	fa93 f3a3 	rbit	r3, r3
 80062be:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80062ca:	2320      	movs	r3, #32
 80062cc:	e003      	b.n	80062d6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	fab3 f383 	clz	r3, r3
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	f003 031f 	and.w	r3, r3, #31
 80062da:	2201      	movs	r2, #1
 80062dc:	fa02 f303 	lsl.w	r3, r2, r3
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	69d2      	ldr	r2, [r2, #28]
 80062e4:	431a      	orrs	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80062ea:	bf00      	nop
 80062ec:	371c      	adds	r7, #28
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr

080062f6 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80062f6:	b480      	push	{r7}
 80062f8:	b087      	sub	sp, #28
 80062fa:	af00      	add	r7, sp, #0
 80062fc:	60f8      	str	r0, [r7, #12]
 80062fe:	60b9      	str	r1, [r7, #8]
 8006300:	607a      	str	r2, [r7, #4]
 8006302:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	3360      	adds	r3, #96	@ 0x60
 8006308:	461a      	mov	r2, r3
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	009b      	lsls	r3, r3, #2
 800630e:	4413      	add	r3, r2
 8006310:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	430b      	orrs	r3, r1
 8006324:	431a      	orrs	r2, r3
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800632a:	bf00      	nop
 800632c:	371c      	adds	r7, #28
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr

08006336 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8006336:	b480      	push	{r7}
 8006338:	b085      	sub	sp, #20
 800633a:	af00      	add	r7, sp, #0
 800633c:	60f8      	str	r0, [r7, #12]
 800633e:	60b9      	str	r1, [r7, #8]
 8006340:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f003 031f 	and.w	r3, r3, #31
 8006350:	6879      	ldr	r1, [r7, #4]
 8006352:	fa01 f303 	lsl.w	r3, r1, r3
 8006356:	431a      	orrs	r2, r3
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	611a      	str	r2, [r3, #16]
}
 800635c:	bf00      	nop
 800635e:	3714      	adds	r7, #20
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8006368:	b480      	push	{r7}
 800636a:	b087      	sub	sp, #28
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	3360      	adds	r3, #96	@ 0x60
 8006378:	461a      	mov	r2, r3
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4413      	add	r3, r2
 8006380:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	431a      	orrs	r2, r3
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	601a      	str	r2, [r3, #0]
  }
}
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800639e:	b480      	push	{r7}
 80063a0:	b083      	sub	sp, #12
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d101      	bne.n	80063b6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80063b2:	2301      	movs	r3, #1
 80063b4:	e000      	b.n	80063b8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	370c      	adds	r7, #12
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	60f8      	str	r0, [r7, #12]
 80063cc:	60b9      	str	r1, [r7, #8]
 80063ce:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	3330      	adds	r3, #48	@ 0x30
 80063d4:	461a      	mov	r2, r3
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	0a1b      	lsrs	r3, r3, #8
 80063da:	009b      	lsls	r3, r3, #2
 80063dc:	f003 030c 	and.w	r3, r3, #12
 80063e0:	4413      	add	r3, r2
 80063e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	f003 031f 	and.w	r3, r3, #31
 80063ee:	211f      	movs	r1, #31
 80063f0:	fa01 f303 	lsl.w	r3, r1, r3
 80063f4:	43db      	mvns	r3, r3
 80063f6:	401a      	ands	r2, r3
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	0e9b      	lsrs	r3, r3, #26
 80063fc:	f003 011f 	and.w	r1, r3, #31
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	f003 031f 	and.w	r3, r3, #31
 8006406:	fa01 f303 	lsl.w	r3, r1, r3
 800640a:	431a      	orrs	r2, r3
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8006410:	bf00      	nop
 8006412:	371c      	adds	r7, #28
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800641c:	b480      	push	{r7}
 800641e:	b087      	sub	sp, #28
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3314      	adds	r3, #20
 800642c:	461a      	mov	r2, r3
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	0e5b      	lsrs	r3, r3, #25
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	f003 0304 	and.w	r3, r3, #4
 8006438:	4413      	add	r3, r2
 800643a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	0d1b      	lsrs	r3, r3, #20
 8006444:	f003 031f 	and.w	r3, r3, #31
 8006448:	2107      	movs	r1, #7
 800644a:	fa01 f303 	lsl.w	r3, r1, r3
 800644e:	43db      	mvns	r3, r3
 8006450:	401a      	ands	r2, r3
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	0d1b      	lsrs	r3, r3, #20
 8006456:	f003 031f 	and.w	r3, r3, #31
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	fa01 f303 	lsl.w	r3, r1, r3
 8006460:	431a      	orrs	r2, r3
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8006466:	bf00      	nop
 8006468:	371c      	adds	r7, #28
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr
	...

08006474 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8006474:	b480      	push	{r7}
 8006476:	b085      	sub	sp, #20
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800648c:	43db      	mvns	r3, r3
 800648e:	401a      	ands	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f003 0318 	and.w	r3, r3, #24
 8006496:	4908      	ldr	r1, [pc, #32]	@ (80064b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8006498:	40d9      	lsrs	r1, r3
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	400b      	ands	r3, r1
 800649e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064a2:	431a      	orrs	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80064aa:	bf00      	nop
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	000fffff 	.word	0x000fffff

080064bc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	f003 031f 	and.w	r3, r3, #31
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	689b      	ldr	r3, [r3, #8]
 80064e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80064e8:	4618      	mov	r0, r3
 80064ea:	370c      	adds	r7, #12
 80064ec:	46bd      	mov	sp, r7
 80064ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f2:	4770      	bx	lr

080064f4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689a      	ldr	r2, [r3, #8]
 8006500:	4b04      	ldr	r3, [pc, #16]	@ (8006514 <LL_ADC_DisableDeepPowerDown+0x20>)
 8006502:	4013      	ands	r3, r2
 8006504:	687a      	ldr	r2, [r7, #4]
 8006506:	6093      	str	r3, [r2, #8]
}
 8006508:	bf00      	nop
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr
 8006514:	5fffffc0 	.word	0x5fffffc0

08006518 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006528:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800652c:	d101      	bne.n	8006532 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800652e:	2301      	movs	r3, #1
 8006530:	e000      	b.n	8006534 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8006532:	2300      	movs	r3, #0
}
 8006534:	4618      	mov	r0, r3
 8006536:	370c      	adds	r7, #12
 8006538:	46bd      	mov	sp, r7
 800653a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653e:	4770      	bx	lr

08006540 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	689a      	ldr	r2, [r3, #8]
 800654c:	4b05      	ldr	r3, [pc, #20]	@ (8006564 <LL_ADC_EnableInternalRegulator+0x24>)
 800654e:	4013      	ands	r3, r2
 8006550:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr
 8006564:	6fffffc0 	.word	0x6fffffc0

08006568 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689b      	ldr	r3, [r3, #8]
 8006574:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006578:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800657c:	d101      	bne.n	8006582 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800657e:	2301      	movs	r3, #1
 8006580:	e000      	b.n	8006584 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	4b05      	ldr	r3, [pc, #20]	@ (80065b4 <LL_ADC_Enable+0x24>)
 800659e:	4013      	ands	r3, r2
 80065a0:	f043 0201 	orr.w	r2, r3, #1
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr
 80065b4:	7fffffc0 	.word	0x7fffffc0

080065b8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	689a      	ldr	r2, [r3, #8]
 80065c4:	4b05      	ldr	r3, [pc, #20]	@ (80065dc <LL_ADC_Disable+0x24>)
 80065c6:	4013      	ands	r3, r2
 80065c8:	f043 0202 	orr.w	r2, r3, #2
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr
 80065dc:	7fffffc0 	.word	0x7fffffc0

080065e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80065e0:	b480      	push	{r7}
 80065e2:	b083      	sub	sp, #12
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	f003 0301 	and.w	r3, r3, #1
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <LL_ADC_IsEnabled+0x18>
 80065f4:	2301      	movs	r3, #1
 80065f6:	e000      	b.n	80065fa <LL_ADC_IsEnabled+0x1a>
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	370c      	adds	r7, #12
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr

08006606 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8006606:	b480      	push	{r7}
 8006608:	b083      	sub	sp, #12
 800660a:	af00      	add	r7, sp, #0
 800660c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 0302 	and.w	r3, r3, #2
 8006616:	2b02      	cmp	r3, #2
 8006618:	d101      	bne.n	800661e <LL_ADC_IsDisableOngoing+0x18>
 800661a:	2301      	movs	r3, #1
 800661c:	e000      	b.n	8006620 <LL_ADC_IsDisableOngoing+0x1a>
 800661e:	2300      	movs	r3, #0
}
 8006620:	4618      	mov	r0, r3
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	4b05      	ldr	r3, [pc, #20]	@ (8006650 <LL_ADC_REG_StartConversion+0x24>)
 800663a:	4013      	ands	r3, r2
 800663c:	f043 0204 	orr.w	r2, r3, #4
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8006644:	bf00      	nop
 8006646:	370c      	adds	r7, #12
 8006648:	46bd      	mov	sp, r7
 800664a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664e:	4770      	bx	lr
 8006650:	7fffffc0 	.word	0x7fffffc0

08006654 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689a      	ldr	r2, [r3, #8]
 8006660:	4b05      	ldr	r3, [pc, #20]	@ (8006678 <LL_ADC_REG_StopConversion+0x24>)
 8006662:	4013      	ands	r3, r2
 8006664:	f043 0210 	orr.w	r2, r3, #16
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800666c:	bf00      	nop
 800666e:	370c      	adds	r7, #12
 8006670:	46bd      	mov	sp, r7
 8006672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006676:	4770      	bx	lr
 8006678:	7fffffc0 	.word	0x7fffffc0

0800667c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	f003 0304 	and.w	r3, r3, #4
 800668c:	2b04      	cmp	r3, #4
 800668e:	d101      	bne.n	8006694 <LL_ADC_REG_IsConversionOngoing+0x18>
 8006690:	2301      	movs	r3, #1
 8006692:	e000      	b.n	8006696 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006694:	2300      	movs	r3, #0
}
 8006696:	4618      	mov	r0, r3
 8006698:	370c      	adds	r7, #12
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
	...

080066a4 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	689a      	ldr	r2, [r3, #8]
 80066b0:	4b05      	ldr	r3, [pc, #20]	@ (80066c8 <LL_ADC_INJ_StopConversion+0x24>)
 80066b2:	4013      	ands	r3, r2
 80066b4:	f043 0220 	orr.w	r2, r3, #32
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80066bc:	bf00      	nop
 80066be:	370c      	adds	r7, #12
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr
 80066c8:	7fffffc0 	.word	0x7fffffc0

080066cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	f003 0308 	and.w	r3, r3, #8
 80066dc:	2b08      	cmp	r3, #8
 80066de:	d101      	bne.n	80066e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80066e0:	2301      	movs	r3, #1
 80066e2:	e000      	b.n	80066e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
	...

080066f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80066f4:	b590      	push	{r4, r7, lr}
 80066f6:	b089      	sub	sp, #36	@ 0x24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066fc:	2300      	movs	r3, #0
 80066fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8006700:	2300      	movs	r3, #0
 8006702:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d101      	bne.n	800670e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e18f      	b.n	8006a2e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006718:	2b00      	cmp	r3, #0
 800671a:	d109      	bne.n	8006730 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f7fe ffe7 	bl	80056f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4618      	mov	r0, r3
 8006736:	f7ff feef 	bl	8006518 <LL_ADC_IsDeepPowerDownEnabled>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d004      	beq.n	800674a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4618      	mov	r0, r3
 8006746:	f7ff fed5 	bl	80064f4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4618      	mov	r0, r3
 8006750:	f7ff ff0a 	bl	8006568 <LL_ADC_IsInternalRegulatorEnabled>
 8006754:	4603      	mov	r3, r0
 8006756:	2b00      	cmp	r3, #0
 8006758:	d114      	bne.n	8006784 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	4618      	mov	r0, r3
 8006760:	f7ff feee 	bl	8006540 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006764:	4b87      	ldr	r3, [pc, #540]	@ (8006984 <HAL_ADC_Init+0x290>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	099b      	lsrs	r3, r3, #6
 800676a:	4a87      	ldr	r2, [pc, #540]	@ (8006988 <HAL_ADC_Init+0x294>)
 800676c:	fba2 2303 	umull	r2, r3, r2, r3
 8006770:	099b      	lsrs	r3, r3, #6
 8006772:	3301      	adds	r3, #1
 8006774:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8006776:	e002      	b.n	800677e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	3b01      	subs	r3, #1
 800677c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1f9      	bne.n	8006778 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff feed 	bl	8006568 <LL_ADC_IsInternalRegulatorEnabled>
 800678e:	4603      	mov	r3, r0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10d      	bne.n	80067b0 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006798:	f043 0210 	orr.w	r2, r3, #16
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067a4:	f043 0201 	orr.w	r2, r3, #1
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f7ff ff61 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 80067ba:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067c0:	f003 0310 	and.w	r3, r3, #16
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f040 8129 	bne.w	8006a1c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f040 8125 	bne.w	8006a1c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067d6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80067da:	f043 0202 	orr.w	r2, r3, #2
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff fefa 	bl	80065e0 <LL_ADC_IsEnabled>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d136      	bne.n	8006860 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a65      	ldr	r2, [pc, #404]	@ (800698c <HAL_ADC_Init+0x298>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d004      	beq.n	8006806 <HAL_ADC_Init+0x112>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a63      	ldr	r2, [pc, #396]	@ (8006990 <HAL_ADC_Init+0x29c>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d10e      	bne.n	8006824 <HAL_ADC_Init+0x130>
 8006806:	4861      	ldr	r0, [pc, #388]	@ (800698c <HAL_ADC_Init+0x298>)
 8006808:	f7ff feea 	bl	80065e0 <LL_ADC_IsEnabled>
 800680c:	4604      	mov	r4, r0
 800680e:	4860      	ldr	r0, [pc, #384]	@ (8006990 <HAL_ADC_Init+0x29c>)
 8006810:	f7ff fee6 	bl	80065e0 <LL_ADC_IsEnabled>
 8006814:	4603      	mov	r3, r0
 8006816:	4323      	orrs	r3, r4
 8006818:	2b00      	cmp	r3, #0
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	e008      	b.n	8006836 <HAL_ADC_Init+0x142>
 8006824:	485b      	ldr	r0, [pc, #364]	@ (8006994 <HAL_ADC_Init+0x2a0>)
 8006826:	f7ff fedb 	bl	80065e0 <LL_ADC_IsEnabled>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	bf0c      	ite	eq
 8006830:	2301      	moveq	r3, #1
 8006832:	2300      	movne	r3, #0
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	d012      	beq.n	8006860 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a53      	ldr	r2, [pc, #332]	@ (800698c <HAL_ADC_Init+0x298>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d004      	beq.n	800684e <HAL_ADC_Init+0x15a>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a51      	ldr	r2, [pc, #324]	@ (8006990 <HAL_ADC_Init+0x29c>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d101      	bne.n	8006852 <HAL_ADC_Init+0x15e>
 800684e:	4a52      	ldr	r2, [pc, #328]	@ (8006998 <HAL_ADC_Init+0x2a4>)
 8006850:	e000      	b.n	8006854 <HAL_ADC_Init+0x160>
 8006852:	4a52      	ldr	r2, [pc, #328]	@ (800699c <HAL_ADC_Init+0x2a8>)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	4619      	mov	r1, r3
 800685a:	4610      	mov	r0, r2
 800685c:	f7ff fce4 	bl	8006228 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8006860:	f7ff fcd6 	bl	8006210 <HAL_GetREVID>
 8006864:	4603      	mov	r3, r0
 8006866:	f241 0203 	movw	r2, #4099	@ 0x1003
 800686a:	4293      	cmp	r3, r2
 800686c:	d914      	bls.n	8006898 <HAL_ADC_Init+0x1a4>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	2b10      	cmp	r3, #16
 8006874:	d110      	bne.n	8006898 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	7d5b      	ldrb	r3, [r3, #21]
 800687a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006880:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8006886:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	7f1b      	ldrb	r3, [r3, #28]
 800688c:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800688e:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006890:	f043 030c 	orr.w	r3, r3, #12
 8006894:	61bb      	str	r3, [r7, #24]
 8006896:	e00d      	b.n	80068b4 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	7d5b      	ldrb	r3, [r3, #21]
 800689c:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80068a2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80068a8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	7f1b      	ldrb	r3, [r3, #28]
 80068ae:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80068b0:	4313      	orrs	r3, r2
 80068b2:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	7f1b      	ldrb	r3, [r3, #28]
 80068b8:	2b01      	cmp	r3, #1
 80068ba:	d106      	bne.n	80068ca <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a1b      	ldr	r3, [r3, #32]
 80068c0:	3b01      	subs	r3, #1
 80068c2:	045b      	lsls	r3, r3, #17
 80068c4:	69ba      	ldr	r2, [r7, #24]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d009      	beq.n	80068e6 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d6:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068de:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80068e0:	69ba      	ldr	r2, [r7, #24]
 80068e2:	4313      	orrs	r3, r2
 80068e4:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68da      	ldr	r2, [r3, #12]
 80068ec:	4b2c      	ldr	r3, [pc, #176]	@ (80069a0 <HAL_ADC_Init+0x2ac>)
 80068ee:	4013      	ands	r3, r2
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	69b9      	ldr	r1, [r7, #24]
 80068f6:	430b      	orrs	r3, r1
 80068f8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4618      	mov	r0, r3
 8006900:	f7ff febc 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 8006904:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4618      	mov	r0, r3
 800690c:	f7ff fede 	bl	80066cc <LL_ADC_INJ_IsConversionOngoing>
 8006910:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d15f      	bne.n	80069d8 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d15c      	bne.n	80069d8 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	7d1b      	ldrb	r3, [r3, #20]
 8006922:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8006928:	4313      	orrs	r3, r2
 800692a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68da      	ldr	r2, [r3, #12]
 8006932:	4b1c      	ldr	r3, [pc, #112]	@ (80069a4 <HAL_ADC_Init+0x2b0>)
 8006934:	4013      	ands	r3, r2
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	69b9      	ldr	r1, [r7, #24]
 800693c:	430b      	orrs	r3, r1
 800693e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006946:	2b01      	cmp	r3, #1
 8006948:	d130      	bne.n	80069ac <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691a      	ldr	r2, [r3, #16]
 8006956:	4b14      	ldr	r3, [pc, #80]	@ (80069a8 <HAL_ADC_Init+0x2b4>)
 8006958:	4013      	ands	r3, r2
 800695a:	687a      	ldr	r2, [r7, #4]
 800695c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800695e:	3a01      	subs	r2, #1
 8006960:	0411      	lsls	r1, r2, #16
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006966:	4311      	orrs	r1, r2
 8006968:	687a      	ldr	r2, [r7, #4]
 800696a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800696c:	4311      	orrs	r1, r2
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006972:	430a      	orrs	r2, r1
 8006974:	431a      	orrs	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0201 	orr.w	r2, r2, #1
 800697e:	611a      	str	r2, [r3, #16]
 8006980:	e01c      	b.n	80069bc <HAL_ADC_Init+0x2c8>
 8006982:	bf00      	nop
 8006984:	24000068 	.word	0x24000068
 8006988:	053e2d63 	.word	0x053e2d63
 800698c:	40022000 	.word	0x40022000
 8006990:	40022100 	.word	0x40022100
 8006994:	58026000 	.word	0x58026000
 8006998:	40022300 	.word	0x40022300
 800699c:	58026300 	.word	0x58026300
 80069a0:	fff0c003 	.word	0xfff0c003
 80069a4:	ffffbffc 	.word	0xffffbffc
 80069a8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	691a      	ldr	r2, [r3, #16]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f022 0201 	bic.w	r2, r2, #1
 80069ba:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 fec6 	bl	8007764 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	2b01      	cmp	r3, #1
 80069de:	d10c      	bne.n	80069fa <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069e6:	f023 010f 	bic.w	r1, r3, #15
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	699b      	ldr	r3, [r3, #24]
 80069ee:	1e5a      	subs	r2, r3, #1
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80069f8:	e007      	b.n	8006a0a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f022 020f 	bic.w	r2, r2, #15
 8006a08:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a0e:	f023 0303 	bic.w	r3, r3, #3
 8006a12:	f043 0201 	orr.w	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	655a      	str	r2, [r3, #84]	@ 0x54
 8006a1a:	e007      	b.n	8006a2c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a20:	f043 0210 	orr.w	r2, r3, #16
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006a2c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3724      	adds	r7, #36	@ 0x24
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd90      	pop	{r4, r7, pc}
 8006a36:	bf00      	nop

08006a38 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a5c      	ldr	r2, [pc, #368]	@ (8006bb8 <HAL_ADC_Start+0x180>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d004      	beq.n	8006a54 <HAL_ADC_Start+0x1c>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8006bbc <HAL_ADC_Start+0x184>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d101      	bne.n	8006a58 <HAL_ADC_Start+0x20>
 8006a54:	4b5a      	ldr	r3, [pc, #360]	@ (8006bc0 <HAL_ADC_Start+0x188>)
 8006a56:	e000      	b.n	8006a5a <HAL_ADC_Start+0x22>
 8006a58:	4b5a      	ldr	r3, [pc, #360]	@ (8006bc4 <HAL_ADC_Start+0x18c>)
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f7ff fd2e 	bl	80064bc <LL_ADC_GetMultimode>
 8006a60:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7ff fe08 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	f040 809a 	bne.w	8006ba8 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <HAL_ADC_Start+0x4a>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e095      	b.n	8006bae <HAL_ADC_Start+0x176>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fd80 	bl	8007590 <ADC_Enable>
 8006a90:	4603      	mov	r3, r0
 8006a92:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8006a94:	7dfb      	ldrb	r3, [r7, #23]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f040 8081 	bne.w	8006b9e <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006aa0:	4b49      	ldr	r3, [pc, #292]	@ (8006bc8 <HAL_ADC_Start+0x190>)
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a42      	ldr	r2, [pc, #264]	@ (8006bbc <HAL_ADC_Start+0x184>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d002      	beq.n	8006abc <HAL_ADC_Start+0x84>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	e000      	b.n	8006abe <HAL_ADC_Start+0x86>
 8006abc:	4b3e      	ldr	r3, [pc, #248]	@ (8006bb8 <HAL_ADC_Start+0x180>)
 8006abe:	687a      	ldr	r2, [r7, #4]
 8006ac0:	6812      	ldr	r2, [r2, #0]
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d002      	beq.n	8006acc <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d105      	bne.n	8006ad8 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ad0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006adc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ae0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ae4:	d106      	bne.n	8006af4 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aea:	f023 0206 	bic.w	r2, r3, #6
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	659a      	str	r2, [r3, #88]	@ 0x58
 8006af2:	e002      	b.n	8006afa <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2200      	movs	r2, #0
 8006af8:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	221c      	movs	r2, #28
 8006b00:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4a2b      	ldr	r2, [pc, #172]	@ (8006bbc <HAL_ADC_Start+0x184>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d002      	beq.n	8006b1a <HAL_ADC_Start+0xe2>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	e000      	b.n	8006b1c <HAL_ADC_Start+0xe4>
 8006b1a:	4b27      	ldr	r3, [pc, #156]	@ (8006bb8 <HAL_ADC_Start+0x180>)
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6812      	ldr	r2, [r2, #0]
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d008      	beq.n	8006b36 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d005      	beq.n	8006b36 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	2b05      	cmp	r3, #5
 8006b2e:	d002      	beq.n	8006b36 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	2b09      	cmp	r3, #9
 8006b34:	d114      	bne.n	8006b60 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d007      	beq.n	8006b54 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006b4c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff fd67 	bl	800662c <LL_ADC_REG_StartConversion>
 8006b5e:	e025      	b.n	8006bac <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b64:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a12      	ldr	r2, [pc, #72]	@ (8006bbc <HAL_ADC_Start+0x184>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d002      	beq.n	8006b7c <HAL_ADC_Start+0x144>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	e000      	b.n	8006b7e <HAL_ADC_Start+0x146>
 8006b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006bb8 <HAL_ADC_Start+0x180>)
 8006b7e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	68db      	ldr	r3, [r3, #12]
 8006b84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d00f      	beq.n	8006bac <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b90:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006b94:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	655a      	str	r2, [r3, #84]	@ 0x54
 8006b9c:	e006      	b.n	8006bac <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8006ba6:	e001      	b.n	8006bac <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006ba8:	2302      	movs	r3, #2
 8006baa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3718      	adds	r7, #24
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}
 8006bb6:	bf00      	nop
 8006bb8:	40022000 	.word	0x40022000
 8006bbc:	40022100 	.word	0x40022100
 8006bc0:	40022300 	.word	0x40022300
 8006bc4:	58026300 	.word	0x58026300
 8006bc8:	fffff0fe 	.word	0xfffff0fe

08006bcc <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d101      	bne.n	8006be2 <HAL_ADC_Stop+0x16>
 8006bde:	2302      	movs	r3, #2
 8006be0:	e021      	b.n	8006c26 <HAL_ADC_Stop+0x5a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2201      	movs	r2, #1
 8006be6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8006bea:	2103      	movs	r1, #3
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fc13 	bl	8007418 <ADC_ConversionStop>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006bf6:	7bfb      	ldrb	r3, [r7, #15]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10f      	bne.n	8006c1c <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 fd51 	bl	80076a4 <ADC_Disable>
 8006c02:	4603      	mov	r3, r0
 8006c04:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006c06:	7bfb      	ldrb	r3, [r7, #15]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d107      	bne.n	8006c1c <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006c10:	4b07      	ldr	r3, [pc, #28]	@ (8006c30 <HAL_ADC_Stop+0x64>)
 8006c12:	4013      	ands	r3, r2
 8006c14:	f043 0201 	orr.w	r2, r3, #1
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	ffffeefe 	.word	0xffffeefe

08006c34 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b088      	sub	sp, #32
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
 8006c3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a72      	ldr	r2, [pc, #456]	@ (8006e0c <HAL_ADC_PollForConversion+0x1d8>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d004      	beq.n	8006c52 <HAL_ADC_PollForConversion+0x1e>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a70      	ldr	r2, [pc, #448]	@ (8006e10 <HAL_ADC_PollForConversion+0x1dc>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d101      	bne.n	8006c56 <HAL_ADC_PollForConversion+0x22>
 8006c52:	4b70      	ldr	r3, [pc, #448]	@ (8006e14 <HAL_ADC_PollForConversion+0x1e0>)
 8006c54:	e000      	b.n	8006c58 <HAL_ADC_PollForConversion+0x24>
 8006c56:	4b70      	ldr	r3, [pc, #448]	@ (8006e18 <HAL_ADC_PollForConversion+0x1e4>)
 8006c58:	4618      	mov	r0, r3
 8006c5a:	f7ff fc2f 	bl	80064bc <LL_ADC_GetMultimode>
 8006c5e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	2b08      	cmp	r3, #8
 8006c66:	d102      	bne.n	8006c6e <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8006c68:	2308      	movs	r3, #8
 8006c6a:	61fb      	str	r3, [r7, #28]
 8006c6c:	e037      	b.n	8006cde <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d005      	beq.n	8006c80 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	2b05      	cmp	r3, #5
 8006c78:	d002      	beq.n	8006c80 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	2b09      	cmp	r3, #9
 8006c7e:	d111      	bne.n	8006ca4 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68db      	ldr	r3, [r3, #12]
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d007      	beq.n	8006c9e <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c92:	f043 0220 	orr.w	r2, r3, #32
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e0b1      	b.n	8006e02 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006c9e:	2304      	movs	r3, #4
 8006ca0:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8006ca2:	e01c      	b.n	8006cde <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a58      	ldr	r2, [pc, #352]	@ (8006e0c <HAL_ADC_PollForConversion+0x1d8>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d004      	beq.n	8006cb8 <HAL_ADC_PollForConversion+0x84>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a57      	ldr	r2, [pc, #348]	@ (8006e10 <HAL_ADC_PollForConversion+0x1dc>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d101      	bne.n	8006cbc <HAL_ADC_PollForConversion+0x88>
 8006cb8:	4b56      	ldr	r3, [pc, #344]	@ (8006e14 <HAL_ADC_PollForConversion+0x1e0>)
 8006cba:	e000      	b.n	8006cbe <HAL_ADC_PollForConversion+0x8a>
 8006cbc:	4b56      	ldr	r3, [pc, #344]	@ (8006e18 <HAL_ADC_PollForConversion+0x1e4>)
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	f7ff fc0a 	bl	80064d8 <LL_ADC_GetMultiDMATransfer>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d007      	beq.n	8006cda <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cce:	f043 0220 	orr.w	r2, r3, #32
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	e093      	b.n	8006e02 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8006cda:	2304      	movs	r3, #4
 8006cdc:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006cde:	f7ff fa67 	bl	80061b0 <HAL_GetTick>
 8006ce2:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006ce4:	e021      	b.n	8006d2a <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cec:	d01d      	beq.n	8006d2a <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006cee:	f7ff fa5f 	bl	80061b0 <HAL_GetTick>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	683a      	ldr	r2, [r7, #0]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d302      	bcc.n	8006d04 <HAL_ADC_PollForConversion+0xd0>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d112      	bne.n	8006d2a <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d10b      	bne.n	8006d2a <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d16:	f043 0204 	orr.w	r2, r3, #4
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e06b      	b.n	8006e02 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	4013      	ands	r3, r2
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d0d6      	beq.n	8006ce6 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d3c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4618      	mov	r0, r3
 8006d4a:	f7ff fb28 	bl	800639e <LL_ADC_REG_IsTriggerSourceSWStart>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d01c      	beq.n	8006d8e <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	7d5b      	ldrb	r3, [r3, #21]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d118      	bne.n	8006d8e <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0308 	and.w	r3, r3, #8
 8006d66:	2b08      	cmp	r3, #8
 8006d68:	d111      	bne.n	8006d8e <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d6e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d105      	bne.n	8006d8e <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d86:	f043 0201 	orr.w	r2, r3, #1
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a1f      	ldr	r2, [pc, #124]	@ (8006e10 <HAL_ADC_PollForConversion+0x1dc>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d002      	beq.n	8006d9e <HAL_ADC_PollForConversion+0x16a>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	e000      	b.n	8006da0 <HAL_ADC_PollForConversion+0x16c>
 8006d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8006e0c <HAL_ADC_PollForConversion+0x1d8>)
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	6812      	ldr	r2, [r2, #0]
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d008      	beq.n	8006dba <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d005      	beq.n	8006dba <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	2b05      	cmp	r3, #5
 8006db2:	d002      	beq.n	8006dba <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	2b09      	cmp	r3, #9
 8006db8:	d104      	bne.n	8006dc4 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	61bb      	str	r3, [r7, #24]
 8006dc2:	e00c      	b.n	8006dde <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4a11      	ldr	r2, [pc, #68]	@ (8006e10 <HAL_ADC_PollForConversion+0x1dc>)
 8006dca:	4293      	cmp	r3, r2
 8006dcc:	d002      	beq.n	8006dd4 <HAL_ADC_PollForConversion+0x1a0>
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	e000      	b.n	8006dd6 <HAL_ADC_PollForConversion+0x1a2>
 8006dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8006e0c <HAL_ADC_PollForConversion+0x1d8>)
 8006dd6:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	2b08      	cmp	r3, #8
 8006de2:	d104      	bne.n	8006dee <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2208      	movs	r2, #8
 8006dea:	601a      	str	r2, [r3, #0]
 8006dec:	e008      	b.n	8006e00 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d103      	bne.n	8006e00 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	220c      	movs	r2, #12
 8006dfe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3720      	adds	r7, #32
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	40022000 	.word	0x40022000
 8006e10:	40022100 	.word	0x40022100
 8006e14:	40022300 	.word	0x40022300
 8006e18:	58026300 	.word	0x58026300

08006e1c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b083      	sub	sp, #12
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	370c      	adds	r7, #12
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr
	...

08006e38 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006e38:	b590      	push	{r4, r7, lr}
 8006e3a:	b08d      	sub	sp, #52	@ 0x34
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006e42:	2300      	movs	r3, #0
 8006e44:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	4a65      	ldr	r2, [pc, #404]	@ (8006fe8 <HAL_ADC_ConfigChannel+0x1b0>)
 8006e52:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006e5a:	2b01      	cmp	r3, #1
 8006e5c:	d101      	bne.n	8006e62 <HAL_ADC_ConfigChannel+0x2a>
 8006e5e:	2302      	movs	r3, #2
 8006e60:	e2c7      	b.n	80073f2 <HAL_ADC_ConfigChannel+0x5ba>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2201      	movs	r2, #1
 8006e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7ff fc04 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f040 82ac 	bne.w	80073d4 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	db2c      	blt.n	8006ede <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d108      	bne.n	8006ea2 <HAL_ADC_ConfigChannel+0x6a>
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	0e9b      	lsrs	r3, r3, #26
 8006e96:	f003 031f 	and.w	r3, r3, #31
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea0:	e016      	b.n	8006ed0 <HAL_ADC_ConfigChannel+0x98>
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ea8:	697b      	ldr	r3, [r7, #20]
 8006eaa:	fa93 f3a3 	rbit	r3, r3
 8006eae:	613b      	str	r3, [r7, #16]
  return result;
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8006eba:	2320      	movs	r3, #32
 8006ebc:	e003      	b.n	8006ec6 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	fab3 f383 	clz	r3, r3
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	f003 031f 	and.w	r3, r3, #31
 8006eca:	2201      	movs	r2, #1
 8006ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	6812      	ldr	r2, [r2, #0]
 8006ed4:	69d1      	ldr	r1, [r2, #28]
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	6812      	ldr	r2, [r2, #0]
 8006eda:	430b      	orrs	r3, r1
 8006edc:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	6859      	ldr	r1, [r3, #4]
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	461a      	mov	r2, r3
 8006eec:	f7ff fa6a 	bl	80063c4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7ff fbc1 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 8006efa:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f7ff fbe3 	bl	80066cc <LL_ADC_INJ_IsConversionOngoing>
 8006f06:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f040 80b8 	bne.w	8007080 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	f040 80b4 	bne.w	8007080 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6818      	ldr	r0, [r3, #0]
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	6819      	ldr	r1, [r3, #0]
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	461a      	mov	r2, r3
 8006f26:	f7ff fa79 	bl	800641c <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8006f2a:	4b30      	ldr	r3, [pc, #192]	@ (8006fec <HAL_ADC_ConfigChannel+0x1b4>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006f32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f36:	d10b      	bne.n	8006f50 <HAL_ADC_ConfigChannel+0x118>
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	695a      	ldr	r2, [r3, #20]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	68db      	ldr	r3, [r3, #12]
 8006f42:	089b      	lsrs	r3, r3, #2
 8006f44:	f003 0307 	and.w	r3, r3, #7
 8006f48:	005b      	lsls	r3, r3, #1
 8006f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f4e:	e01d      	b.n	8006f8c <HAL_ADC_ConfigChannel+0x154>
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	f003 0310 	and.w	r3, r3, #16
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d10b      	bne.n	8006f76 <HAL_ADC_ConfigChannel+0x13e>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	695a      	ldr	r2, [r3, #20]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	68db      	ldr	r3, [r3, #12]
 8006f68:	089b      	lsrs	r3, r3, #2
 8006f6a:	f003 0307 	and.w	r3, r3, #7
 8006f6e:	005b      	lsls	r3, r3, #1
 8006f70:	fa02 f303 	lsl.w	r3, r2, r3
 8006f74:	e00a      	b.n	8006f8c <HAL_ADC_ConfigChannel+0x154>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	695a      	ldr	r2, [r3, #20]
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	68db      	ldr	r3, [r3, #12]
 8006f80:	089b      	lsrs	r3, r3, #2
 8006f82:	f003 0304 	and.w	r3, r3, #4
 8006f86:	005b      	lsls	r3, r3, #1
 8006f88:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8c:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d02c      	beq.n	8006ff0 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6818      	ldr	r0, [r3, #0]
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	6919      	ldr	r1, [r3, #16]
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	f7ff f9a7 	bl	80062f6 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6818      	ldr	r0, [r3, #0]
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	6919      	ldr	r1, [r3, #16]
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	7e5b      	ldrb	r3, [r3, #25]
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d102      	bne.n	8006fbe <HAL_ADC_ConfigChannel+0x186>
 8006fb8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006fbc:	e000      	b.n	8006fc0 <HAL_ADC_ConfigChannel+0x188>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	f7ff f9d1 	bl	8006368 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6818      	ldr	r0, [r3, #0]
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	6919      	ldr	r1, [r3, #16]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	7e1b      	ldrb	r3, [r3, #24]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d102      	bne.n	8006fdc <HAL_ADC_ConfigChannel+0x1a4>
 8006fd6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006fda:	e000      	b.n	8006fde <HAL_ADC_ConfigChannel+0x1a6>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	461a      	mov	r2, r3
 8006fe0:	f7ff f9a9 	bl	8006336 <LL_ADC_SetDataRightShift>
 8006fe4:	e04c      	b.n	8007080 <HAL_ADC_ConfigChannel+0x248>
 8006fe6:	bf00      	nop
 8006fe8:	47ff0000 	.word	0x47ff0000
 8006fec:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ff6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	069b      	lsls	r3, r3, #26
 8007000:	429a      	cmp	r2, r3
 8007002:	d107      	bne.n	8007014 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8007012:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800701a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	069b      	lsls	r3, r3, #26
 8007024:	429a      	cmp	r2, r3
 8007026:	d107      	bne.n	8007038 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8007036:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800703e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	069b      	lsls	r3, r3, #26
 8007048:	429a      	cmp	r2, r3
 800704a:	d107      	bne.n	800705c <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800705a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007062:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	069b      	lsls	r3, r3, #26
 800706c:	429a      	cmp	r2, r3
 800706e:	d107      	bne.n	8007080 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800707e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff faab 	bl	80065e0 <LL_ADC_IsEnabled>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	f040 81aa 	bne.w	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6818      	ldr	r0, [r3, #0]
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	6819      	ldr	r1, [r3, #0]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	461a      	mov	r2, r3
 80070a0:	f7ff f9e8 	bl	8006474 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	4a87      	ldr	r2, [pc, #540]	@ (80072c8 <HAL_ADC_ConfigChannel+0x490>)
 80070aa:	4293      	cmp	r3, r2
 80070ac:	f040 809a 	bne.w	80071e4 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681a      	ldr	r2, [r3, #0]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4984      	ldr	r1, [pc, #528]	@ (80072cc <HAL_ADC_ConfigChannel+0x494>)
 80070ba:	428b      	cmp	r3, r1
 80070bc:	d147      	bne.n	800714e <HAL_ADC_ConfigChannel+0x316>
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4983      	ldr	r1, [pc, #524]	@ (80072d0 <HAL_ADC_ConfigChannel+0x498>)
 80070c4:	428b      	cmp	r3, r1
 80070c6:	d040      	beq.n	800714a <HAL_ADC_ConfigChannel+0x312>
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4981      	ldr	r1, [pc, #516]	@ (80072d4 <HAL_ADC_ConfigChannel+0x49c>)
 80070ce:	428b      	cmp	r3, r1
 80070d0:	d039      	beq.n	8007146 <HAL_ADC_ConfigChannel+0x30e>
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4980      	ldr	r1, [pc, #512]	@ (80072d8 <HAL_ADC_ConfigChannel+0x4a0>)
 80070d8:	428b      	cmp	r3, r1
 80070da:	d032      	beq.n	8007142 <HAL_ADC_ConfigChannel+0x30a>
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	497e      	ldr	r1, [pc, #504]	@ (80072dc <HAL_ADC_ConfigChannel+0x4a4>)
 80070e2:	428b      	cmp	r3, r1
 80070e4:	d02b      	beq.n	800713e <HAL_ADC_ConfigChannel+0x306>
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	497d      	ldr	r1, [pc, #500]	@ (80072e0 <HAL_ADC_ConfigChannel+0x4a8>)
 80070ec:	428b      	cmp	r3, r1
 80070ee:	d024      	beq.n	800713a <HAL_ADC_ConfigChannel+0x302>
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	497b      	ldr	r1, [pc, #492]	@ (80072e4 <HAL_ADC_ConfigChannel+0x4ac>)
 80070f6:	428b      	cmp	r3, r1
 80070f8:	d01d      	beq.n	8007136 <HAL_ADC_ConfigChannel+0x2fe>
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	497a      	ldr	r1, [pc, #488]	@ (80072e8 <HAL_ADC_ConfigChannel+0x4b0>)
 8007100:	428b      	cmp	r3, r1
 8007102:	d016      	beq.n	8007132 <HAL_ADC_ConfigChannel+0x2fa>
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4978      	ldr	r1, [pc, #480]	@ (80072ec <HAL_ADC_ConfigChannel+0x4b4>)
 800710a:	428b      	cmp	r3, r1
 800710c:	d00f      	beq.n	800712e <HAL_ADC_ConfigChannel+0x2f6>
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4977      	ldr	r1, [pc, #476]	@ (80072f0 <HAL_ADC_ConfigChannel+0x4b8>)
 8007114:	428b      	cmp	r3, r1
 8007116:	d008      	beq.n	800712a <HAL_ADC_ConfigChannel+0x2f2>
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4975      	ldr	r1, [pc, #468]	@ (80072f4 <HAL_ADC_ConfigChannel+0x4bc>)
 800711e:	428b      	cmp	r3, r1
 8007120:	d101      	bne.n	8007126 <HAL_ADC_ConfigChannel+0x2ee>
 8007122:	4b75      	ldr	r3, [pc, #468]	@ (80072f8 <HAL_ADC_ConfigChannel+0x4c0>)
 8007124:	e05a      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 8007126:	2300      	movs	r3, #0
 8007128:	e058      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 800712a:	4b74      	ldr	r3, [pc, #464]	@ (80072fc <HAL_ADC_ConfigChannel+0x4c4>)
 800712c:	e056      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 800712e:	4b74      	ldr	r3, [pc, #464]	@ (8007300 <HAL_ADC_ConfigChannel+0x4c8>)
 8007130:	e054      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 8007132:	4b6e      	ldr	r3, [pc, #440]	@ (80072ec <HAL_ADC_ConfigChannel+0x4b4>)
 8007134:	e052      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 8007136:	4b6c      	ldr	r3, [pc, #432]	@ (80072e8 <HAL_ADC_ConfigChannel+0x4b0>)
 8007138:	e050      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 800713a:	4b72      	ldr	r3, [pc, #456]	@ (8007304 <HAL_ADC_ConfigChannel+0x4cc>)
 800713c:	e04e      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 800713e:	4b72      	ldr	r3, [pc, #456]	@ (8007308 <HAL_ADC_ConfigChannel+0x4d0>)
 8007140:	e04c      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 8007142:	4b72      	ldr	r3, [pc, #456]	@ (800730c <HAL_ADC_ConfigChannel+0x4d4>)
 8007144:	e04a      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 8007146:	4b72      	ldr	r3, [pc, #456]	@ (8007310 <HAL_ADC_ConfigChannel+0x4d8>)
 8007148:	e048      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 800714a:	2301      	movs	r3, #1
 800714c:	e046      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4970      	ldr	r1, [pc, #448]	@ (8007314 <HAL_ADC_ConfigChannel+0x4dc>)
 8007154:	428b      	cmp	r3, r1
 8007156:	d140      	bne.n	80071da <HAL_ADC_ConfigChannel+0x3a2>
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	495c      	ldr	r1, [pc, #368]	@ (80072d0 <HAL_ADC_ConfigChannel+0x498>)
 800715e:	428b      	cmp	r3, r1
 8007160:	d039      	beq.n	80071d6 <HAL_ADC_ConfigChannel+0x39e>
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	495b      	ldr	r1, [pc, #364]	@ (80072d4 <HAL_ADC_ConfigChannel+0x49c>)
 8007168:	428b      	cmp	r3, r1
 800716a:	d032      	beq.n	80071d2 <HAL_ADC_ConfigChannel+0x39a>
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4959      	ldr	r1, [pc, #356]	@ (80072d8 <HAL_ADC_ConfigChannel+0x4a0>)
 8007172:	428b      	cmp	r3, r1
 8007174:	d02b      	beq.n	80071ce <HAL_ADC_ConfigChannel+0x396>
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4958      	ldr	r1, [pc, #352]	@ (80072dc <HAL_ADC_ConfigChannel+0x4a4>)
 800717c:	428b      	cmp	r3, r1
 800717e:	d024      	beq.n	80071ca <HAL_ADC_ConfigChannel+0x392>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4956      	ldr	r1, [pc, #344]	@ (80072e0 <HAL_ADC_ConfigChannel+0x4a8>)
 8007186:	428b      	cmp	r3, r1
 8007188:	d01d      	beq.n	80071c6 <HAL_ADC_ConfigChannel+0x38e>
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4955      	ldr	r1, [pc, #340]	@ (80072e4 <HAL_ADC_ConfigChannel+0x4ac>)
 8007190:	428b      	cmp	r3, r1
 8007192:	d016      	beq.n	80071c2 <HAL_ADC_ConfigChannel+0x38a>
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4953      	ldr	r1, [pc, #332]	@ (80072e8 <HAL_ADC_ConfigChannel+0x4b0>)
 800719a:	428b      	cmp	r3, r1
 800719c:	d00f      	beq.n	80071be <HAL_ADC_ConfigChannel+0x386>
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4952      	ldr	r1, [pc, #328]	@ (80072ec <HAL_ADC_ConfigChannel+0x4b4>)
 80071a4:	428b      	cmp	r3, r1
 80071a6:	d008      	beq.n	80071ba <HAL_ADC_ConfigChannel+0x382>
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4951      	ldr	r1, [pc, #324]	@ (80072f4 <HAL_ADC_ConfigChannel+0x4bc>)
 80071ae:	428b      	cmp	r3, r1
 80071b0:	d101      	bne.n	80071b6 <HAL_ADC_ConfigChannel+0x37e>
 80071b2:	4b51      	ldr	r3, [pc, #324]	@ (80072f8 <HAL_ADC_ConfigChannel+0x4c0>)
 80071b4:	e012      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071b6:	2300      	movs	r3, #0
 80071b8:	e010      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071ba:	4b51      	ldr	r3, [pc, #324]	@ (8007300 <HAL_ADC_ConfigChannel+0x4c8>)
 80071bc:	e00e      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071be:	4b4b      	ldr	r3, [pc, #300]	@ (80072ec <HAL_ADC_ConfigChannel+0x4b4>)
 80071c0:	e00c      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071c2:	4b49      	ldr	r3, [pc, #292]	@ (80072e8 <HAL_ADC_ConfigChannel+0x4b0>)
 80071c4:	e00a      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071c6:	4b4f      	ldr	r3, [pc, #316]	@ (8007304 <HAL_ADC_ConfigChannel+0x4cc>)
 80071c8:	e008      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071ca:	4b4f      	ldr	r3, [pc, #316]	@ (8007308 <HAL_ADC_ConfigChannel+0x4d0>)
 80071cc:	e006      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071ce:	4b4f      	ldr	r3, [pc, #316]	@ (800730c <HAL_ADC_ConfigChannel+0x4d4>)
 80071d0:	e004      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071d2:	4b4f      	ldr	r3, [pc, #316]	@ (8007310 <HAL_ADC_ConfigChannel+0x4d8>)
 80071d4:	e002      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071d6:	2301      	movs	r3, #1
 80071d8:	e000      	b.n	80071dc <HAL_ADC_ConfigChannel+0x3a4>
 80071da:	2300      	movs	r3, #0
 80071dc:	4619      	mov	r1, r3
 80071de:	4610      	mov	r0, r2
 80071e0:	f7ff f856 	bl	8006290 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f280 80fc 	bge.w	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a36      	ldr	r2, [pc, #216]	@ (80072cc <HAL_ADC_ConfigChannel+0x494>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d004      	beq.n	8007202 <HAL_ADC_ConfigChannel+0x3ca>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a45      	ldr	r2, [pc, #276]	@ (8007314 <HAL_ADC_ConfigChannel+0x4dc>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d101      	bne.n	8007206 <HAL_ADC_ConfigChannel+0x3ce>
 8007202:	4b45      	ldr	r3, [pc, #276]	@ (8007318 <HAL_ADC_ConfigChannel+0x4e0>)
 8007204:	e000      	b.n	8007208 <HAL_ADC_ConfigChannel+0x3d0>
 8007206:	4b45      	ldr	r3, [pc, #276]	@ (800731c <HAL_ADC_ConfigChannel+0x4e4>)
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff f833 	bl	8006274 <LL_ADC_GetCommonPathInternalCh>
 800720e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a2d      	ldr	r2, [pc, #180]	@ (80072cc <HAL_ADC_ConfigChannel+0x494>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d004      	beq.n	8007224 <HAL_ADC_ConfigChannel+0x3ec>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a3d      	ldr	r2, [pc, #244]	@ (8007314 <HAL_ADC_ConfigChannel+0x4dc>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d10e      	bne.n	8007242 <HAL_ADC_ConfigChannel+0x40a>
 8007224:	4829      	ldr	r0, [pc, #164]	@ (80072cc <HAL_ADC_ConfigChannel+0x494>)
 8007226:	f7ff f9db 	bl	80065e0 <LL_ADC_IsEnabled>
 800722a:	4604      	mov	r4, r0
 800722c:	4839      	ldr	r0, [pc, #228]	@ (8007314 <HAL_ADC_ConfigChannel+0x4dc>)
 800722e:	f7ff f9d7 	bl	80065e0 <LL_ADC_IsEnabled>
 8007232:	4603      	mov	r3, r0
 8007234:	4323      	orrs	r3, r4
 8007236:	2b00      	cmp	r3, #0
 8007238:	bf0c      	ite	eq
 800723a:	2301      	moveq	r3, #1
 800723c:	2300      	movne	r3, #0
 800723e:	b2db      	uxtb	r3, r3
 8007240:	e008      	b.n	8007254 <HAL_ADC_ConfigChannel+0x41c>
 8007242:	4837      	ldr	r0, [pc, #220]	@ (8007320 <HAL_ADC_ConfigChannel+0x4e8>)
 8007244:	f7ff f9cc 	bl	80065e0 <LL_ADC_IsEnabled>
 8007248:	4603      	mov	r3, r0
 800724a:	2b00      	cmp	r3, #0
 800724c:	bf0c      	ite	eq
 800724e:	2301      	moveq	r3, #1
 8007250:	2300      	movne	r3, #0
 8007252:	b2db      	uxtb	r3, r3
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80b3 	beq.w	80073c0 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a31      	ldr	r2, [pc, #196]	@ (8007324 <HAL_ADC_ConfigChannel+0x4ec>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d165      	bne.n	8007330 <HAL_ADC_ConfigChannel+0x4f8>
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800726a:	2b00      	cmp	r3, #0
 800726c:	d160      	bne.n	8007330 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a2b      	ldr	r2, [pc, #172]	@ (8007320 <HAL_ADC_ConfigChannel+0x4e8>)
 8007274:	4293      	cmp	r3, r2
 8007276:	f040 80b6 	bne.w	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a13      	ldr	r2, [pc, #76]	@ (80072cc <HAL_ADC_ConfigChannel+0x494>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d004      	beq.n	800728e <HAL_ADC_ConfigChannel+0x456>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a22      	ldr	r2, [pc, #136]	@ (8007314 <HAL_ADC_ConfigChannel+0x4dc>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d101      	bne.n	8007292 <HAL_ADC_ConfigChannel+0x45a>
 800728e:	4a22      	ldr	r2, [pc, #136]	@ (8007318 <HAL_ADC_ConfigChannel+0x4e0>)
 8007290:	e000      	b.n	8007294 <HAL_ADC_ConfigChannel+0x45c>
 8007292:	4a22      	ldr	r2, [pc, #136]	@ (800731c <HAL_ADC_ConfigChannel+0x4e4>)
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800729a:	4619      	mov	r1, r3
 800729c:	4610      	mov	r0, r2
 800729e:	f7fe ffd6 	bl	800624e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80072a2:	4b21      	ldr	r3, [pc, #132]	@ (8007328 <HAL_ADC_ConfigChannel+0x4f0>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	099b      	lsrs	r3, r3, #6
 80072a8:	4a20      	ldr	r2, [pc, #128]	@ (800732c <HAL_ADC_ConfigChannel+0x4f4>)
 80072aa:	fba2 2303 	umull	r2, r3, r2, r3
 80072ae:	099b      	lsrs	r3, r3, #6
 80072b0:	3301      	adds	r3, #1
 80072b2:	005b      	lsls	r3, r3, #1
 80072b4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80072b6:	e002      	b.n	80072be <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d1f9      	bne.n	80072b8 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80072c4:	e08f      	b.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
 80072c6:	bf00      	nop
 80072c8:	47ff0000 	.word	0x47ff0000
 80072cc:	40022000 	.word	0x40022000
 80072d0:	04300002 	.word	0x04300002
 80072d4:	08600004 	.word	0x08600004
 80072d8:	0c900008 	.word	0x0c900008
 80072dc:	10c00010 	.word	0x10c00010
 80072e0:	14f00020 	.word	0x14f00020
 80072e4:	2a000400 	.word	0x2a000400
 80072e8:	2e300800 	.word	0x2e300800
 80072ec:	32601000 	.word	0x32601000
 80072f0:	43210000 	.word	0x43210000
 80072f4:	4b840000 	.word	0x4b840000
 80072f8:	4fb80000 	.word	0x4fb80000
 80072fc:	47520000 	.word	0x47520000
 8007300:	36902000 	.word	0x36902000
 8007304:	25b00200 	.word	0x25b00200
 8007308:	21800100 	.word	0x21800100
 800730c:	1d500080 	.word	0x1d500080
 8007310:	19200040 	.word	0x19200040
 8007314:	40022100 	.word	0x40022100
 8007318:	40022300 	.word	0x40022300
 800731c:	58026300 	.word	0x58026300
 8007320:	58026000 	.word	0x58026000
 8007324:	cb840000 	.word	0xcb840000
 8007328:	24000068 	.word	0x24000068
 800732c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a31      	ldr	r2, [pc, #196]	@ (80073fc <HAL_ADC_ConfigChannel+0x5c4>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d11e      	bne.n	8007378 <HAL_ADC_ConfigChannel+0x540>
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d119      	bne.n	8007378 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a2d      	ldr	r2, [pc, #180]	@ (8007400 <HAL_ADC_ConfigChannel+0x5c8>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d14b      	bne.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a2c      	ldr	r2, [pc, #176]	@ (8007404 <HAL_ADC_ConfigChannel+0x5cc>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d004      	beq.n	8007362 <HAL_ADC_ConfigChannel+0x52a>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a2a      	ldr	r2, [pc, #168]	@ (8007408 <HAL_ADC_ConfigChannel+0x5d0>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d101      	bne.n	8007366 <HAL_ADC_ConfigChannel+0x52e>
 8007362:	4a2a      	ldr	r2, [pc, #168]	@ (800740c <HAL_ADC_ConfigChannel+0x5d4>)
 8007364:	e000      	b.n	8007368 <HAL_ADC_ConfigChannel+0x530>
 8007366:	4a2a      	ldr	r2, [pc, #168]	@ (8007410 <HAL_ADC_ConfigChannel+0x5d8>)
 8007368:	69fb      	ldr	r3, [r7, #28]
 800736a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800736e:	4619      	mov	r1, r3
 8007370:	4610      	mov	r0, r2
 8007372:	f7fe ff6c 	bl	800624e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007376:	e036      	b.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a25      	ldr	r2, [pc, #148]	@ (8007414 <HAL_ADC_ConfigChannel+0x5dc>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d131      	bne.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007388:	2b00      	cmp	r3, #0
 800738a:	d12c      	bne.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a1b      	ldr	r2, [pc, #108]	@ (8007400 <HAL_ADC_ConfigChannel+0x5c8>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d127      	bne.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a1a      	ldr	r2, [pc, #104]	@ (8007404 <HAL_ADC_ConfigChannel+0x5cc>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d004      	beq.n	80073aa <HAL_ADC_ConfigChannel+0x572>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4a18      	ldr	r2, [pc, #96]	@ (8007408 <HAL_ADC_ConfigChannel+0x5d0>)
 80073a6:	4293      	cmp	r3, r2
 80073a8:	d101      	bne.n	80073ae <HAL_ADC_ConfigChannel+0x576>
 80073aa:	4a18      	ldr	r2, [pc, #96]	@ (800740c <HAL_ADC_ConfigChannel+0x5d4>)
 80073ac:	e000      	b.n	80073b0 <HAL_ADC_ConfigChannel+0x578>
 80073ae:	4a18      	ldr	r2, [pc, #96]	@ (8007410 <HAL_ADC_ConfigChannel+0x5d8>)
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80073b6:	4619      	mov	r1, r3
 80073b8:	4610      	mov	r0, r2
 80073ba:	f7fe ff48 	bl	800624e <LL_ADC_SetCommonPathInternalCh>
 80073be:	e012      	b.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c4:	f043 0220 	orr.w	r2, r3, #32
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80073cc:	2301      	movs	r3, #1
 80073ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80073d2:	e008      	b.n	80073e6 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073d8:	f043 0220 	orr.w	r2, r3, #32
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80073e0:	2301      	movs	r3, #1
 80073e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80073ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3734      	adds	r7, #52	@ 0x34
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd90      	pop	{r4, r7, pc}
 80073fa:	bf00      	nop
 80073fc:	c7520000 	.word	0xc7520000
 8007400:	58026000 	.word	0x58026000
 8007404:	40022000 	.word	0x40022000
 8007408:	40022100 	.word	0x40022100
 800740c:	40022300 	.word	0x40022300
 8007410:	58026300 	.word	0x58026300
 8007414:	cfb80000 	.word	0xcfb80000

08007418 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8007418:	b580      	push	{r7, lr}
 800741a:	b088      	sub	sp, #32
 800741c:	af00      	add	r7, sp, #0
 800741e:	6078      	str	r0, [r7, #4]
 8007420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8007422:	2300      	movs	r3, #0
 8007424:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	4618      	mov	r0, r3
 8007430:	f7ff f924 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 8007434:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4618      	mov	r0, r3
 800743c:	f7ff f946 	bl	80066cc <LL_ADC_INJ_IsConversionOngoing>
 8007440:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d103      	bne.n	8007450 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	f000 8098 	beq.w	8007580 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d02a      	beq.n	80074b4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	7d5b      	ldrb	r3, [r3, #21]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d126      	bne.n	80074b4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	7d1b      	ldrb	r3, [r3, #20]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d122      	bne.n	80074b4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800746e:	2301      	movs	r3, #1
 8007470:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007472:	e014      	b.n	800749e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007474:	69fb      	ldr	r3, [r7, #28]
 8007476:	4a45      	ldr	r2, [pc, #276]	@ (800758c <ADC_ConversionStop+0x174>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d90d      	bls.n	8007498 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007480:	f043 0210 	orr.w	r2, r3, #16
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800748c:	f043 0201 	orr.w	r2, r3, #1
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007494:	2301      	movs	r3, #1
 8007496:	e074      	b.n	8007582 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	3301      	adds	r3, #1
 800749c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074a8:	2b40      	cmp	r3, #64	@ 0x40
 80074aa:	d1e3      	bne.n	8007474 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2240      	movs	r2, #64	@ 0x40
 80074b2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d014      	beq.n	80074e4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4618      	mov	r0, r3
 80074c0:	f7ff f8dc 	bl	800667c <LL_ADC_REG_IsConversionOngoing>
 80074c4:	4603      	mov	r3, r0
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d00c      	beq.n	80074e4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4618      	mov	r0, r3
 80074d0:	f7ff f899 	bl	8006606 <LL_ADC_IsDisableOngoing>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d104      	bne.n	80074e4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4618      	mov	r0, r3
 80074e0:	f7ff f8b8 	bl	8006654 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	2b01      	cmp	r3, #1
 80074e8:	d014      	beq.n	8007514 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7ff f8ec 	bl	80066cc <LL_ADC_INJ_IsConversionOngoing>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00c      	beq.n	8007514 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4618      	mov	r0, r3
 8007500:	f7ff f881 	bl	8006606 <LL_ADC_IsDisableOngoing>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d104      	bne.n	8007514 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4618      	mov	r0, r3
 8007510:	f7ff f8c8 	bl	80066a4 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	2b02      	cmp	r3, #2
 8007518:	d005      	beq.n	8007526 <ADC_ConversionStop+0x10e>
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	2b03      	cmp	r3, #3
 800751e:	d105      	bne.n	800752c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007520:	230c      	movs	r3, #12
 8007522:	617b      	str	r3, [r7, #20]
        break;
 8007524:	e005      	b.n	8007532 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007526:	2308      	movs	r3, #8
 8007528:	617b      	str	r3, [r7, #20]
        break;
 800752a:	e002      	b.n	8007532 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800752c:	2304      	movs	r3, #4
 800752e:	617b      	str	r3, [r7, #20]
        break;
 8007530:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8007532:	f7fe fe3d 	bl	80061b0 <HAL_GetTick>
 8007536:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007538:	e01b      	b.n	8007572 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800753a:	f7fe fe39 	bl	80061b0 <HAL_GetTick>
 800753e:	4602      	mov	r2, r0
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	1ad3      	subs	r3, r2, r3
 8007544:	2b05      	cmp	r3, #5
 8007546:	d914      	bls.n	8007572 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	689a      	ldr	r2, [r3, #8]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	4013      	ands	r3, r2
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00d      	beq.n	8007572 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800755a:	f043 0210 	orr.w	r2, r3, #16
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007566:	f043 0201 	orr.w	r2, r3, #1
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e007      	b.n	8007582 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689a      	ldr	r2, [r3, #8]
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	4013      	ands	r3, r2
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1dc      	bne.n	800753a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3720      	adds	r7, #32
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	000cdbff 	.word	0x000cdbff

08007590 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4618      	mov	r0, r3
 800759e:	f7ff f81f 	bl	80065e0 <LL_ADC_IsEnabled>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d16e      	bne.n	8007686 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	689a      	ldr	r2, [r3, #8]
 80075ae:	4b38      	ldr	r3, [pc, #224]	@ (8007690 <ADC_Enable+0x100>)
 80075b0:	4013      	ands	r3, r2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00d      	beq.n	80075d2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075ba:	f043 0210 	orr.w	r2, r3, #16
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c6:	f043 0201 	orr.w	r2, r3, #1
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80075ce:	2301      	movs	r3, #1
 80075d0:	e05a      	b.n	8007688 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4618      	mov	r0, r3
 80075d8:	f7fe ffda 	bl	8006590 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80075dc:	f7fe fde8 	bl	80061b0 <HAL_GetTick>
 80075e0:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a2b      	ldr	r2, [pc, #172]	@ (8007694 <ADC_Enable+0x104>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d004      	beq.n	80075f6 <ADC_Enable+0x66>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	4a29      	ldr	r2, [pc, #164]	@ (8007698 <ADC_Enable+0x108>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d101      	bne.n	80075fa <ADC_Enable+0x6a>
 80075f6:	4b29      	ldr	r3, [pc, #164]	@ (800769c <ADC_Enable+0x10c>)
 80075f8:	e000      	b.n	80075fc <ADC_Enable+0x6c>
 80075fa:	4b29      	ldr	r3, [pc, #164]	@ (80076a0 <ADC_Enable+0x110>)
 80075fc:	4618      	mov	r0, r3
 80075fe:	f7fe ff5d 	bl	80064bc <LL_ADC_GetMultimode>
 8007602:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a23      	ldr	r2, [pc, #140]	@ (8007698 <ADC_Enable+0x108>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d002      	beq.n	8007614 <ADC_Enable+0x84>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	e000      	b.n	8007616 <ADC_Enable+0x86>
 8007614:	4b1f      	ldr	r3, [pc, #124]	@ (8007694 <ADC_Enable+0x104>)
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	6812      	ldr	r2, [r2, #0]
 800761a:	4293      	cmp	r3, r2
 800761c:	d02c      	beq.n	8007678 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d130      	bne.n	8007686 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007624:	e028      	b.n	8007678 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4618      	mov	r0, r3
 800762c:	f7fe ffd8 	bl	80065e0 <LL_ADC_IsEnabled>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d104      	bne.n	8007640 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4618      	mov	r0, r3
 800763c:	f7fe ffa8 	bl	8006590 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007640:	f7fe fdb6 	bl	80061b0 <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b02      	cmp	r3, #2
 800764c:	d914      	bls.n	8007678 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f003 0301 	and.w	r3, r3, #1
 8007658:	2b01      	cmp	r3, #1
 800765a:	d00d      	beq.n	8007678 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007660:	f043 0210 	orr.w	r2, r3, #16
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800766c:	f043 0201 	orr.w	r2, r3, #1
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8007674:	2301      	movs	r3, #1
 8007676:	e007      	b.n	8007688 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0301 	and.w	r3, r3, #1
 8007682:	2b01      	cmp	r3, #1
 8007684:	d1cf      	bne.n	8007626 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}
 8007690:	8000003f 	.word	0x8000003f
 8007694:	40022000 	.word	0x40022000
 8007698:	40022100 	.word	0x40022100
 800769c:	40022300 	.word	0x40022300
 80076a0:	58026300 	.word	0x58026300

080076a4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4618      	mov	r0, r3
 80076b2:	f7fe ffa8 	bl	8006606 <LL_ADC_IsDisableOngoing>
 80076b6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fe ff8f 	bl	80065e0 <LL_ADC_IsEnabled>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d047      	beq.n	8007758 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d144      	bne.n	8007758 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f003 030d 	and.w	r3, r3, #13
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d10c      	bne.n	80076f6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7fe ff69 	bl	80065b8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2203      	movs	r2, #3
 80076ec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80076ee:	f7fe fd5f 	bl	80061b0 <HAL_GetTick>
 80076f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80076f4:	e029      	b.n	800774a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076fa:	f043 0210 	orr.w	r2, r3, #16
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007706:	f043 0201 	orr.w	r2, r3, #1
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e023      	b.n	800775a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8007712:	f7fe fd4d 	bl	80061b0 <HAL_GetTick>
 8007716:	4602      	mov	r2, r0
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	2b02      	cmp	r3, #2
 800771e:	d914      	bls.n	800774a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	f003 0301 	and.w	r3, r3, #1
 800772a:	2b00      	cmp	r3, #0
 800772c:	d00d      	beq.n	800774a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007732:	f043 0210 	orr.w	r2, r3, #16
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800773e:	f043 0201 	orr.w	r2, r3, #1
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e007      	b.n	800775a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f003 0301 	and.w	r3, r3, #1
 8007754:	2b00      	cmp	r3, #0
 8007756:	d1dc      	bne.n	8007712 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8007758:	2300      	movs	r3, #0
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}
	...

08007764 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a7a      	ldr	r2, [pc, #488]	@ (800795c <ADC_ConfigureBoostMode+0x1f8>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d004      	beq.n	8007780 <ADC_ConfigureBoostMode+0x1c>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a79      	ldr	r2, [pc, #484]	@ (8007960 <ADC_ConfigureBoostMode+0x1fc>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d109      	bne.n	8007794 <ADC_ConfigureBoostMode+0x30>
 8007780:	4b78      	ldr	r3, [pc, #480]	@ (8007964 <ADC_ConfigureBoostMode+0x200>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007788:	2b00      	cmp	r3, #0
 800778a:	bf14      	ite	ne
 800778c:	2301      	movne	r3, #1
 800778e:	2300      	moveq	r3, #0
 8007790:	b2db      	uxtb	r3, r3
 8007792:	e008      	b.n	80077a6 <ADC_ConfigureBoostMode+0x42>
 8007794:	4b74      	ldr	r3, [pc, #464]	@ (8007968 <ADC_ConfigureBoostMode+0x204>)
 8007796:	689b      	ldr	r3, [r3, #8]
 8007798:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800779c:	2b00      	cmp	r3, #0
 800779e:	bf14      	ite	ne
 80077a0:	2301      	movne	r3, #1
 80077a2:	2300      	moveq	r3, #0
 80077a4:	b2db      	uxtb	r3, r3
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d01c      	beq.n	80077e4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80077aa:	f003 f9d1 	bl	800ab50 <HAL_RCC_GetHCLKFreq>
 80077ae:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077b8:	d010      	beq.n	80077dc <ADC_ConfigureBoostMode+0x78>
 80077ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077be:	d873      	bhi.n	80078a8 <ADC_ConfigureBoostMode+0x144>
 80077c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077c4:	d002      	beq.n	80077cc <ADC_ConfigureBoostMode+0x68>
 80077c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077ca:	d16d      	bne.n	80078a8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	0c1b      	lsrs	r3, r3, #16
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d8:	60fb      	str	r3, [r7, #12]
        break;
 80077da:	e068      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	089b      	lsrs	r3, r3, #2
 80077e0:	60fb      	str	r3, [r7, #12]
        break;
 80077e2:	e064      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80077e4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80077e8:	f04f 0100 	mov.w	r1, #0
 80077ec:	f004 fc16 	bl	800c01c <HAL_RCCEx_GetPeriphCLKFreq>
 80077f0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80077fa:	d051      	beq.n	80078a0 <ADC_ConfigureBoostMode+0x13c>
 80077fc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8007800:	d854      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 8007802:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8007806:	d047      	beq.n	8007898 <ADC_ConfigureBoostMode+0x134>
 8007808:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800780c:	d84e      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 800780e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007812:	d03d      	beq.n	8007890 <ADC_ConfigureBoostMode+0x12c>
 8007814:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8007818:	d848      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 800781a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800781e:	d033      	beq.n	8007888 <ADC_ConfigureBoostMode+0x124>
 8007820:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007824:	d842      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 8007826:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800782a:	d029      	beq.n	8007880 <ADC_ConfigureBoostMode+0x11c>
 800782c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8007830:	d83c      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 8007832:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007836:	d01a      	beq.n	800786e <ADC_ConfigureBoostMode+0x10a>
 8007838:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800783c:	d836      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 800783e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007842:	d014      	beq.n	800786e <ADC_ConfigureBoostMode+0x10a>
 8007844:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007848:	d830      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 800784a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800784e:	d00e      	beq.n	800786e <ADC_ConfigureBoostMode+0x10a>
 8007850:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007854:	d82a      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 8007856:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800785a:	d008      	beq.n	800786e <ADC_ConfigureBoostMode+0x10a>
 800785c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007860:	d824      	bhi.n	80078ac <ADC_ConfigureBoostMode+0x148>
 8007862:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007866:	d002      	beq.n	800786e <ADC_ConfigureBoostMode+0x10a>
 8007868:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800786c:	d11e      	bne.n	80078ac <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	0c9b      	lsrs	r3, r3, #18
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	68fa      	ldr	r2, [r7, #12]
 8007878:	fbb2 f3f3 	udiv	r3, r2, r3
 800787c:	60fb      	str	r3, [r7, #12]
        break;
 800787e:	e016      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	091b      	lsrs	r3, r3, #4
 8007884:	60fb      	str	r3, [r7, #12]
        break;
 8007886:	e012      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	095b      	lsrs	r3, r3, #5
 800788c:	60fb      	str	r3, [r7, #12]
        break;
 800788e:	e00e      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	099b      	lsrs	r3, r3, #6
 8007894:	60fb      	str	r3, [r7, #12]
        break;
 8007896:	e00a      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	09db      	lsrs	r3, r3, #7
 800789c:	60fb      	str	r3, [r7, #12]
        break;
 800789e:	e006      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	0a1b      	lsrs	r3, r3, #8
 80078a4:	60fb      	str	r3, [r7, #12]
        break;
 80078a6:	e002      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
        break;
 80078a8:	bf00      	nop
 80078aa:	e000      	b.n	80078ae <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80078ac:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80078ae:	f7fe fcaf 	bl	8006210 <HAL_GetREVID>
 80078b2:	4603      	mov	r3, r0
 80078b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d815      	bhi.n	80078e8 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	4a2b      	ldr	r2, [pc, #172]	@ (800796c <ADC_ConfigureBoostMode+0x208>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d908      	bls.n	80078d6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	689a      	ldr	r2, [r3, #8]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80078d2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80078d4:	e03e      	b.n	8007954 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	689a      	ldr	r2, [r3, #8]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078e4:	609a      	str	r2, [r3, #8]
}
 80078e6:	e035      	b.n	8007954 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	085b      	lsrs	r3, r3, #1
 80078ec:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007970 <ADC_ConfigureBoostMode+0x20c>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d808      	bhi.n	8007908 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689a      	ldr	r2, [r3, #8]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007904:	609a      	str	r2, [r3, #8]
}
 8007906:	e025      	b.n	8007954 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	4a1a      	ldr	r2, [pc, #104]	@ (8007974 <ADC_ConfigureBoostMode+0x210>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d80a      	bhi.n	8007926 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689b      	ldr	r3, [r3, #8]
 8007916:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007922:	609a      	str	r2, [r3, #8]
}
 8007924:	e016      	b.n	8007954 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	4a13      	ldr	r2, [pc, #76]	@ (8007978 <ADC_ConfigureBoostMode+0x214>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d80a      	bhi.n	8007944 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007940:	609a      	str	r2, [r3, #8]
}
 8007942:	e007      	b.n	8007954 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689a      	ldr	r2, [r3, #8]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007952:	609a      	str	r2, [r3, #8]
}
 8007954:	bf00      	nop
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}
 800795c:	40022000 	.word	0x40022000
 8007960:	40022100 	.word	0x40022100
 8007964:	40022300 	.word	0x40022300
 8007968:	58026300 	.word	0x58026300
 800796c:	01312d00 	.word	0x01312d00
 8007970:	005f5e10 	.word	0x005f5e10
 8007974:	00bebc20 	.word	0x00bebc20
 8007978:	017d7840 	.word	0x017d7840

0800797c <LL_ADC_IsEnabled>:
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	2b01      	cmp	r3, #1
 800798e:	d101      	bne.n	8007994 <LL_ADC_IsEnabled+0x18>
 8007990:	2301      	movs	r3, #1
 8007992:	e000      	b.n	8007996 <LL_ADC_IsEnabled+0x1a>
 8007994:	2300      	movs	r3, #0
}
 8007996:	4618      	mov	r0, r3
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a0:	4770      	bx	lr
	...

080079a4 <LL_ADC_StartCalibration>:
{
 80079a4:	b480      	push	{r7}
 80079a6:	b085      	sub	sp, #20
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	689a      	ldr	r2, [r3, #8]
 80079b4:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <LL_ADC_StartCalibration+0x38>)
 80079b6:	4013      	ands	r3, r2
 80079b8:	68ba      	ldr	r2, [r7, #8]
 80079ba:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 80079be:	687a      	ldr	r2, [r7, #4]
 80079c0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80079c4:	430a      	orrs	r2, r1
 80079c6:	4313      	orrs	r3, r2
 80079c8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	609a      	str	r2, [r3, #8]
}
 80079d0:	bf00      	nop
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	3ffeffc0 	.word	0x3ffeffc0

080079e0 <LL_ADC_IsCalibrationOnGoing>:
{
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079f4:	d101      	bne.n	80079fa <LL_ADC_IsCalibrationOnGoing+0x1a>
 80079f6:	2301      	movs	r3, #1
 80079f8:	e000      	b.n	80079fc <LL_ADC_IsCalibrationOnGoing+0x1c>
 80079fa:	2300      	movs	r3, #0
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <LL_ADC_REG_IsConversionOngoing>:
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	f003 0304 	and.w	r3, r3, #4
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d101      	bne.n	8007a20 <LL_ADC_REG_IsConversionOngoing+0x18>
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e000      	b.n	8007a22 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	370c      	adds	r7, #12
 8007a26:	46bd      	mov	sp, r7
 8007a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2c:	4770      	bx	lr
	...

08007a30 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b086      	sub	sp, #24
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	60f8      	str	r0, [r7, #12]
 8007a38:	60b9      	str	r1, [r7, #8]
 8007a3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d101      	bne.n	8007a4e <HAL_ADCEx_Calibration_Start+0x1e>
 8007a4a:	2302      	movs	r3, #2
 8007a4c:	e04c      	b.n	8007ae8 <HAL_ADCEx_Calibration_Start+0xb8>
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	f7ff fe24 	bl	80076a4 <ADC_Disable>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007a60:	7dfb      	ldrb	r3, [r7, #23]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d135      	bne.n	8007ad2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007a6a:	4b21      	ldr	r3, [pc, #132]	@ (8007af0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8007a6c:	4013      	ands	r3, r2
 8007a6e:	f043 0202 	orr.w	r2, r3, #2
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	68b9      	ldr	r1, [r7, #8]
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7ff ff90 	bl	80079a4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007a84:	e014      	b.n	8007ab0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	3301      	adds	r3, #1
 8007a8a:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8007a8c:	693b      	ldr	r3, [r7, #16]
 8007a8e:	4a19      	ldr	r2, [pc, #100]	@ (8007af4 <HAL_ADCEx_Calibration_Start+0xc4>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d30d      	bcc.n	8007ab0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a98:	f023 0312 	bic.w	r3, r3, #18
 8007a9c:	f043 0210 	orr.w	r2, r3, #16
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e01b      	b.n	8007ae8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f7ff ff93 	bl	80079e0 <LL_ADC_IsCalibrationOnGoing>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1e2      	bne.n	8007a86 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ac4:	f023 0303 	bic.w	r3, r3, #3
 8007ac8:	f043 0201 	orr.w	r2, r3, #1
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	655a      	str	r2, [r3, #84]	@ 0x54
 8007ad0:	e005      	b.n	8007ade <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ad6:	f043 0210 	orr.w	r2, r3, #16
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3718      	adds	r7, #24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	ffffeefd 	.word	0xffffeefd
 8007af4:	25c3f800 	.word	0x25c3f800

08007af8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8007af8:	b590      	push	{r4, r7, lr}
 8007afa:	b09f      	sub	sp, #124	@ 0x7c
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007b02:	2300      	movs	r3, #0
 8007b04:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d101      	bne.n	8007b16 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007b12:	2302      	movs	r3, #2
 8007b14:	e0be      	b.n	8007c94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007b22:	2300      	movs	r3, #0
 8007b24:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8007c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d102      	bne.n	8007b36 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007b30:	4b5b      	ldr	r3, [pc, #364]	@ (8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007b32:	60bb      	str	r3, [r7, #8]
 8007b34:	e001      	b.n	8007b3a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8007b36:	2300      	movs	r3, #0
 8007b38:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d10b      	bne.n	8007b58 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b44:	f043 0220 	orr.w	r2, r3, #32
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8007b54:	2301      	movs	r3, #1
 8007b56:	e09d      	b.n	8007c94 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7ff ff54 	bl	8007a08 <LL_ADC_REG_IsConversionOngoing>
 8007b60:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7ff ff4e 	bl	8007a08 <LL_ADC_REG_IsConversionOngoing>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d17f      	bne.n	8007c72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007b72:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d17c      	bne.n	8007c72 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a47      	ldr	r2, [pc, #284]	@ (8007c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d004      	beq.n	8007b8c <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a46      	ldr	r2, [pc, #280]	@ (8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d101      	bne.n	8007b90 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8007b8c:	4b45      	ldr	r3, [pc, #276]	@ (8007ca4 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8007b8e:	e000      	b.n	8007b92 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8007b90:	4b45      	ldr	r3, [pc, #276]	@ (8007ca8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8007b92:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d039      	beq.n	8007c10 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8007b9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bac:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a3a      	ldr	r2, [pc, #232]	@ (8007c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d004      	beq.n	8007bc2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a38      	ldr	r2, [pc, #224]	@ (8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d10e      	bne.n	8007be0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8007bc2:	4836      	ldr	r0, [pc, #216]	@ (8007c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007bc4:	f7ff feda 	bl	800797c <LL_ADC_IsEnabled>
 8007bc8:	4604      	mov	r4, r0
 8007bca:	4835      	ldr	r0, [pc, #212]	@ (8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007bcc:	f7ff fed6 	bl	800797c <LL_ADC_IsEnabled>
 8007bd0:	4603      	mov	r3, r0
 8007bd2:	4323      	orrs	r3, r4
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	bf0c      	ite	eq
 8007bd8:	2301      	moveq	r3, #1
 8007bda:	2300      	movne	r3, #0
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	e008      	b.n	8007bf2 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 8007be0:	4832      	ldr	r0, [pc, #200]	@ (8007cac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007be2:	f7ff fecb 	bl	800797c <LL_ADC_IsEnabled>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	bf0c      	ite	eq
 8007bec:	2301      	moveq	r3, #1
 8007bee:	2300      	movne	r3, #0
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d047      	beq.n	8007c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8007bf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bf8:	689a      	ldr	r2, [r3, #8]
 8007bfa:	4b2d      	ldr	r3, [pc, #180]	@ (8007cb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	683a      	ldr	r2, [r7, #0]
 8007c00:	6811      	ldr	r1, [r2, #0]
 8007c02:	683a      	ldr	r2, [r7, #0]
 8007c04:	6892      	ldr	r2, [r2, #8]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c0c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c0e:	e03a      	b.n	8007c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007c10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007c18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c1a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a1e      	ldr	r2, [pc, #120]	@ (8007c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d004      	beq.n	8007c30 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a1d      	ldr	r2, [pc, #116]	@ (8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d10e      	bne.n	8007c4e <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8007c30:	481a      	ldr	r0, [pc, #104]	@ (8007c9c <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007c32:	f7ff fea3 	bl	800797c <LL_ADC_IsEnabled>
 8007c36:	4604      	mov	r4, r0
 8007c38:	4819      	ldr	r0, [pc, #100]	@ (8007ca0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007c3a:	f7ff fe9f 	bl	800797c <LL_ADC_IsEnabled>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	4323      	orrs	r3, r4
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	bf0c      	ite	eq
 8007c46:	2301      	moveq	r3, #1
 8007c48:	2300      	movne	r3, #0
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	e008      	b.n	8007c60 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8007c4e:	4817      	ldr	r0, [pc, #92]	@ (8007cac <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007c50:	f7ff fe94 	bl	800797c <LL_ADC_IsEnabled>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	bf0c      	ite	eq
 8007c5a:	2301      	moveq	r3, #1
 8007c5c:	2300      	movne	r3, #0
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d010      	beq.n	8007c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c66:	689a      	ldr	r2, [r3, #8]
 8007c68:	4b11      	ldr	r3, [pc, #68]	@ (8007cb0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007c6e:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c70:	e009      	b.n	8007c86 <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c76:	f043 0220 	orr.w	r2, r3, #32
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007c7e:	2301      	movs	r3, #1
 8007c80:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8007c84:	e000      	b.n	8007c88 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007c86:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8007c90:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	377c      	adds	r7, #124	@ 0x7c
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd90      	pop	{r4, r7, pc}
 8007c9c:	40022000 	.word	0x40022000
 8007ca0:	40022100 	.word	0x40022100
 8007ca4:	40022300 	.word	0x40022300
 8007ca8:	58026300 	.word	0x58026300
 8007cac:	58026000 	.word	0x58026000
 8007cb0:	fffff0e0 	.word	0xfffff0e0

08007cb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f003 0307 	and.w	r3, r3, #7
 8007cc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8007cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007cca:	68ba      	ldr	r2, [r7, #8]
 8007ccc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8007cdc:	4b06      	ldr	r3, [pc, #24]	@ (8007cf8 <__NVIC_SetPriorityGrouping+0x44>)
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007ce2:	4a04      	ldr	r2, [pc, #16]	@ (8007cf4 <__NVIC_SetPriorityGrouping+0x40>)
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	60d3      	str	r3, [r2, #12]
}
 8007ce8:	bf00      	nop
 8007cea:	3714      	adds	r7, #20
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr
 8007cf4:	e000ed00 	.word	0xe000ed00
 8007cf8:	05fa0000 	.word	0x05fa0000

08007cfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007d00:	4b04      	ldr	r3, [pc, #16]	@ (8007d14 <__NVIC_GetPriorityGrouping+0x18>)
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	0a1b      	lsrs	r3, r3, #8
 8007d06:	f003 0307 	and.w	r3, r3, #7
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr
 8007d14:	e000ed00 	.word	0xe000ed00

08007d18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	b083      	sub	sp, #12
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	4603      	mov	r3, r0
 8007d20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007d22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	db0b      	blt.n	8007d42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007d2a:	88fb      	ldrh	r3, [r7, #6]
 8007d2c:	f003 021f 	and.w	r2, r3, #31
 8007d30:	4907      	ldr	r1, [pc, #28]	@ (8007d50 <__NVIC_EnableIRQ+0x38>)
 8007d32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d36:	095b      	lsrs	r3, r3, #5
 8007d38:	2001      	movs	r0, #1
 8007d3a:	fa00 f202 	lsl.w	r2, r0, r2
 8007d3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007d42:	bf00      	nop
 8007d44:	370c      	adds	r7, #12
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	e000e100 	.word	0xe000e100

08007d54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b083      	sub	sp, #12
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	4603      	mov	r3, r0
 8007d5c:	6039      	str	r1, [r7, #0]
 8007d5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007d60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	db0a      	blt.n	8007d7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	b2da      	uxtb	r2, r3
 8007d6c:	490c      	ldr	r1, [pc, #48]	@ (8007da0 <__NVIC_SetPriority+0x4c>)
 8007d6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d72:	0112      	lsls	r2, r2, #4
 8007d74:	b2d2      	uxtb	r2, r2
 8007d76:	440b      	add	r3, r1
 8007d78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007d7c:	e00a      	b.n	8007d94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	b2da      	uxtb	r2, r3
 8007d82:	4908      	ldr	r1, [pc, #32]	@ (8007da4 <__NVIC_SetPriority+0x50>)
 8007d84:	88fb      	ldrh	r3, [r7, #6]
 8007d86:	f003 030f 	and.w	r3, r3, #15
 8007d8a:	3b04      	subs	r3, #4
 8007d8c:	0112      	lsls	r2, r2, #4
 8007d8e:	b2d2      	uxtb	r2, r2
 8007d90:	440b      	add	r3, r1
 8007d92:	761a      	strb	r2, [r3, #24]
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr
 8007da0:	e000e100 	.word	0xe000e100
 8007da4:	e000ed00 	.word	0xe000ed00

08007da8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b089      	sub	sp, #36	@ 0x24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	60f8      	str	r0, [r7, #12]
 8007db0:	60b9      	str	r1, [r7, #8]
 8007db2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f003 0307 	and.w	r3, r3, #7
 8007dba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007dbc:	69fb      	ldr	r3, [r7, #28]
 8007dbe:	f1c3 0307 	rsb	r3, r3, #7
 8007dc2:	2b04      	cmp	r3, #4
 8007dc4:	bf28      	it	cs
 8007dc6:	2304      	movcs	r3, #4
 8007dc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007dca:	69fb      	ldr	r3, [r7, #28]
 8007dcc:	3304      	adds	r3, #4
 8007dce:	2b06      	cmp	r3, #6
 8007dd0:	d902      	bls.n	8007dd8 <NVIC_EncodePriority+0x30>
 8007dd2:	69fb      	ldr	r3, [r7, #28]
 8007dd4:	3b03      	subs	r3, #3
 8007dd6:	e000      	b.n	8007dda <NVIC_EncodePriority+0x32>
 8007dd8:	2300      	movs	r3, #0
 8007dda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8007de0:	69bb      	ldr	r3, [r7, #24]
 8007de2:	fa02 f303 	lsl.w	r3, r2, r3
 8007de6:	43da      	mvns	r2, r3
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	401a      	ands	r2, r3
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007df0:	f04f 31ff 	mov.w	r1, #4294967295
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dfa:	43d9      	mvns	r1, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007e00:	4313      	orrs	r3, r2
         );
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3724      	adds	r7, #36	@ 0x24
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
	...

08007e10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	3b01      	subs	r3, #1
 8007e1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e20:	d301      	bcc.n	8007e26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007e22:	2301      	movs	r3, #1
 8007e24:	e00f      	b.n	8007e46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007e26:	4a0a      	ldr	r2, [pc, #40]	@ (8007e50 <SysTick_Config+0x40>)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007e2e:	210f      	movs	r1, #15
 8007e30:	f04f 30ff 	mov.w	r0, #4294967295
 8007e34:	f7ff ff8e 	bl	8007d54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007e38:	4b05      	ldr	r3, [pc, #20]	@ (8007e50 <SysTick_Config+0x40>)
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007e3e:	4b04      	ldr	r3, [pc, #16]	@ (8007e50 <SysTick_Config+0x40>)
 8007e40:	2207      	movs	r2, #7
 8007e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007e44:	2300      	movs	r3, #0
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3708      	adds	r7, #8
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}
 8007e4e:	bf00      	nop
 8007e50:	e000e010 	.word	0xe000e010

08007e54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b082      	sub	sp, #8
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7ff ff29 	bl	8007cb4 <__NVIC_SetPriorityGrouping>
}
 8007e62:	bf00      	nop
 8007e64:	3708      	adds	r7, #8
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b086      	sub	sp, #24
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	4603      	mov	r3, r0
 8007e72:	60b9      	str	r1, [r7, #8]
 8007e74:	607a      	str	r2, [r7, #4]
 8007e76:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007e78:	f7ff ff40 	bl	8007cfc <__NVIC_GetPriorityGrouping>
 8007e7c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007e7e:	687a      	ldr	r2, [r7, #4]
 8007e80:	68b9      	ldr	r1, [r7, #8]
 8007e82:	6978      	ldr	r0, [r7, #20]
 8007e84:	f7ff ff90 	bl	8007da8 <NVIC_EncodePriority>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007e8e:	4611      	mov	r1, r2
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7ff ff5f 	bl	8007d54 <__NVIC_SetPriority>
}
 8007e96:	bf00      	nop
 8007e98:	3718      	adds	r7, #24
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}

08007e9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b082      	sub	sp, #8
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007ea8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007eac:	4618      	mov	r0, r3
 8007eae:	f7ff ff33 	bl	8007d18 <__NVIC_EnableIRQ>
}
 8007eb2:	bf00      	nop
 8007eb4:	3708      	adds	r7, #8
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}

08007eba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007eba:	b580      	push	{r7, lr}
 8007ebc:	b082      	sub	sp, #8
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f7ff ffa4 	bl	8007e10 <SysTick_Config>
 8007ec8:	4603      	mov	r3, r0
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3708      	adds	r7, #8
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
	...

08007ed4 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8007ed8:	f3bf 8f5f 	dmb	sy
}
 8007edc:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8007ede:	4b07      	ldr	r3, [pc, #28]	@ (8007efc <HAL_MPU_Disable+0x28>)
 8007ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee2:	4a06      	ldr	r2, [pc, #24]	@ (8007efc <HAL_MPU_Disable+0x28>)
 8007ee4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ee8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8007eea:	4b05      	ldr	r3, [pc, #20]	@ (8007f00 <HAL_MPU_Disable+0x2c>)
 8007eec:	2200      	movs	r2, #0
 8007eee:	605a      	str	r2, [r3, #4]
}
 8007ef0:	bf00      	nop
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	e000ed00 	.word	0xe000ed00
 8007f00:	e000ed90 	.word	0xe000ed90

08007f04 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007f0c:	4a0b      	ldr	r2, [pc, #44]	@ (8007f3c <HAL_MPU_Enable+0x38>)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f043 0301 	orr.w	r3, r3, #1
 8007f14:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8007f16:	4b0a      	ldr	r3, [pc, #40]	@ (8007f40 <HAL_MPU_Enable+0x3c>)
 8007f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f1a:	4a09      	ldr	r2, [pc, #36]	@ (8007f40 <HAL_MPU_Enable+0x3c>)
 8007f1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007f20:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007f22:	f3bf 8f4f 	dsb	sy
}
 8007f26:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8007f28:	f3bf 8f6f 	isb	sy
}
 8007f2c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007f2e:	bf00      	nop
 8007f30:	370c      	adds	r7, #12
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr
 8007f3a:	bf00      	nop
 8007f3c:	e000ed90 	.word	0xe000ed90
 8007f40:	e000ed00 	.word	0xe000ed00

08007f44 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	785a      	ldrb	r2, [r3, #1]
 8007f50:	4b1b      	ldr	r3, [pc, #108]	@ (8007fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007f52:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007f54:	4b1a      	ldr	r3, [pc, #104]	@ (8007fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007f56:	691b      	ldr	r3, [r3, #16]
 8007f58:	4a19      	ldr	r2, [pc, #100]	@ (8007fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007f5a:	f023 0301 	bic.w	r3, r3, #1
 8007f5e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007f60:	4a17      	ldr	r2, [pc, #92]	@ (8007fc0 <HAL_MPU_ConfigRegion+0x7c>)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	685b      	ldr	r3, [r3, #4]
 8007f66:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	7b1b      	ldrb	r3, [r3, #12]
 8007f6c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	7adb      	ldrb	r3, [r3, #11]
 8007f72:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007f74:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	7a9b      	ldrb	r3, [r3, #10]
 8007f7a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007f7c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	7b5b      	ldrb	r3, [r3, #13]
 8007f82:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007f84:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	7b9b      	ldrb	r3, [r3, #14]
 8007f8a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007f8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	7bdb      	ldrb	r3, [r3, #15]
 8007f92:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8007f94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	7a5b      	ldrb	r3, [r3, #9]
 8007f9a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8007f9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	7a1b      	ldrb	r3, [r3, #8]
 8007fa2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8007fa4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8007fa6:	687a      	ldr	r2, [r7, #4]
 8007fa8:	7812      	ldrb	r2, [r2, #0]
 8007faa:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007fac:	4a04      	ldr	r2, [pc, #16]	@ (8007fc0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8007fae:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007fb0:	6113      	str	r3, [r2, #16]
}
 8007fb2:	bf00      	nop
 8007fb4:	370c      	adds	r7, #12
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbc:	4770      	bx	lr
 8007fbe:	bf00      	nop
 8007fc0:	e000ed90 	.word	0xe000ed90

08007fc4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b086      	sub	sp, #24
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007fcc:	f7fe f8f0 	bl	80061b0 <HAL_GetTick>
 8007fd0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d101      	bne.n	8007fdc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	e2dc      	b.n	8008596 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007fe2:	b2db      	uxtb	r3, r3
 8007fe4:	2b02      	cmp	r3, #2
 8007fe6:	d008      	beq.n	8007ffa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2280      	movs	r2, #128	@ 0x80
 8007fec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	e2cd      	b.n	8008596 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4a76      	ldr	r2, [pc, #472]	@ (80081d8 <HAL_DMA_Abort+0x214>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d04a      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a74      	ldr	r2, [pc, #464]	@ (80081dc <HAL_DMA_Abort+0x218>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d045      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a73      	ldr	r2, [pc, #460]	@ (80081e0 <HAL_DMA_Abort+0x21c>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d040      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a71      	ldr	r2, [pc, #452]	@ (80081e4 <HAL_DMA_Abort+0x220>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d03b      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a70      	ldr	r2, [pc, #448]	@ (80081e8 <HAL_DMA_Abort+0x224>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d036      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a6e      	ldr	r2, [pc, #440]	@ (80081ec <HAL_DMA_Abort+0x228>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d031      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a6d      	ldr	r2, [pc, #436]	@ (80081f0 <HAL_DMA_Abort+0x22c>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d02c      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a6b      	ldr	r2, [pc, #428]	@ (80081f4 <HAL_DMA_Abort+0x230>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d027      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a6a      	ldr	r2, [pc, #424]	@ (80081f8 <HAL_DMA_Abort+0x234>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d022      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a68      	ldr	r2, [pc, #416]	@ (80081fc <HAL_DMA_Abort+0x238>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d01d      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a67      	ldr	r2, [pc, #412]	@ (8008200 <HAL_DMA_Abort+0x23c>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d018      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a65      	ldr	r2, [pc, #404]	@ (8008204 <HAL_DMA_Abort+0x240>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d013      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a64      	ldr	r2, [pc, #400]	@ (8008208 <HAL_DMA_Abort+0x244>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d00e      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a62      	ldr	r2, [pc, #392]	@ (800820c <HAL_DMA_Abort+0x248>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d009      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a61      	ldr	r2, [pc, #388]	@ (8008210 <HAL_DMA_Abort+0x24c>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d004      	beq.n	800809a <HAL_DMA_Abort+0xd6>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a5f      	ldr	r2, [pc, #380]	@ (8008214 <HAL_DMA_Abort+0x250>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d101      	bne.n	800809e <HAL_DMA_Abort+0xda>
 800809a:	2301      	movs	r3, #1
 800809c:	e000      	b.n	80080a0 <HAL_DMA_Abort+0xdc>
 800809e:	2300      	movs	r3, #0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d013      	beq.n	80080cc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681a      	ldr	r2, [r3, #0]
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f022 021e 	bic.w	r2, r2, #30
 80080b2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	695a      	ldr	r2, [r3, #20]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80080c2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	617b      	str	r3, [r7, #20]
 80080ca:	e00a      	b.n	80080e2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f022 020e 	bic.w	r2, r2, #14
 80080da:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a3c      	ldr	r2, [pc, #240]	@ (80081d8 <HAL_DMA_Abort+0x214>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d072      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a3a      	ldr	r2, [pc, #232]	@ (80081dc <HAL_DMA_Abort+0x218>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d06d      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a39      	ldr	r2, [pc, #228]	@ (80081e0 <HAL_DMA_Abort+0x21c>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d068      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a37      	ldr	r2, [pc, #220]	@ (80081e4 <HAL_DMA_Abort+0x220>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d063      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a36      	ldr	r2, [pc, #216]	@ (80081e8 <HAL_DMA_Abort+0x224>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d05e      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a34      	ldr	r2, [pc, #208]	@ (80081ec <HAL_DMA_Abort+0x228>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d059      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4a33      	ldr	r2, [pc, #204]	@ (80081f0 <HAL_DMA_Abort+0x22c>)
 8008124:	4293      	cmp	r3, r2
 8008126:	d054      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	4a31      	ldr	r2, [pc, #196]	@ (80081f4 <HAL_DMA_Abort+0x230>)
 800812e:	4293      	cmp	r3, r2
 8008130:	d04f      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	4a30      	ldr	r2, [pc, #192]	@ (80081f8 <HAL_DMA_Abort+0x234>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d04a      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a2e      	ldr	r2, [pc, #184]	@ (80081fc <HAL_DMA_Abort+0x238>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d045      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	4a2d      	ldr	r2, [pc, #180]	@ (8008200 <HAL_DMA_Abort+0x23c>)
 800814c:	4293      	cmp	r3, r2
 800814e:	d040      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a2b      	ldr	r2, [pc, #172]	@ (8008204 <HAL_DMA_Abort+0x240>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d03b      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a2a      	ldr	r2, [pc, #168]	@ (8008208 <HAL_DMA_Abort+0x244>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d036      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a28      	ldr	r2, [pc, #160]	@ (800820c <HAL_DMA_Abort+0x248>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d031      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a27      	ldr	r2, [pc, #156]	@ (8008210 <HAL_DMA_Abort+0x24c>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d02c      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a25      	ldr	r2, [pc, #148]	@ (8008214 <HAL_DMA_Abort+0x250>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d027      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a24      	ldr	r2, [pc, #144]	@ (8008218 <HAL_DMA_Abort+0x254>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d022      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a22      	ldr	r2, [pc, #136]	@ (800821c <HAL_DMA_Abort+0x258>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d01d      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a21      	ldr	r2, [pc, #132]	@ (8008220 <HAL_DMA_Abort+0x25c>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d018      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a1f      	ldr	r2, [pc, #124]	@ (8008224 <HAL_DMA_Abort+0x260>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d013      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008228 <HAL_DMA_Abort+0x264>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d00e      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a1c      	ldr	r2, [pc, #112]	@ (800822c <HAL_DMA_Abort+0x268>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d009      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a1b      	ldr	r2, [pc, #108]	@ (8008230 <HAL_DMA_Abort+0x26c>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d004      	beq.n	80081d2 <HAL_DMA_Abort+0x20e>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a19      	ldr	r2, [pc, #100]	@ (8008234 <HAL_DMA_Abort+0x270>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d132      	bne.n	8008238 <HAL_DMA_Abort+0x274>
 80081d2:	2301      	movs	r3, #1
 80081d4:	e031      	b.n	800823a <HAL_DMA_Abort+0x276>
 80081d6:	bf00      	nop
 80081d8:	40020010 	.word	0x40020010
 80081dc:	40020028 	.word	0x40020028
 80081e0:	40020040 	.word	0x40020040
 80081e4:	40020058 	.word	0x40020058
 80081e8:	40020070 	.word	0x40020070
 80081ec:	40020088 	.word	0x40020088
 80081f0:	400200a0 	.word	0x400200a0
 80081f4:	400200b8 	.word	0x400200b8
 80081f8:	40020410 	.word	0x40020410
 80081fc:	40020428 	.word	0x40020428
 8008200:	40020440 	.word	0x40020440
 8008204:	40020458 	.word	0x40020458
 8008208:	40020470 	.word	0x40020470
 800820c:	40020488 	.word	0x40020488
 8008210:	400204a0 	.word	0x400204a0
 8008214:	400204b8 	.word	0x400204b8
 8008218:	58025408 	.word	0x58025408
 800821c:	5802541c 	.word	0x5802541c
 8008220:	58025430 	.word	0x58025430
 8008224:	58025444 	.word	0x58025444
 8008228:	58025458 	.word	0x58025458
 800822c:	5802546c 	.word	0x5802546c
 8008230:	58025480 	.word	0x58025480
 8008234:	58025494 	.word	0x58025494
 8008238:	2300      	movs	r3, #0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d007      	beq.n	800824e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008248:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800824c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a6d      	ldr	r2, [pc, #436]	@ (8008408 <HAL_DMA_Abort+0x444>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d04a      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a6b      	ldr	r2, [pc, #428]	@ (800840c <HAL_DMA_Abort+0x448>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d045      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a6a      	ldr	r2, [pc, #424]	@ (8008410 <HAL_DMA_Abort+0x44c>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d040      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a68      	ldr	r2, [pc, #416]	@ (8008414 <HAL_DMA_Abort+0x450>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d03b      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a67      	ldr	r2, [pc, #412]	@ (8008418 <HAL_DMA_Abort+0x454>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d036      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a65      	ldr	r2, [pc, #404]	@ (800841c <HAL_DMA_Abort+0x458>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d031      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a64      	ldr	r2, [pc, #400]	@ (8008420 <HAL_DMA_Abort+0x45c>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d02c      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a62      	ldr	r2, [pc, #392]	@ (8008424 <HAL_DMA_Abort+0x460>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d027      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a61      	ldr	r2, [pc, #388]	@ (8008428 <HAL_DMA_Abort+0x464>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d022      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a5f      	ldr	r2, [pc, #380]	@ (800842c <HAL_DMA_Abort+0x468>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d01d      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a5e      	ldr	r2, [pc, #376]	@ (8008430 <HAL_DMA_Abort+0x46c>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d018      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a5c      	ldr	r2, [pc, #368]	@ (8008434 <HAL_DMA_Abort+0x470>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d013      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a5b      	ldr	r2, [pc, #364]	@ (8008438 <HAL_DMA_Abort+0x474>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d00e      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a59      	ldr	r2, [pc, #356]	@ (800843c <HAL_DMA_Abort+0x478>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d009      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a58      	ldr	r2, [pc, #352]	@ (8008440 <HAL_DMA_Abort+0x47c>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d004      	beq.n	80082ee <HAL_DMA_Abort+0x32a>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a56      	ldr	r2, [pc, #344]	@ (8008444 <HAL_DMA_Abort+0x480>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d108      	bne.n	8008300 <HAL_DMA_Abort+0x33c>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f022 0201 	bic.w	r2, r2, #1
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	e007      	b.n	8008310 <HAL_DMA_Abort+0x34c>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f022 0201 	bic.w	r2, r2, #1
 800830e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008310:	e013      	b.n	800833a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008312:	f7fd ff4d 	bl	80061b0 <HAL_GetTick>
 8008316:	4602      	mov	r2, r0
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	1ad3      	subs	r3, r2, r3
 800831c:	2b05      	cmp	r3, #5
 800831e:	d90c      	bls.n	800833a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2220      	movs	r2, #32
 8008324:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2203      	movs	r2, #3
 800832a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	2200      	movs	r2, #0
 8008332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e12d      	b.n	8008596 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d1e5      	bne.n	8008312 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a2f      	ldr	r2, [pc, #188]	@ (8008408 <HAL_DMA_Abort+0x444>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d04a      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	4a2d      	ldr	r2, [pc, #180]	@ (800840c <HAL_DMA_Abort+0x448>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d045      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	4a2c      	ldr	r2, [pc, #176]	@ (8008410 <HAL_DMA_Abort+0x44c>)
 8008360:	4293      	cmp	r3, r2
 8008362:	d040      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	4a2a      	ldr	r2, [pc, #168]	@ (8008414 <HAL_DMA_Abort+0x450>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d03b      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	4a29      	ldr	r2, [pc, #164]	@ (8008418 <HAL_DMA_Abort+0x454>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d036      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a27      	ldr	r2, [pc, #156]	@ (800841c <HAL_DMA_Abort+0x458>)
 800837e:	4293      	cmp	r3, r2
 8008380:	d031      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	4a26      	ldr	r2, [pc, #152]	@ (8008420 <HAL_DMA_Abort+0x45c>)
 8008388:	4293      	cmp	r3, r2
 800838a:	d02c      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4a24      	ldr	r2, [pc, #144]	@ (8008424 <HAL_DMA_Abort+0x460>)
 8008392:	4293      	cmp	r3, r2
 8008394:	d027      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a23      	ldr	r2, [pc, #140]	@ (8008428 <HAL_DMA_Abort+0x464>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d022      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a21      	ldr	r2, [pc, #132]	@ (800842c <HAL_DMA_Abort+0x468>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d01d      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a20      	ldr	r2, [pc, #128]	@ (8008430 <HAL_DMA_Abort+0x46c>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d018      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a1e      	ldr	r2, [pc, #120]	@ (8008434 <HAL_DMA_Abort+0x470>)
 80083ba:	4293      	cmp	r3, r2
 80083bc:	d013      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a1d      	ldr	r2, [pc, #116]	@ (8008438 <HAL_DMA_Abort+0x474>)
 80083c4:	4293      	cmp	r3, r2
 80083c6:	d00e      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a1b      	ldr	r2, [pc, #108]	@ (800843c <HAL_DMA_Abort+0x478>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d009      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a1a      	ldr	r2, [pc, #104]	@ (8008440 <HAL_DMA_Abort+0x47c>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d004      	beq.n	80083e6 <HAL_DMA_Abort+0x422>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a18      	ldr	r2, [pc, #96]	@ (8008444 <HAL_DMA_Abort+0x480>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d101      	bne.n	80083ea <HAL_DMA_Abort+0x426>
 80083e6:	2301      	movs	r3, #1
 80083e8:	e000      	b.n	80083ec <HAL_DMA_Abort+0x428>
 80083ea:	2300      	movs	r3, #0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d02b      	beq.n	8008448 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083f4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083fa:	f003 031f 	and.w	r3, r3, #31
 80083fe:	223f      	movs	r2, #63	@ 0x3f
 8008400:	409a      	lsls	r2, r3
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	609a      	str	r2, [r3, #8]
 8008406:	e02a      	b.n	800845e <HAL_DMA_Abort+0x49a>
 8008408:	40020010 	.word	0x40020010
 800840c:	40020028 	.word	0x40020028
 8008410:	40020040 	.word	0x40020040
 8008414:	40020058 	.word	0x40020058
 8008418:	40020070 	.word	0x40020070
 800841c:	40020088 	.word	0x40020088
 8008420:	400200a0 	.word	0x400200a0
 8008424:	400200b8 	.word	0x400200b8
 8008428:	40020410 	.word	0x40020410
 800842c:	40020428 	.word	0x40020428
 8008430:	40020440 	.word	0x40020440
 8008434:	40020458 	.word	0x40020458
 8008438:	40020470 	.word	0x40020470
 800843c:	40020488 	.word	0x40020488
 8008440:	400204a0 	.word	0x400204a0
 8008444:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800844c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008452:	f003 031f 	and.w	r3, r3, #31
 8008456:	2201      	movs	r2, #1
 8008458:	409a      	lsls	r2, r3
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	4a4f      	ldr	r2, [pc, #316]	@ (80085a0 <HAL_DMA_Abort+0x5dc>)
 8008464:	4293      	cmp	r3, r2
 8008466:	d072      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4a4d      	ldr	r2, [pc, #308]	@ (80085a4 <HAL_DMA_Abort+0x5e0>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d06d      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4a4c      	ldr	r2, [pc, #304]	@ (80085a8 <HAL_DMA_Abort+0x5e4>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d068      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a4a      	ldr	r2, [pc, #296]	@ (80085ac <HAL_DMA_Abort+0x5e8>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d063      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4a49      	ldr	r2, [pc, #292]	@ (80085b0 <HAL_DMA_Abort+0x5ec>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d05e      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4a47      	ldr	r2, [pc, #284]	@ (80085b4 <HAL_DMA_Abort+0x5f0>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d059      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4a46      	ldr	r2, [pc, #280]	@ (80085b8 <HAL_DMA_Abort+0x5f4>)
 80084a0:	4293      	cmp	r3, r2
 80084a2:	d054      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a44      	ldr	r2, [pc, #272]	@ (80085bc <HAL_DMA_Abort+0x5f8>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d04f      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a43      	ldr	r2, [pc, #268]	@ (80085c0 <HAL_DMA_Abort+0x5fc>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d04a      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4a41      	ldr	r2, [pc, #260]	@ (80085c4 <HAL_DMA_Abort+0x600>)
 80084be:	4293      	cmp	r3, r2
 80084c0:	d045      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	4a40      	ldr	r2, [pc, #256]	@ (80085c8 <HAL_DMA_Abort+0x604>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d040      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	4a3e      	ldr	r2, [pc, #248]	@ (80085cc <HAL_DMA_Abort+0x608>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d03b      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	4a3d      	ldr	r2, [pc, #244]	@ (80085d0 <HAL_DMA_Abort+0x60c>)
 80084dc:	4293      	cmp	r3, r2
 80084de:	d036      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a3b      	ldr	r2, [pc, #236]	@ (80085d4 <HAL_DMA_Abort+0x610>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d031      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	4a3a      	ldr	r2, [pc, #232]	@ (80085d8 <HAL_DMA_Abort+0x614>)
 80084f0:	4293      	cmp	r3, r2
 80084f2:	d02c      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a38      	ldr	r2, [pc, #224]	@ (80085dc <HAL_DMA_Abort+0x618>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d027      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a37      	ldr	r2, [pc, #220]	@ (80085e0 <HAL_DMA_Abort+0x61c>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d022      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a35      	ldr	r2, [pc, #212]	@ (80085e4 <HAL_DMA_Abort+0x620>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d01d      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a34      	ldr	r2, [pc, #208]	@ (80085e8 <HAL_DMA_Abort+0x624>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d018      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a32      	ldr	r2, [pc, #200]	@ (80085ec <HAL_DMA_Abort+0x628>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d013      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a31      	ldr	r2, [pc, #196]	@ (80085f0 <HAL_DMA_Abort+0x62c>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d00e      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a2f      	ldr	r2, [pc, #188]	@ (80085f4 <HAL_DMA_Abort+0x630>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d009      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a2e      	ldr	r2, [pc, #184]	@ (80085f8 <HAL_DMA_Abort+0x634>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d004      	beq.n	800854e <HAL_DMA_Abort+0x58a>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	4a2c      	ldr	r2, [pc, #176]	@ (80085fc <HAL_DMA_Abort+0x638>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d101      	bne.n	8008552 <HAL_DMA_Abort+0x58e>
 800854e:	2301      	movs	r3, #1
 8008550:	e000      	b.n	8008554 <HAL_DMA_Abort+0x590>
 8008552:	2300      	movs	r3, #0
 8008554:	2b00      	cmp	r3, #0
 8008556:	d015      	beq.n	8008584 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008560:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008566:	2b00      	cmp	r3, #0
 8008568:	d00c      	beq.n	8008584 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800856e:	681a      	ldr	r2, [r3, #0]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008574:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008578:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008582:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008594:	2300      	movs	r3, #0
}
 8008596:	4618      	mov	r0, r3
 8008598:	3718      	adds	r7, #24
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	bf00      	nop
 80085a0:	40020010 	.word	0x40020010
 80085a4:	40020028 	.word	0x40020028
 80085a8:	40020040 	.word	0x40020040
 80085ac:	40020058 	.word	0x40020058
 80085b0:	40020070 	.word	0x40020070
 80085b4:	40020088 	.word	0x40020088
 80085b8:	400200a0 	.word	0x400200a0
 80085bc:	400200b8 	.word	0x400200b8
 80085c0:	40020410 	.word	0x40020410
 80085c4:	40020428 	.word	0x40020428
 80085c8:	40020440 	.word	0x40020440
 80085cc:	40020458 	.word	0x40020458
 80085d0:	40020470 	.word	0x40020470
 80085d4:	40020488 	.word	0x40020488
 80085d8:	400204a0 	.word	0x400204a0
 80085dc:	400204b8 	.word	0x400204b8
 80085e0:	58025408 	.word	0x58025408
 80085e4:	5802541c 	.word	0x5802541c
 80085e8:	58025430 	.word	0x58025430
 80085ec:	58025444 	.word	0x58025444
 80085f0:	58025458 	.word	0x58025458
 80085f4:	5802546c 	.word	0x5802546c
 80085f8:	58025480 	.word	0x58025480
 80085fc:	58025494 	.word	0x58025494

08008600 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b084      	sub	sp, #16
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d101      	bne.n	8008612 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e237      	b.n	8008a82 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b02      	cmp	r3, #2
 800861c:	d004      	beq.n	8008628 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2280      	movs	r2, #128	@ 0x80
 8008622:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	e22c      	b.n	8008a82 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a5c      	ldr	r2, [pc, #368]	@ (80087a0 <HAL_DMA_Abort_IT+0x1a0>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d04a      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a5b      	ldr	r2, [pc, #364]	@ (80087a4 <HAL_DMA_Abort_IT+0x1a4>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d045      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	4a59      	ldr	r2, [pc, #356]	@ (80087a8 <HAL_DMA_Abort_IT+0x1a8>)
 8008642:	4293      	cmp	r3, r2
 8008644:	d040      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4a58      	ldr	r2, [pc, #352]	@ (80087ac <HAL_DMA_Abort_IT+0x1ac>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d03b      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a56      	ldr	r2, [pc, #344]	@ (80087b0 <HAL_DMA_Abort_IT+0x1b0>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d036      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	4a55      	ldr	r2, [pc, #340]	@ (80087b4 <HAL_DMA_Abort_IT+0x1b4>)
 8008660:	4293      	cmp	r3, r2
 8008662:	d031      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	4a53      	ldr	r2, [pc, #332]	@ (80087b8 <HAL_DMA_Abort_IT+0x1b8>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d02c      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	4a52      	ldr	r2, [pc, #328]	@ (80087bc <HAL_DMA_Abort_IT+0x1bc>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d027      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a50      	ldr	r2, [pc, #320]	@ (80087c0 <HAL_DMA_Abort_IT+0x1c0>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d022      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a4f      	ldr	r2, [pc, #316]	@ (80087c4 <HAL_DMA_Abort_IT+0x1c4>)
 8008688:	4293      	cmp	r3, r2
 800868a:	d01d      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	4a4d      	ldr	r2, [pc, #308]	@ (80087c8 <HAL_DMA_Abort_IT+0x1c8>)
 8008692:	4293      	cmp	r3, r2
 8008694:	d018      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4a4c      	ldr	r2, [pc, #304]	@ (80087cc <HAL_DMA_Abort_IT+0x1cc>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d013      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a4a      	ldr	r2, [pc, #296]	@ (80087d0 <HAL_DMA_Abort_IT+0x1d0>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d00e      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	4a49      	ldr	r2, [pc, #292]	@ (80087d4 <HAL_DMA_Abort_IT+0x1d4>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d009      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	4a47      	ldr	r2, [pc, #284]	@ (80087d8 <HAL_DMA_Abort_IT+0x1d8>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d004      	beq.n	80086c8 <HAL_DMA_Abort_IT+0xc8>
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4a46      	ldr	r2, [pc, #280]	@ (80087dc <HAL_DMA_Abort_IT+0x1dc>)
 80086c4:	4293      	cmp	r3, r2
 80086c6:	d101      	bne.n	80086cc <HAL_DMA_Abort_IT+0xcc>
 80086c8:	2301      	movs	r3, #1
 80086ca:	e000      	b.n	80086ce <HAL_DMA_Abort_IT+0xce>
 80086cc:	2300      	movs	r3, #0
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 8086 	beq.w	80087e0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2204      	movs	r2, #4
 80086d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a2f      	ldr	r2, [pc, #188]	@ (80087a0 <HAL_DMA_Abort_IT+0x1a0>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d04a      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	4a2e      	ldr	r2, [pc, #184]	@ (80087a4 <HAL_DMA_Abort_IT+0x1a4>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d045      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4a2c      	ldr	r2, [pc, #176]	@ (80087a8 <HAL_DMA_Abort_IT+0x1a8>)
 80086f6:	4293      	cmp	r3, r2
 80086f8:	d040      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a2b      	ldr	r2, [pc, #172]	@ (80087ac <HAL_DMA_Abort_IT+0x1ac>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d03b      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a29      	ldr	r2, [pc, #164]	@ (80087b0 <HAL_DMA_Abort_IT+0x1b0>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d036      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a28      	ldr	r2, [pc, #160]	@ (80087b4 <HAL_DMA_Abort_IT+0x1b4>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d031      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a26      	ldr	r2, [pc, #152]	@ (80087b8 <HAL_DMA_Abort_IT+0x1b8>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d02c      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a25      	ldr	r2, [pc, #148]	@ (80087bc <HAL_DMA_Abort_IT+0x1bc>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d027      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a23      	ldr	r2, [pc, #140]	@ (80087c0 <HAL_DMA_Abort_IT+0x1c0>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d022      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a22      	ldr	r2, [pc, #136]	@ (80087c4 <HAL_DMA_Abort_IT+0x1c4>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d01d      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a20      	ldr	r2, [pc, #128]	@ (80087c8 <HAL_DMA_Abort_IT+0x1c8>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d018      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a1f      	ldr	r2, [pc, #124]	@ (80087cc <HAL_DMA_Abort_IT+0x1cc>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d013      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a1d      	ldr	r2, [pc, #116]	@ (80087d0 <HAL_DMA_Abort_IT+0x1d0>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d00e      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a1c      	ldr	r2, [pc, #112]	@ (80087d4 <HAL_DMA_Abort_IT+0x1d4>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d009      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a1a      	ldr	r2, [pc, #104]	@ (80087d8 <HAL_DMA_Abort_IT+0x1d8>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d004      	beq.n	800877c <HAL_DMA_Abort_IT+0x17c>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a19      	ldr	r2, [pc, #100]	@ (80087dc <HAL_DMA_Abort_IT+0x1dc>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d108      	bne.n	800878e <HAL_DMA_Abort_IT+0x18e>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	f022 0201 	bic.w	r2, r2, #1
 800878a:	601a      	str	r2, [r3, #0]
 800878c:	e178      	b.n	8008a80 <HAL_DMA_Abort_IT+0x480>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f022 0201 	bic.w	r2, r2, #1
 800879c:	601a      	str	r2, [r3, #0]
 800879e:	e16f      	b.n	8008a80 <HAL_DMA_Abort_IT+0x480>
 80087a0:	40020010 	.word	0x40020010
 80087a4:	40020028 	.word	0x40020028
 80087a8:	40020040 	.word	0x40020040
 80087ac:	40020058 	.word	0x40020058
 80087b0:	40020070 	.word	0x40020070
 80087b4:	40020088 	.word	0x40020088
 80087b8:	400200a0 	.word	0x400200a0
 80087bc:	400200b8 	.word	0x400200b8
 80087c0:	40020410 	.word	0x40020410
 80087c4:	40020428 	.word	0x40020428
 80087c8:	40020440 	.word	0x40020440
 80087cc:	40020458 	.word	0x40020458
 80087d0:	40020470 	.word	0x40020470
 80087d4:	40020488 	.word	0x40020488
 80087d8:	400204a0 	.word	0x400204a0
 80087dc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f022 020e 	bic.w	r2, r2, #14
 80087ee:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a6c      	ldr	r2, [pc, #432]	@ (80089a8 <HAL_DMA_Abort_IT+0x3a8>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d04a      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a6b      	ldr	r2, [pc, #428]	@ (80089ac <HAL_DMA_Abort_IT+0x3ac>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d045      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a69      	ldr	r2, [pc, #420]	@ (80089b0 <HAL_DMA_Abort_IT+0x3b0>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d040      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a68      	ldr	r2, [pc, #416]	@ (80089b4 <HAL_DMA_Abort_IT+0x3b4>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d03b      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a66      	ldr	r2, [pc, #408]	@ (80089b8 <HAL_DMA_Abort_IT+0x3b8>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d036      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a65      	ldr	r2, [pc, #404]	@ (80089bc <HAL_DMA_Abort_IT+0x3bc>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d031      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a63      	ldr	r2, [pc, #396]	@ (80089c0 <HAL_DMA_Abort_IT+0x3c0>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d02c      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a62      	ldr	r2, [pc, #392]	@ (80089c4 <HAL_DMA_Abort_IT+0x3c4>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d027      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a60      	ldr	r2, [pc, #384]	@ (80089c8 <HAL_DMA_Abort_IT+0x3c8>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d022      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a5f      	ldr	r2, [pc, #380]	@ (80089cc <HAL_DMA_Abort_IT+0x3cc>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d01d      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a5d      	ldr	r2, [pc, #372]	@ (80089d0 <HAL_DMA_Abort_IT+0x3d0>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d018      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a5c      	ldr	r2, [pc, #368]	@ (80089d4 <HAL_DMA_Abort_IT+0x3d4>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d013      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a5a      	ldr	r2, [pc, #360]	@ (80089d8 <HAL_DMA_Abort_IT+0x3d8>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d00e      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4a59      	ldr	r2, [pc, #356]	@ (80089dc <HAL_DMA_Abort_IT+0x3dc>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d009      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a57      	ldr	r2, [pc, #348]	@ (80089e0 <HAL_DMA_Abort_IT+0x3e0>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d004      	beq.n	8008890 <HAL_DMA_Abort_IT+0x290>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a56      	ldr	r2, [pc, #344]	@ (80089e4 <HAL_DMA_Abort_IT+0x3e4>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d108      	bne.n	80088a2 <HAL_DMA_Abort_IT+0x2a2>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	681a      	ldr	r2, [r3, #0]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	f022 0201 	bic.w	r2, r2, #1
 800889e:	601a      	str	r2, [r3, #0]
 80088a0:	e007      	b.n	80088b2 <HAL_DMA_Abort_IT+0x2b2>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f022 0201 	bic.w	r2, r2, #1
 80088b0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a3c      	ldr	r2, [pc, #240]	@ (80089a8 <HAL_DMA_Abort_IT+0x3a8>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d072      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a3a      	ldr	r2, [pc, #232]	@ (80089ac <HAL_DMA_Abort_IT+0x3ac>)
 80088c2:	4293      	cmp	r3, r2
 80088c4:	d06d      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	4a39      	ldr	r2, [pc, #228]	@ (80089b0 <HAL_DMA_Abort_IT+0x3b0>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d068      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a37      	ldr	r2, [pc, #220]	@ (80089b4 <HAL_DMA_Abort_IT+0x3b4>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d063      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a36      	ldr	r2, [pc, #216]	@ (80089b8 <HAL_DMA_Abort_IT+0x3b8>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d05e      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	4a34      	ldr	r2, [pc, #208]	@ (80089bc <HAL_DMA_Abort_IT+0x3bc>)
 80088ea:	4293      	cmp	r3, r2
 80088ec:	d059      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a33      	ldr	r2, [pc, #204]	@ (80089c0 <HAL_DMA_Abort_IT+0x3c0>)
 80088f4:	4293      	cmp	r3, r2
 80088f6:	d054      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a31      	ldr	r2, [pc, #196]	@ (80089c4 <HAL_DMA_Abort_IT+0x3c4>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d04f      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a30      	ldr	r2, [pc, #192]	@ (80089c8 <HAL_DMA_Abort_IT+0x3c8>)
 8008908:	4293      	cmp	r3, r2
 800890a:	d04a      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	4a2e      	ldr	r2, [pc, #184]	@ (80089cc <HAL_DMA_Abort_IT+0x3cc>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d045      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a2d      	ldr	r2, [pc, #180]	@ (80089d0 <HAL_DMA_Abort_IT+0x3d0>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d040      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4a2b      	ldr	r2, [pc, #172]	@ (80089d4 <HAL_DMA_Abort_IT+0x3d4>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d03b      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4a2a      	ldr	r2, [pc, #168]	@ (80089d8 <HAL_DMA_Abort_IT+0x3d8>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d036      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a28      	ldr	r2, [pc, #160]	@ (80089dc <HAL_DMA_Abort_IT+0x3dc>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d031      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a27      	ldr	r2, [pc, #156]	@ (80089e0 <HAL_DMA_Abort_IT+0x3e0>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d02c      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a25      	ldr	r2, [pc, #148]	@ (80089e4 <HAL_DMA_Abort_IT+0x3e4>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d027      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	4a24      	ldr	r2, [pc, #144]	@ (80089e8 <HAL_DMA_Abort_IT+0x3e8>)
 8008958:	4293      	cmp	r3, r2
 800895a:	d022      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	4a22      	ldr	r2, [pc, #136]	@ (80089ec <HAL_DMA_Abort_IT+0x3ec>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d01d      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	4a21      	ldr	r2, [pc, #132]	@ (80089f0 <HAL_DMA_Abort_IT+0x3f0>)
 800896c:	4293      	cmp	r3, r2
 800896e:	d018      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	4a1f      	ldr	r2, [pc, #124]	@ (80089f4 <HAL_DMA_Abort_IT+0x3f4>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d013      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	4a1e      	ldr	r2, [pc, #120]	@ (80089f8 <HAL_DMA_Abort_IT+0x3f8>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d00e      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	4a1c      	ldr	r2, [pc, #112]	@ (80089fc <HAL_DMA_Abort_IT+0x3fc>)
 800898a:	4293      	cmp	r3, r2
 800898c:	d009      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a1b      	ldr	r2, [pc, #108]	@ (8008a00 <HAL_DMA_Abort_IT+0x400>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d004      	beq.n	80089a2 <HAL_DMA_Abort_IT+0x3a2>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a19      	ldr	r2, [pc, #100]	@ (8008a04 <HAL_DMA_Abort_IT+0x404>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d132      	bne.n	8008a08 <HAL_DMA_Abort_IT+0x408>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e031      	b.n	8008a0a <HAL_DMA_Abort_IT+0x40a>
 80089a6:	bf00      	nop
 80089a8:	40020010 	.word	0x40020010
 80089ac:	40020028 	.word	0x40020028
 80089b0:	40020040 	.word	0x40020040
 80089b4:	40020058 	.word	0x40020058
 80089b8:	40020070 	.word	0x40020070
 80089bc:	40020088 	.word	0x40020088
 80089c0:	400200a0 	.word	0x400200a0
 80089c4:	400200b8 	.word	0x400200b8
 80089c8:	40020410 	.word	0x40020410
 80089cc:	40020428 	.word	0x40020428
 80089d0:	40020440 	.word	0x40020440
 80089d4:	40020458 	.word	0x40020458
 80089d8:	40020470 	.word	0x40020470
 80089dc:	40020488 	.word	0x40020488
 80089e0:	400204a0 	.word	0x400204a0
 80089e4:	400204b8 	.word	0x400204b8
 80089e8:	58025408 	.word	0x58025408
 80089ec:	5802541c 	.word	0x5802541c
 80089f0:	58025430 	.word	0x58025430
 80089f4:	58025444 	.word	0x58025444
 80089f8:	58025458 	.word	0x58025458
 80089fc:	5802546c 	.word	0x5802546c
 8008a00:	58025480 	.word	0x58025480
 8008a04:	58025494 	.word	0x58025494
 8008a08:	2300      	movs	r3, #0
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d028      	beq.n	8008a60 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a12:	681a      	ldr	r2, [r3, #0]
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a1c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a22:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a28:	f003 031f 	and.w	r3, r3, #31
 8008a2c:	2201      	movs	r2, #1
 8008a2e:	409a      	lsls	r2, r3
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008a3c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d00c      	beq.n	8008a60 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008a54:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008a5e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d003      	beq.n	8008a80 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008a80:	2300      	movs	r3, #0
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop

08008a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b089      	sub	sp, #36	@ 0x24
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008a9a:	4b89      	ldr	r3, [pc, #548]	@ (8008cc0 <HAL_GPIO_Init+0x234>)
 8008a9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008a9e:	e194      	b.n	8008dca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	2101      	movs	r1, #1
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8008aac:	4013      	ands	r3, r2
 8008aae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	f000 8186 	beq.w	8008dc4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	f003 0303 	and.w	r3, r3, #3
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d005      	beq.n	8008ad0 <HAL_GPIO_Init+0x44>
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	f003 0303 	and.w	r3, r3, #3
 8008acc:	2b02      	cmp	r3, #2
 8008ace:	d130      	bne.n	8008b32 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008ad6:	69fb      	ldr	r3, [r7, #28]
 8008ad8:	005b      	lsls	r3, r3, #1
 8008ada:	2203      	movs	r2, #3
 8008adc:	fa02 f303 	lsl.w	r3, r2, r3
 8008ae0:	43db      	mvns	r3, r3
 8008ae2:	69ba      	ldr	r2, [r7, #24]
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	68da      	ldr	r2, [r3, #12]
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	005b      	lsls	r3, r3, #1
 8008af0:	fa02 f303 	lsl.w	r3, r2, r3
 8008af4:	69ba      	ldr	r2, [r7, #24]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	69ba      	ldr	r2, [r7, #24]
 8008afe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008b06:	2201      	movs	r2, #1
 8008b08:	69fb      	ldr	r3, [r7, #28]
 8008b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b0e:	43db      	mvns	r3, r3
 8008b10:	69ba      	ldr	r2, [r7, #24]
 8008b12:	4013      	ands	r3, r2
 8008b14:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	685b      	ldr	r3, [r3, #4]
 8008b1a:	091b      	lsrs	r3, r3, #4
 8008b1c:	f003 0201 	and.w	r2, r3, #1
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	fa02 f303 	lsl.w	r3, r2, r3
 8008b26:	69ba      	ldr	r2, [r7, #24]
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	69ba      	ldr	r2, [r7, #24]
 8008b30:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008b32:	683b      	ldr	r3, [r7, #0]
 8008b34:	685b      	ldr	r3, [r3, #4]
 8008b36:	f003 0303 	and.w	r3, r3, #3
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	d017      	beq.n	8008b6e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008b44:	69fb      	ldr	r3, [r7, #28]
 8008b46:	005b      	lsls	r3, r3, #1
 8008b48:	2203      	movs	r2, #3
 8008b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b4e:	43db      	mvns	r3, r3
 8008b50:	69ba      	ldr	r2, [r7, #24]
 8008b52:	4013      	ands	r3, r2
 8008b54:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	689a      	ldr	r2, [r3, #8]
 8008b5a:	69fb      	ldr	r3, [r7, #28]
 8008b5c:	005b      	lsls	r3, r3, #1
 8008b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b62:	69ba      	ldr	r2, [r7, #24]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	69ba      	ldr	r2, [r7, #24]
 8008b6c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	f003 0303 	and.w	r3, r3, #3
 8008b76:	2b02      	cmp	r3, #2
 8008b78:	d123      	bne.n	8008bc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b7a:	69fb      	ldr	r3, [r7, #28]
 8008b7c:	08da      	lsrs	r2, r3, #3
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	3208      	adds	r2, #8
 8008b82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008b88:	69fb      	ldr	r3, [r7, #28]
 8008b8a:	f003 0307 	and.w	r3, r3, #7
 8008b8e:	009b      	lsls	r3, r3, #2
 8008b90:	220f      	movs	r2, #15
 8008b92:	fa02 f303 	lsl.w	r3, r2, r3
 8008b96:	43db      	mvns	r3, r3
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	691a      	ldr	r2, [r3, #16]
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	f003 0307 	and.w	r3, r3, #7
 8008ba8:	009b      	lsls	r3, r3, #2
 8008baa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bae:	69ba      	ldr	r2, [r7, #24]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008bb4:	69fb      	ldr	r3, [r7, #28]
 8008bb6:	08da      	lsrs	r2, r3, #3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3208      	adds	r2, #8
 8008bbc:	69b9      	ldr	r1, [r7, #24]
 8008bbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	005b      	lsls	r3, r3, #1
 8008bcc:	2203      	movs	r2, #3
 8008bce:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd2:	43db      	mvns	r3, r3
 8008bd4:	69ba      	ldr	r2, [r7, #24]
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	f003 0203 	and.w	r2, r3, #3
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	005b      	lsls	r3, r3, #1
 8008be6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	69ba      	ldr	r2, [r7, #24]
 8008bf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	f000 80e0 	beq.w	8008dc4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c04:	4b2f      	ldr	r3, [pc, #188]	@ (8008cc4 <HAL_GPIO_Init+0x238>)
 8008c06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c0a:	4a2e      	ldr	r2, [pc, #184]	@ (8008cc4 <HAL_GPIO_Init+0x238>)
 8008c0c:	f043 0302 	orr.w	r3, r3, #2
 8008c10:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008c14:	4b2b      	ldr	r3, [pc, #172]	@ (8008cc4 <HAL_GPIO_Init+0x238>)
 8008c16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	60fb      	str	r3, [r7, #12]
 8008c20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008c22:	4a29      	ldr	r2, [pc, #164]	@ (8008cc8 <HAL_GPIO_Init+0x23c>)
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	089b      	lsrs	r3, r3, #2
 8008c28:	3302      	adds	r3, #2
 8008c2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008c30:	69fb      	ldr	r3, [r7, #28]
 8008c32:	f003 0303 	and.w	r3, r3, #3
 8008c36:	009b      	lsls	r3, r3, #2
 8008c38:	220f      	movs	r2, #15
 8008c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8008c3e:	43db      	mvns	r3, r3
 8008c40:	69ba      	ldr	r2, [r7, #24]
 8008c42:	4013      	ands	r3, r2
 8008c44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	4a20      	ldr	r2, [pc, #128]	@ (8008ccc <HAL_GPIO_Init+0x240>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d052      	beq.n	8008cf4 <HAL_GPIO_Init+0x268>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	4a1f      	ldr	r2, [pc, #124]	@ (8008cd0 <HAL_GPIO_Init+0x244>)
 8008c52:	4293      	cmp	r3, r2
 8008c54:	d031      	beq.n	8008cba <HAL_GPIO_Init+0x22e>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	4a1e      	ldr	r2, [pc, #120]	@ (8008cd4 <HAL_GPIO_Init+0x248>)
 8008c5a:	4293      	cmp	r3, r2
 8008c5c:	d02b      	beq.n	8008cb6 <HAL_GPIO_Init+0x22a>
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	4a1d      	ldr	r2, [pc, #116]	@ (8008cd8 <HAL_GPIO_Init+0x24c>)
 8008c62:	4293      	cmp	r3, r2
 8008c64:	d025      	beq.n	8008cb2 <HAL_GPIO_Init+0x226>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	4a1c      	ldr	r2, [pc, #112]	@ (8008cdc <HAL_GPIO_Init+0x250>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d01f      	beq.n	8008cae <HAL_GPIO_Init+0x222>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4a1b      	ldr	r2, [pc, #108]	@ (8008ce0 <HAL_GPIO_Init+0x254>)
 8008c72:	4293      	cmp	r3, r2
 8008c74:	d019      	beq.n	8008caa <HAL_GPIO_Init+0x21e>
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	4a1a      	ldr	r2, [pc, #104]	@ (8008ce4 <HAL_GPIO_Init+0x258>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d013      	beq.n	8008ca6 <HAL_GPIO_Init+0x21a>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a19      	ldr	r2, [pc, #100]	@ (8008ce8 <HAL_GPIO_Init+0x25c>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d00d      	beq.n	8008ca2 <HAL_GPIO_Init+0x216>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a18      	ldr	r2, [pc, #96]	@ (8008cec <HAL_GPIO_Init+0x260>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d007      	beq.n	8008c9e <HAL_GPIO_Init+0x212>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a17      	ldr	r2, [pc, #92]	@ (8008cf0 <HAL_GPIO_Init+0x264>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d101      	bne.n	8008c9a <HAL_GPIO_Init+0x20e>
 8008c96:	2309      	movs	r3, #9
 8008c98:	e02d      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008c9a:	230a      	movs	r3, #10
 8008c9c:	e02b      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008c9e:	2308      	movs	r3, #8
 8008ca0:	e029      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008ca2:	2307      	movs	r3, #7
 8008ca4:	e027      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008ca6:	2306      	movs	r3, #6
 8008ca8:	e025      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008caa:	2305      	movs	r3, #5
 8008cac:	e023      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008cae:	2304      	movs	r3, #4
 8008cb0:	e021      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	e01f      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008cb6:	2302      	movs	r3, #2
 8008cb8:	e01d      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e01b      	b.n	8008cf6 <HAL_GPIO_Init+0x26a>
 8008cbe:	bf00      	nop
 8008cc0:	58000080 	.word	0x58000080
 8008cc4:	58024400 	.word	0x58024400
 8008cc8:	58000400 	.word	0x58000400
 8008ccc:	58020000 	.word	0x58020000
 8008cd0:	58020400 	.word	0x58020400
 8008cd4:	58020800 	.word	0x58020800
 8008cd8:	58020c00 	.word	0x58020c00
 8008cdc:	58021000 	.word	0x58021000
 8008ce0:	58021400 	.word	0x58021400
 8008ce4:	58021800 	.word	0x58021800
 8008ce8:	58021c00 	.word	0x58021c00
 8008cec:	58022000 	.word	0x58022000
 8008cf0:	58022400 	.word	0x58022400
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	69fa      	ldr	r2, [r7, #28]
 8008cf8:	f002 0203 	and.w	r2, r2, #3
 8008cfc:	0092      	lsls	r2, r2, #2
 8008cfe:	4093      	lsls	r3, r2
 8008d00:	69ba      	ldr	r2, [r7, #24]
 8008d02:	4313      	orrs	r3, r2
 8008d04:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d06:	4938      	ldr	r1, [pc, #224]	@ (8008de8 <HAL_GPIO_Init+0x35c>)
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	089b      	lsrs	r3, r3, #2
 8008d0c:	3302      	adds	r3, #2
 8008d0e:	69ba      	ldr	r2, [r7, #24]
 8008d10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008d14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d1c:	693b      	ldr	r3, [r7, #16]
 8008d1e:	43db      	mvns	r3, r3
 8008d20:	69ba      	ldr	r2, [r7, #24]
 8008d22:	4013      	ands	r3, r2
 8008d24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d003      	beq.n	8008d3a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8008d32:	69ba      	ldr	r2, [r7, #24]
 8008d34:	693b      	ldr	r3, [r7, #16]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008d3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d3e:	69bb      	ldr	r3, [r7, #24]
 8008d40:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008d42:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008d46:	685b      	ldr	r3, [r3, #4]
 8008d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	43db      	mvns	r3, r3
 8008d4e:	69ba      	ldr	r2, [r7, #24]
 8008d50:	4013      	ands	r3, r2
 8008d52:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d003      	beq.n	8008d68 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008d60:	69ba      	ldr	r2, [r7, #24]
 8008d62:	693b      	ldr	r3, [r7, #16]
 8008d64:	4313      	orrs	r3, r2
 8008d66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008d68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008d76:	693b      	ldr	r3, [r7, #16]
 8008d78:	43db      	mvns	r3, r3
 8008d7a:	69ba      	ldr	r2, [r7, #24]
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d003      	beq.n	8008d94 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008d8c:	69ba      	ldr	r2, [r7, #24]
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	4313      	orrs	r3, r2
 8008d92:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	69ba      	ldr	r2, [r7, #24]
 8008d98:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008d9a:	697b      	ldr	r3, [r7, #20]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	43db      	mvns	r3, r3
 8008da4:	69ba      	ldr	r2, [r7, #24]
 8008da6:	4013      	ands	r3, r2
 8008da8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	685b      	ldr	r3, [r3, #4]
 8008dae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d003      	beq.n	8008dbe <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8008db6:	69ba      	ldr	r2, [r7, #24]
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	69ba      	ldr	r2, [r7, #24]
 8008dc2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	3301      	adds	r3, #1
 8008dc8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	681a      	ldr	r2, [r3, #0]
 8008dce:	69fb      	ldr	r3, [r7, #28]
 8008dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f47f ae63 	bne.w	8008aa0 <HAL_GPIO_Init+0x14>
  }
}
 8008dda:	bf00      	nop
 8008ddc:	bf00      	nop
 8008dde:	3724      	adds	r7, #36	@ 0x24
 8008de0:	46bd      	mov	sp, r7
 8008de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de6:	4770      	bx	lr
 8008de8:	58000400 	.word	0x58000400

08008dec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b082      	sub	sp, #8
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d101      	bne.n	8008dfe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	e08b      	b.n	8008f16 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d106      	bne.n	8008e18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f7fc fcde 	bl	80057d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2224      	movs	r2, #36	@ 0x24
 8008e1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f022 0201 	bic.w	r2, r2, #1
 8008e2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	685a      	ldr	r2, [r3, #4]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008e3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689a      	ldr	r2, [r3, #8]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008e4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	68db      	ldr	r3, [r3, #12]
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d107      	bne.n	8008e66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	689a      	ldr	r2, [r3, #8]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008e62:	609a      	str	r2, [r3, #8]
 8008e64:	e006      	b.n	8008e74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	689a      	ldr	r2, [r3, #8]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8008e72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	68db      	ldr	r3, [r3, #12]
 8008e78:	2b02      	cmp	r3, #2
 8008e7a:	d108      	bne.n	8008e8e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	685a      	ldr	r2, [r3, #4]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008e8a:	605a      	str	r2, [r3, #4]
 8008e8c:	e007      	b.n	8008e9e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	685a      	ldr	r2, [r3, #4]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008e9c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	6859      	ldr	r1, [r3, #4]
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8008f20 <HAL_I2C_Init+0x134>)
 8008eaa:	430b      	orrs	r3, r1
 8008eac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68da      	ldr	r2, [r3, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008ebc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	691a      	ldr	r2, [r3, #16]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	699b      	ldr	r3, [r3, #24]
 8008ece:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	430a      	orrs	r2, r1
 8008ed6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	69d9      	ldr	r1, [r3, #28]
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6a1a      	ldr	r2, [r3, #32]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	430a      	orrs	r2, r1
 8008ee6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f042 0201 	orr.w	r2, r2, #1
 8008ef6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2200      	movs	r2, #0
 8008efc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2220      	movs	r2, #32
 8008f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2200      	movs	r2, #0
 8008f0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8008f14:	2300      	movs	r3, #0
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3708      	adds	r7, #8
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	02008000 	.word	0x02008000

08008f24 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b088      	sub	sp, #32
 8008f28:	af02      	add	r7, sp, #8
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	607a      	str	r2, [r7, #4]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	460b      	mov	r3, r1
 8008f32:	817b      	strh	r3, [r7, #10]
 8008f34:	4613      	mov	r3, r2
 8008f36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	2b20      	cmp	r3, #32
 8008f42:	f040 80fd 	bne.w	8009140 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	d101      	bne.n	8008f54 <HAL_I2C_Master_Transmit+0x30>
 8008f50:	2302      	movs	r3, #2
 8008f52:	e0f6      	b.n	8009142 <HAL_I2C_Master_Transmit+0x21e>
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2201      	movs	r2, #1
 8008f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008f5c:	f7fd f928 	bl	80061b0 <HAL_GetTick>
 8008f60:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008f62:	693b      	ldr	r3, [r7, #16]
 8008f64:	9300      	str	r3, [sp, #0]
 8008f66:	2319      	movs	r3, #25
 8008f68:	2201      	movs	r2, #1
 8008f6a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f000 fb10 	bl	8009594 <I2C_WaitOnFlagUntilTimeout>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d001      	beq.n	8008f7e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e0e1      	b.n	8009142 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	2221      	movs	r2, #33	@ 0x21
 8008f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2210      	movs	r2, #16
 8008f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	2200      	movs	r2, #0
 8008f92:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	687a      	ldr	r2, [r7, #4]
 8008f98:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	893a      	ldrh	r2, [r7, #8]
 8008f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	2bff      	cmp	r3, #255	@ 0xff
 8008fae:	d906      	bls.n	8008fbe <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	22ff      	movs	r2, #255	@ 0xff
 8008fb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008fb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008fba:	617b      	str	r3, [r7, #20]
 8008fbc:	e007      	b.n	8008fce <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008fc2:	b29a      	uxth	r2, r3
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008fc8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008fcc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d024      	beq.n	8009020 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fda:	781a      	ldrb	r2, [r3, #0]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fe6:	1c5a      	adds	r2, r3, #1
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008ff0:	b29b      	uxth	r3, r3
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	b29a      	uxth	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008ffe:	3b01      	subs	r3, #1
 8009000:	b29a      	uxth	r2, r3
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800900a:	b2db      	uxtb	r3, r3
 800900c:	3301      	adds	r3, #1
 800900e:	b2da      	uxtb	r2, r3
 8009010:	8979      	ldrh	r1, [r7, #10]
 8009012:	4b4e      	ldr	r3, [pc, #312]	@ (800914c <HAL_I2C_Master_Transmit+0x228>)
 8009014:	9300      	str	r3, [sp, #0]
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f000 fd0b 	bl	8009a34 <I2C_TransferConfig>
 800901e:	e066      	b.n	80090ee <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009024:	b2da      	uxtb	r2, r3
 8009026:	8979      	ldrh	r1, [r7, #10]
 8009028:	4b48      	ldr	r3, [pc, #288]	@ (800914c <HAL_I2C_Master_Transmit+0x228>)
 800902a:	9300      	str	r3, [sp, #0]
 800902c:	697b      	ldr	r3, [r7, #20]
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f000 fd00 	bl	8009a34 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8009034:	e05b      	b.n	80090ee <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009036:	693a      	ldr	r2, [r7, #16]
 8009038:	6a39      	ldr	r1, [r7, #32]
 800903a:	68f8      	ldr	r0, [r7, #12]
 800903c:	f000 fb03 	bl	8009646 <I2C_WaitOnTXISFlagUntilTimeout>
 8009040:	4603      	mov	r3, r0
 8009042:	2b00      	cmp	r3, #0
 8009044:	d001      	beq.n	800904a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8009046:	2301      	movs	r3, #1
 8009048:	e07b      	b.n	8009142 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800904e:	781a      	ldrb	r2, [r3, #0]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800905a:	1c5a      	adds	r2, r3, #1
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009064:	b29b      	uxth	r3, r3
 8009066:	3b01      	subs	r3, #1
 8009068:	b29a      	uxth	r2, r3
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009072:	3b01      	subs	r3, #1
 8009074:	b29a      	uxth	r2, r3
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800907e:	b29b      	uxth	r3, r3
 8009080:	2b00      	cmp	r3, #0
 8009082:	d034      	beq.n	80090ee <HAL_I2C_Master_Transmit+0x1ca>
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009088:	2b00      	cmp	r3, #0
 800908a:	d130      	bne.n	80090ee <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800908c:	693b      	ldr	r3, [r7, #16]
 800908e:	9300      	str	r3, [sp, #0]
 8009090:	6a3b      	ldr	r3, [r7, #32]
 8009092:	2200      	movs	r2, #0
 8009094:	2180      	movs	r1, #128	@ 0x80
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 fa7c 	bl	8009594 <I2C_WaitOnFlagUntilTimeout>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d001      	beq.n	80090a6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80090a2:	2301      	movs	r3, #1
 80090a4:	e04d      	b.n	8009142 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	2bff      	cmp	r3, #255	@ 0xff
 80090ae:	d90e      	bls.n	80090ce <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	22ff      	movs	r2, #255	@ 0xff
 80090b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090ba:	b2da      	uxtb	r2, r3
 80090bc:	8979      	ldrh	r1, [r7, #10]
 80090be:	2300      	movs	r3, #0
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f000 fcb4 	bl	8009a34 <I2C_TransferConfig>
 80090cc:	e00f      	b.n	80090ee <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090d2:	b29a      	uxth	r2, r3
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80090dc:	b2da      	uxtb	r2, r3
 80090de:	8979      	ldrh	r1, [r7, #10]
 80090e0:	2300      	movs	r3, #0
 80090e2:	9300      	str	r3, [sp, #0]
 80090e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80090e8:	68f8      	ldr	r0, [r7, #12]
 80090ea:	f000 fca3 	bl	8009a34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d19e      	bne.n	8009036 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090f8:	693a      	ldr	r2, [r7, #16]
 80090fa:	6a39      	ldr	r1, [r7, #32]
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f000 fae9 	bl	80096d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009102:	4603      	mov	r3, r0
 8009104:	2b00      	cmp	r3, #0
 8009106:	d001      	beq.n	800910c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8009108:	2301      	movs	r3, #1
 800910a:	e01a      	b.n	8009142 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2220      	movs	r2, #32
 8009112:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	6859      	ldr	r1, [r3, #4]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681a      	ldr	r2, [r3, #0]
 800911e:	4b0c      	ldr	r3, [pc, #48]	@ (8009150 <HAL_I2C_Master_Transmit+0x22c>)
 8009120:	400b      	ands	r3, r1
 8009122:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2220      	movs	r2, #32
 8009128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2200      	movs	r2, #0
 8009130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2200      	movs	r2, #0
 8009138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	e000      	b.n	8009142 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8009140:	2302      	movs	r3, #2
  }
}
 8009142:	4618      	mov	r0, r3
 8009144:	3718      	adds	r7, #24
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
 800914a:	bf00      	nop
 800914c:	80002000 	.word	0x80002000
 8009150:	fe00e800 	.word	0xfe00e800

08009154 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b088      	sub	sp, #32
 8009158:	af02      	add	r7, sp, #8
 800915a:	60f8      	str	r0, [r7, #12]
 800915c:	607a      	str	r2, [r7, #4]
 800915e:	461a      	mov	r2, r3
 8009160:	460b      	mov	r3, r1
 8009162:	817b      	strh	r3, [r7, #10]
 8009164:	4613      	mov	r3, r2
 8009166:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800916e:	b2db      	uxtb	r3, r3
 8009170:	2b20      	cmp	r3, #32
 8009172:	f040 80db 	bne.w	800932c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800917c:	2b01      	cmp	r3, #1
 800917e:	d101      	bne.n	8009184 <HAL_I2C_Master_Receive+0x30>
 8009180:	2302      	movs	r3, #2
 8009182:	e0d4      	b.n	800932e <HAL_I2C_Master_Receive+0x1da>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800918c:	f7fd f810 	bl	80061b0 <HAL_GetTick>
 8009190:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009192:	697b      	ldr	r3, [r7, #20]
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	2319      	movs	r3, #25
 8009198:	2201      	movs	r2, #1
 800919a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800919e:	68f8      	ldr	r0, [r7, #12]
 80091a0:	f000 f9f8 	bl	8009594 <I2C_WaitOnFlagUntilTimeout>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d001      	beq.n	80091ae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80091aa:	2301      	movs	r3, #1
 80091ac:	e0bf      	b.n	800932e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	2222      	movs	r2, #34	@ 0x22
 80091b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2210      	movs	r2, #16
 80091ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	2200      	movs	r2, #0
 80091c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	893a      	ldrh	r2, [r7, #8]
 80091ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2200      	movs	r2, #0
 80091d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80091da:	b29b      	uxth	r3, r3
 80091dc:	2bff      	cmp	r3, #255	@ 0xff
 80091de:	d90e      	bls.n	80091fe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	22ff      	movs	r2, #255	@ 0xff
 80091e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80091ea:	b2da      	uxtb	r2, r3
 80091ec:	8979      	ldrh	r1, [r7, #10]
 80091ee:	4b52      	ldr	r3, [pc, #328]	@ (8009338 <HAL_I2C_Master_Receive+0x1e4>)
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80091f6:	68f8      	ldr	r0, [r7, #12]
 80091f8:	f000 fc1c 	bl	8009a34 <I2C_TransferConfig>
 80091fc:	e06d      	b.n	80092da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009202:	b29a      	uxth	r2, r3
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800920c:	b2da      	uxtb	r2, r3
 800920e:	8979      	ldrh	r1, [r7, #10]
 8009210:	4b49      	ldr	r3, [pc, #292]	@ (8009338 <HAL_I2C_Master_Receive+0x1e4>)
 8009212:	9300      	str	r3, [sp, #0]
 8009214:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 fc0b 	bl	8009a34 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800921e:	e05c      	b.n	80092da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009220:	697a      	ldr	r2, [r7, #20]
 8009222:	6a39      	ldr	r1, [r7, #32]
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f000 fa99 	bl	800975c <I2C_WaitOnRXNEFlagUntilTimeout>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d001      	beq.n	8009234 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8009230:	2301      	movs	r3, #1
 8009232:	e07c      	b.n	800932e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800923e:	b2d2      	uxtb	r2, r2
 8009240:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009246:	1c5a      	adds	r2, r3, #1
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009250:	3b01      	subs	r3, #1
 8009252:	b29a      	uxth	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800925c:	b29b      	uxth	r3, r3
 800925e:	3b01      	subs	r3, #1
 8009260:	b29a      	uxth	r2, r3
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800926a:	b29b      	uxth	r3, r3
 800926c:	2b00      	cmp	r3, #0
 800926e:	d034      	beq.n	80092da <HAL_I2C_Master_Receive+0x186>
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009274:	2b00      	cmp	r3, #0
 8009276:	d130      	bne.n	80092da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009278:	697b      	ldr	r3, [r7, #20]
 800927a:	9300      	str	r3, [sp, #0]
 800927c:	6a3b      	ldr	r3, [r7, #32]
 800927e:	2200      	movs	r2, #0
 8009280:	2180      	movs	r1, #128	@ 0x80
 8009282:	68f8      	ldr	r0, [r7, #12]
 8009284:	f000 f986 	bl	8009594 <I2C_WaitOnFlagUntilTimeout>
 8009288:	4603      	mov	r3, r0
 800928a:	2b00      	cmp	r3, #0
 800928c:	d001      	beq.n	8009292 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	e04d      	b.n	800932e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009296:	b29b      	uxth	r3, r3
 8009298:	2bff      	cmp	r3, #255	@ 0xff
 800929a:	d90e      	bls.n	80092ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	22ff      	movs	r2, #255	@ 0xff
 80092a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	8979      	ldrh	r1, [r7, #10]
 80092aa:	2300      	movs	r3, #0
 80092ac:	9300      	str	r3, [sp, #0]
 80092ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f000 fbbe 	bl	8009a34 <I2C_TransferConfig>
 80092b8:	e00f      	b.n	80092da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092be:	b29a      	uxth	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80092c8:	b2da      	uxtb	r2, r3
 80092ca:	8979      	ldrh	r1, [r7, #10]
 80092cc:	2300      	movs	r3, #0
 80092ce:	9300      	str	r3, [sp, #0]
 80092d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80092d4:	68f8      	ldr	r0, [r7, #12]
 80092d6:	f000 fbad 	bl	8009a34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80092de:	b29b      	uxth	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d19d      	bne.n	8009220 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	6a39      	ldr	r1, [r7, #32]
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f000 f9f3 	bl	80096d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d001      	beq.n	80092f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80092f4:	2301      	movs	r3, #1
 80092f6:	e01a      	b.n	800932e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2220      	movs	r2, #32
 80092fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	6859      	ldr	r1, [r3, #4]
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	681a      	ldr	r2, [r3, #0]
 800930a:	4b0c      	ldr	r3, [pc, #48]	@ (800933c <HAL_I2C_Master_Receive+0x1e8>)
 800930c:	400b      	ands	r3, r1
 800930e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2220      	movs	r2, #32
 8009314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	2200      	movs	r2, #0
 8009324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009328:	2300      	movs	r3, #0
 800932a:	e000      	b.n	800932e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800932c:	2302      	movs	r3, #2
  }
}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	80002400 	.word	0x80002400
 800933c:	fe00e800 	.word	0xfe00e800

08009340 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b08a      	sub	sp, #40	@ 0x28
 8009344:	af02      	add	r7, sp, #8
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	607a      	str	r2, [r7, #4]
 800934a:	603b      	str	r3, [r7, #0]
 800934c:	460b      	mov	r3, r1
 800934e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8009350:	2300      	movs	r3, #0
 8009352:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8009354:	2300      	movs	r3, #0
 8009356:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800935e:	b2db      	uxtb	r3, r3
 8009360:	2b20      	cmp	r3, #32
 8009362:	f040 80e9 	bne.w	8009538 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009370:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009374:	d101      	bne.n	800937a <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8009376:	2302      	movs	r3, #2
 8009378:	e0df      	b.n	800953a <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009380:	2b01      	cmp	r3, #1
 8009382:	d101      	bne.n	8009388 <HAL_I2C_IsDeviceReady+0x48>
 8009384:	2302      	movs	r3, #2
 8009386:	e0d8      	b.n	800953a <HAL_I2C_IsDeviceReady+0x1fa>
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	2201      	movs	r2, #1
 800938c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	2224      	movs	r2, #36	@ 0x24
 8009394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	2200      	movs	r2, #0
 800939c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	68db      	ldr	r3, [r3, #12]
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d105      	bne.n	80093b2 <HAL_I2C_IsDeviceReady+0x72>
 80093a6:	897b      	ldrh	r3, [r7, #10]
 80093a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80093ac:	4b65      	ldr	r3, [pc, #404]	@ (8009544 <HAL_I2C_IsDeviceReady+0x204>)
 80093ae:	4313      	orrs	r3, r2
 80093b0:	e004      	b.n	80093bc <HAL_I2C_IsDeviceReady+0x7c>
 80093b2:	897b      	ldrh	r3, [r7, #10]
 80093b4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80093b8:	4b63      	ldr	r3, [pc, #396]	@ (8009548 <HAL_I2C_IsDeviceReady+0x208>)
 80093ba:	4313      	orrs	r3, r2
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	6812      	ldr	r2, [r2, #0]
 80093c0:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80093c2:	f7fc fef5 	bl	80061b0 <HAL_GetTick>
 80093c6:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	699b      	ldr	r3, [r3, #24]
 80093ce:	f003 0320 	and.w	r3, r3, #32
 80093d2:	2b20      	cmp	r3, #32
 80093d4:	bf0c      	ite	eq
 80093d6:	2301      	moveq	r3, #1
 80093d8:	2300      	movne	r3, #0
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	699b      	ldr	r3, [r3, #24]
 80093e4:	f003 0310 	and.w	r3, r3, #16
 80093e8:	2b10      	cmp	r3, #16
 80093ea:	bf0c      	ite	eq
 80093ec:	2301      	moveq	r3, #1
 80093ee:	2300      	movne	r3, #0
 80093f0:	b2db      	uxtb	r3, r3
 80093f2:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80093f4:	e034      	b.n	8009460 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fc:	d01a      	beq.n	8009434 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80093fe:	f7fc fed7 	bl	80061b0 <HAL_GetTick>
 8009402:	4602      	mov	r2, r0
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	1ad3      	subs	r3, r2, r3
 8009408:	683a      	ldr	r2, [r7, #0]
 800940a:	429a      	cmp	r2, r3
 800940c:	d302      	bcc.n	8009414 <HAL_I2C_IsDeviceReady+0xd4>
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d10f      	bne.n	8009434 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2220      	movs	r2, #32
 8009418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009420:	f043 0220 	orr.w	r2, r3, #32
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8009430:	2301      	movs	r3, #1
 8009432:	e082      	b.n	800953a <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	699b      	ldr	r3, [r3, #24]
 800943a:	f003 0320 	and.w	r3, r3, #32
 800943e:	2b20      	cmp	r3, #32
 8009440:	bf0c      	ite	eq
 8009442:	2301      	moveq	r3, #1
 8009444:	2300      	movne	r3, #0
 8009446:	b2db      	uxtb	r3, r3
 8009448:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	699b      	ldr	r3, [r3, #24]
 8009450:	f003 0310 	and.w	r3, r3, #16
 8009454:	2b10      	cmp	r3, #16
 8009456:	bf0c      	ite	eq
 8009458:	2301      	moveq	r3, #1
 800945a:	2300      	movne	r3, #0
 800945c:	b2db      	uxtb	r3, r3
 800945e:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8009460:	7fbb      	ldrb	r3, [r7, #30]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d102      	bne.n	800946c <HAL_I2C_IsDeviceReady+0x12c>
 8009466:	7f7b      	ldrb	r3, [r7, #29]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d0c4      	beq.n	80093f6 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	699b      	ldr	r3, [r3, #24]
 8009472:	f003 0310 	and.w	r3, r3, #16
 8009476:	2b10      	cmp	r3, #16
 8009478:	d027      	beq.n	80094ca <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	9300      	str	r3, [sp, #0]
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	2200      	movs	r2, #0
 8009482:	2120      	movs	r1, #32
 8009484:	68f8      	ldr	r0, [r7, #12]
 8009486:	f000 f885 	bl	8009594 <I2C_WaitOnFlagUntilTimeout>
 800948a:	4603      	mov	r3, r0
 800948c:	2b00      	cmp	r3, #0
 800948e:	d00e      	beq.n	80094ae <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009494:	2b04      	cmp	r3, #4
 8009496:	d107      	bne.n	80094a8 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2220      	movs	r2, #32
 800949e:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	2200      	movs	r2, #0
 80094a4:	645a      	str	r2, [r3, #68]	@ 0x44
 80094a6:	e026      	b.n	80094f6 <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	77fb      	strb	r3, [r7, #31]
 80094ac:	e023      	b.n	80094f6 <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2220      	movs	r2, #32
 80094b4:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2220      	movs	r2, #32
 80094ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80094c6:	2300      	movs	r3, #0
 80094c8:	e037      	b.n	800953a <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2210      	movs	r2, #16
 80094d0:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	9300      	str	r3, [sp, #0]
 80094d6:	683b      	ldr	r3, [r7, #0]
 80094d8:	2200      	movs	r2, #0
 80094da:	2120      	movs	r1, #32
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f000 f859 	bl	8009594 <I2C_WaitOnFlagUntilTimeout>
 80094e2:	4603      	mov	r3, r0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d002      	beq.n	80094ee <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 80094e8:	2301      	movs	r3, #1
 80094ea:	77fb      	strb	r3, [r7, #31]
 80094ec:	e003      	b.n	80094f6 <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2220      	movs	r2, #32
 80094f4:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80094f6:	697b      	ldr	r3, [r7, #20]
 80094f8:	3301      	adds	r3, #1
 80094fa:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	429a      	cmp	r2, r3
 8009502:	d904      	bls.n	800950e <HAL_I2C_IsDeviceReady+0x1ce>
 8009504:	7ffb      	ldrb	r3, [r7, #31]
 8009506:	2b01      	cmp	r3, #1
 8009508:	d101      	bne.n	800950e <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	687a      	ldr	r2, [r7, #4]
 8009512:	429a      	cmp	r2, r3
 8009514:	f63f af43 	bhi.w	800939e <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	2220      	movs	r2, #32
 800951c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009524:	f043 0220 	orr.w	r2, r3, #32
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	2200      	movs	r2, #0
 8009530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8009534:	2301      	movs	r3, #1
 8009536:	e000      	b.n	800953a <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8009538:	2302      	movs	r3, #2
  }
}
 800953a:	4618      	mov	r0, r3
 800953c:	3720      	adds	r7, #32
 800953e:	46bd      	mov	sp, r7
 8009540:	bd80      	pop	{r7, pc}
 8009542:	bf00      	nop
 8009544:	02002000 	.word	0x02002000
 8009548:	02002800 	.word	0x02002800

0800954c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800954c:	b480      	push	{r7}
 800954e:	b083      	sub	sp, #12
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	699b      	ldr	r3, [r3, #24]
 800955a:	f003 0302 	and.w	r3, r3, #2
 800955e:	2b02      	cmp	r3, #2
 8009560:	d103      	bne.n	800956a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	2200      	movs	r2, #0
 8009568:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	699b      	ldr	r3, [r3, #24]
 8009570:	f003 0301 	and.w	r3, r3, #1
 8009574:	2b01      	cmp	r3, #1
 8009576:	d007      	beq.n	8009588 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	699a      	ldr	r2, [r3, #24]
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	f042 0201 	orr.w	r2, r2, #1
 8009586:	619a      	str	r2, [r3, #24]
  }
}
 8009588:	bf00      	nop
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	4613      	mov	r3, r2
 80095a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80095a4:	e03b      	b.n	800961e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80095a6:	69ba      	ldr	r2, [r7, #24]
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	68f8      	ldr	r0, [r7, #12]
 80095ac:	f000 f962 	bl	8009874 <I2C_IsErrorOccurred>
 80095b0:	4603      	mov	r3, r0
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d001      	beq.n	80095ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e041      	b.n	800963e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095c0:	d02d      	beq.n	800961e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095c2:	f7fc fdf5 	bl	80061b0 <HAL_GetTick>
 80095c6:	4602      	mov	r2, r0
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	1ad3      	subs	r3, r2, r3
 80095cc:	683a      	ldr	r2, [r7, #0]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d302      	bcc.n	80095d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d122      	bne.n	800961e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	699a      	ldr	r2, [r3, #24]
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	4013      	ands	r3, r2
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	bf0c      	ite	eq
 80095e8:	2301      	moveq	r3, #1
 80095ea:	2300      	movne	r3, #0
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	461a      	mov	r2, r3
 80095f0:	79fb      	ldrb	r3, [r7, #7]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d113      	bne.n	800961e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095fa:	f043 0220 	orr.w	r2, r3, #32
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2220      	movs	r2, #32
 8009606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2200      	movs	r2, #0
 8009616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e00f      	b.n	800963e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	699a      	ldr	r2, [r3, #24]
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	4013      	ands	r3, r2
 8009628:	68ba      	ldr	r2, [r7, #8]
 800962a:	429a      	cmp	r2, r3
 800962c:	bf0c      	ite	eq
 800962e:	2301      	moveq	r3, #1
 8009630:	2300      	movne	r3, #0
 8009632:	b2db      	uxtb	r3, r3
 8009634:	461a      	mov	r2, r3
 8009636:	79fb      	ldrb	r3, [r7, #7]
 8009638:	429a      	cmp	r2, r3
 800963a:	d0b4      	beq.n	80095a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800963c:	2300      	movs	r3, #0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3710      	adds	r7, #16
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}

08009646 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b084      	sub	sp, #16
 800964a:	af00      	add	r7, sp, #0
 800964c:	60f8      	str	r0, [r7, #12]
 800964e:	60b9      	str	r1, [r7, #8]
 8009650:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009652:	e033      	b.n	80096bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	68b9      	ldr	r1, [r7, #8]
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 f90b 	bl	8009874 <I2C_IsErrorOccurred>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d001      	beq.n	8009668 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e031      	b.n	80096cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800966e:	d025      	beq.n	80096bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009670:	f7fc fd9e 	bl	80061b0 <HAL_GetTick>
 8009674:	4602      	mov	r2, r0
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	1ad3      	subs	r3, r2, r3
 800967a:	68ba      	ldr	r2, [r7, #8]
 800967c:	429a      	cmp	r2, r3
 800967e:	d302      	bcc.n	8009686 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d11a      	bne.n	80096bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	699b      	ldr	r3, [r3, #24]
 800968c:	f003 0302 	and.w	r3, r3, #2
 8009690:	2b02      	cmp	r3, #2
 8009692:	d013      	beq.n	80096bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009698:	f043 0220 	orr.w	r2, r3, #32
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2220      	movs	r2, #32
 80096a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	2200      	movs	r2, #0
 80096ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e007      	b.n	80096cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	699b      	ldr	r3, [r3, #24]
 80096c2:	f003 0302 	and.w	r3, r3, #2
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d1c4      	bne.n	8009654 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80096ca:	2300      	movs	r3, #0
}
 80096cc:	4618      	mov	r0, r3
 80096ce:	3710      	adds	r7, #16
 80096d0:	46bd      	mov	sp, r7
 80096d2:	bd80      	pop	{r7, pc}

080096d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b084      	sub	sp, #16
 80096d8:	af00      	add	r7, sp, #0
 80096da:	60f8      	str	r0, [r7, #12]
 80096dc:	60b9      	str	r1, [r7, #8]
 80096de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80096e0:	e02f      	b.n	8009742 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	68b9      	ldr	r1, [r7, #8]
 80096e6:	68f8      	ldr	r0, [r7, #12]
 80096e8:	f000 f8c4 	bl	8009874 <I2C_IsErrorOccurred>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d001      	beq.n	80096f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80096f2:	2301      	movs	r3, #1
 80096f4:	e02d      	b.n	8009752 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096f6:	f7fc fd5b 	bl	80061b0 <HAL_GetTick>
 80096fa:	4602      	mov	r2, r0
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	1ad3      	subs	r3, r2, r3
 8009700:	68ba      	ldr	r2, [r7, #8]
 8009702:	429a      	cmp	r2, r3
 8009704:	d302      	bcc.n	800970c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d11a      	bne.n	8009742 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	699b      	ldr	r3, [r3, #24]
 8009712:	f003 0320 	and.w	r3, r3, #32
 8009716:	2b20      	cmp	r3, #32
 8009718:	d013      	beq.n	8009742 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800971e:	f043 0220 	orr.w	r2, r3, #32
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	2220      	movs	r2, #32
 800972a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2200      	movs	r2, #0
 8009732:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2200      	movs	r2, #0
 800973a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800973e:	2301      	movs	r3, #1
 8009740:	e007      	b.n	8009752 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	699b      	ldr	r3, [r3, #24]
 8009748:	f003 0320 	and.w	r3, r3, #32
 800974c:	2b20      	cmp	r3, #32
 800974e:	d1c8      	bne.n	80096e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009750:	2300      	movs	r3, #0
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}
	...

0800975c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b086      	sub	sp, #24
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009768:	2300      	movs	r3, #0
 800976a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800976c:	e071      	b.n	8009852 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800976e:	687a      	ldr	r2, [r7, #4]
 8009770:	68b9      	ldr	r1, [r7, #8]
 8009772:	68f8      	ldr	r0, [r7, #12]
 8009774:	f000 f87e 	bl	8009874 <I2C_IsErrorOccurred>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d001      	beq.n	8009782 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800977e:	2301      	movs	r3, #1
 8009780:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	699b      	ldr	r3, [r3, #24]
 8009788:	f003 0320 	and.w	r3, r3, #32
 800978c:	2b20      	cmp	r3, #32
 800978e:	d13b      	bne.n	8009808 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8009790:	7dfb      	ldrb	r3, [r7, #23]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d138      	bne.n	8009808 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	699b      	ldr	r3, [r3, #24]
 800979c:	f003 0304 	and.w	r3, r3, #4
 80097a0:	2b04      	cmp	r3, #4
 80097a2:	d105      	bne.n	80097b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d001      	beq.n	80097b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	699b      	ldr	r3, [r3, #24]
 80097b6:	f003 0310 	and.w	r3, r3, #16
 80097ba:	2b10      	cmp	r3, #16
 80097bc:	d121      	bne.n	8009802 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2210      	movs	r2, #16
 80097c4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2204      	movs	r2, #4
 80097ca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	2220      	movs	r2, #32
 80097d2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	6859      	ldr	r1, [r3, #4]
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681a      	ldr	r2, [r3, #0]
 80097de:	4b24      	ldr	r3, [pc, #144]	@ (8009870 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80097e0:	400b      	ands	r3, r1
 80097e2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2220      	movs	r2, #32
 80097e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	2200      	movs	r2, #0
 80097f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	75fb      	strb	r3, [r7, #23]
 8009800:	e002      	b.n	8009808 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2200      	movs	r2, #0
 8009806:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8009808:	f7fc fcd2 	bl	80061b0 <HAL_GetTick>
 800980c:	4602      	mov	r2, r0
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	1ad3      	subs	r3, r2, r3
 8009812:	68ba      	ldr	r2, [r7, #8]
 8009814:	429a      	cmp	r2, r3
 8009816:	d302      	bcc.n	800981e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d119      	bne.n	8009852 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800981e:	7dfb      	ldrb	r3, [r7, #23]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d116      	bne.n	8009852 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	699b      	ldr	r3, [r3, #24]
 800982a:	f003 0304 	and.w	r3, r3, #4
 800982e:	2b04      	cmp	r3, #4
 8009830:	d00f      	beq.n	8009852 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009836:	f043 0220 	orr.w	r2, r3, #32
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2220      	movs	r2, #32
 8009842:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2200      	movs	r2, #0
 800984a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800984e:	2301      	movs	r3, #1
 8009850:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	f003 0304 	and.w	r3, r3, #4
 800985c:	2b04      	cmp	r3, #4
 800985e:	d002      	beq.n	8009866 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8009860:	7dfb      	ldrb	r3, [r7, #23]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d083      	beq.n	800976e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8009866:	7dfb      	ldrb	r3, [r7, #23]
}
 8009868:	4618      	mov	r0, r3
 800986a:	3718      	adds	r7, #24
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}
 8009870:	fe00e800 	.word	0xfe00e800

08009874 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b08a      	sub	sp, #40	@ 0x28
 8009878:	af00      	add	r7, sp, #0
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	60b9      	str	r1, [r7, #8]
 800987e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009880:	2300      	movs	r3, #0
 8009882:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	699b      	ldr	r3, [r3, #24]
 800988c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800988e:	2300      	movs	r3, #0
 8009890:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009896:	69bb      	ldr	r3, [r7, #24]
 8009898:	f003 0310 	and.w	r3, r3, #16
 800989c:	2b00      	cmp	r3, #0
 800989e:	d068      	beq.n	8009972 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2210      	movs	r2, #16
 80098a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80098a8:	e049      	b.n	800993e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80098aa:	68bb      	ldr	r3, [r7, #8]
 80098ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098b0:	d045      	beq.n	800993e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80098b2:	f7fc fc7d 	bl	80061b0 <HAL_GetTick>
 80098b6:	4602      	mov	r2, r0
 80098b8:	69fb      	ldr	r3, [r7, #28]
 80098ba:	1ad3      	subs	r3, r2, r3
 80098bc:	68ba      	ldr	r2, [r7, #8]
 80098be:	429a      	cmp	r2, r3
 80098c0:	d302      	bcc.n	80098c8 <I2C_IsErrorOccurred+0x54>
 80098c2:	68bb      	ldr	r3, [r7, #8]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d13a      	bne.n	800993e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80098d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80098da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	699b      	ldr	r3, [r3, #24]
 80098e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098ea:	d121      	bne.n	8009930 <I2C_IsErrorOccurred+0xbc>
 80098ec:	697b      	ldr	r3, [r7, #20]
 80098ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80098f2:	d01d      	beq.n	8009930 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80098f4:	7cfb      	ldrb	r3, [r7, #19]
 80098f6:	2b20      	cmp	r3, #32
 80098f8:	d01a      	beq.n	8009930 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	685a      	ldr	r2, [r3, #4]
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009908:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800990a:	f7fc fc51 	bl	80061b0 <HAL_GetTick>
 800990e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009910:	e00e      	b.n	8009930 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009912:	f7fc fc4d 	bl	80061b0 <HAL_GetTick>
 8009916:	4602      	mov	r2, r0
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	1ad3      	subs	r3, r2, r3
 800991c:	2b19      	cmp	r3, #25
 800991e:	d907      	bls.n	8009930 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009920:	6a3b      	ldr	r3, [r7, #32]
 8009922:	f043 0320 	orr.w	r3, r3, #32
 8009926:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800992e:	e006      	b.n	800993e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	699b      	ldr	r3, [r3, #24]
 8009936:	f003 0320 	and.w	r3, r3, #32
 800993a:	2b20      	cmp	r3, #32
 800993c:	d1e9      	bne.n	8009912 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	699b      	ldr	r3, [r3, #24]
 8009944:	f003 0320 	and.w	r3, r3, #32
 8009948:	2b20      	cmp	r3, #32
 800994a:	d003      	beq.n	8009954 <I2C_IsErrorOccurred+0xe0>
 800994c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009950:	2b00      	cmp	r3, #0
 8009952:	d0aa      	beq.n	80098aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009954:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009958:	2b00      	cmp	r3, #0
 800995a:	d103      	bne.n	8009964 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2220      	movs	r2, #32
 8009962:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009964:	6a3b      	ldr	r3, [r7, #32]
 8009966:	f043 0304 	orr.w	r3, r3, #4
 800996a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800996c:	2301      	movs	r3, #1
 800996e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	699b      	ldr	r3, [r3, #24]
 8009978:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009984:	6a3b      	ldr	r3, [r7, #32]
 8009986:	f043 0301 	orr.w	r3, r3, #1
 800998a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009994:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009996:	2301      	movs	r3, #1
 8009998:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800999c:	69bb      	ldr	r3, [r7, #24]
 800999e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d00b      	beq.n	80099be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	f043 0308 	orr.w	r3, r3, #8
 80099ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80099b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80099be:	69bb      	ldr	r3, [r7, #24]
 80099c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d00b      	beq.n	80099e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	f043 0302 	orr.w	r3, r3, #2
 80099ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80099da:	2301      	movs	r3, #1
 80099dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80099e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d01c      	beq.n	8009a22 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80099e8:	68f8      	ldr	r0, [r7, #12]
 80099ea:	f7ff fdaf 	bl	800954c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6859      	ldr	r1, [r3, #4]
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	4b0d      	ldr	r3, [pc, #52]	@ (8009a30 <I2C_IsErrorOccurred+0x1bc>)
 80099fa:	400b      	ands	r3, r1
 80099fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a02:	6a3b      	ldr	r3, [r7, #32]
 8009a04:	431a      	orrs	r2, r3
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2220      	movs	r2, #32
 8009a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8009a22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3728      	adds	r7, #40	@ 0x28
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	fe00e800 	.word	0xfe00e800

08009a34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009a34:	b480      	push	{r7}
 8009a36:	b087      	sub	sp, #28
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	60f8      	str	r0, [r7, #12]
 8009a3c:	607b      	str	r3, [r7, #4]
 8009a3e:	460b      	mov	r3, r1
 8009a40:	817b      	strh	r3, [r7, #10]
 8009a42:	4613      	mov	r3, r2
 8009a44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a46:	897b      	ldrh	r3, [r7, #10]
 8009a48:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009a4c:	7a7b      	ldrb	r3, [r7, #9]
 8009a4e:	041b      	lsls	r3, r3, #16
 8009a50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a54:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009a62:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	685a      	ldr	r2, [r3, #4]
 8009a6a:	6a3b      	ldr	r3, [r7, #32]
 8009a6c:	0d5b      	lsrs	r3, r3, #21
 8009a6e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8009a72:	4b08      	ldr	r3, [pc, #32]	@ (8009a94 <I2C_TransferConfig+0x60>)
 8009a74:	430b      	orrs	r3, r1
 8009a76:	43db      	mvns	r3, r3
 8009a78:	ea02 0103 	and.w	r1, r2, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	697a      	ldr	r2, [r7, #20]
 8009a82:	430a      	orrs	r2, r1
 8009a84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8009a86:	bf00      	nop
 8009a88:	371c      	adds	r7, #28
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	03ff63ff 	.word	0x03ff63ff

08009a98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b083      	sub	sp, #12
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009aa8:	b2db      	uxtb	r3, r3
 8009aaa:	2b20      	cmp	r3, #32
 8009aac:	d138      	bne.n	8009b20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d101      	bne.n	8009abc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009ab8:	2302      	movs	r3, #2
 8009aba:	e032      	b.n	8009b22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2224      	movs	r2, #36	@ 0x24
 8009ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f022 0201 	bic.w	r2, r2, #1
 8009ada:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	681a      	ldr	r2, [r3, #0]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009aea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6819      	ldr	r1, [r3, #0]
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	683a      	ldr	r2, [r7, #0]
 8009af8:	430a      	orrs	r2, r1
 8009afa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681a      	ldr	r2, [r3, #0]
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f042 0201 	orr.w	r2, r2, #1
 8009b0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2220      	movs	r2, #32
 8009b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2200      	movs	r2, #0
 8009b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	e000      	b.n	8009b22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009b20:	2302      	movs	r3, #2
  }
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	370c      	adds	r7, #12
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr

08009b2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009b2e:	b480      	push	{r7}
 8009b30:	b085      	sub	sp, #20
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	2b20      	cmp	r3, #32
 8009b42:	d139      	bne.n	8009bb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d101      	bne.n	8009b52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009b4e:	2302      	movs	r3, #2
 8009b50:	e033      	b.n	8009bba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2224      	movs	r2, #36	@ 0x24
 8009b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f022 0201 	bic.w	r2, r2, #1
 8009b70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009b80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009b82:	683b      	ldr	r3, [r7, #0]
 8009b84:	021b      	lsls	r3, r3, #8
 8009b86:	68fa      	ldr	r2, [r7, #12]
 8009b88:	4313      	orrs	r3, r2
 8009b8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	68fa      	ldr	r2, [r7, #12]
 8009b92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f042 0201 	orr.w	r2, r2, #1
 8009ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2220      	movs	r2, #32
 8009ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	e000      	b.n	8009bba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009bb8:	2302      	movs	r3, #2
  }
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3714      	adds	r7, #20
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc4:	4770      	bx	lr
	...

08009bc8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b084      	sub	sp, #16
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009bd0:	4b19      	ldr	r3, [pc, #100]	@ (8009c38 <HAL_PWREx_ConfigSupply+0x70>)
 8009bd2:	68db      	ldr	r3, [r3, #12]
 8009bd4:	f003 0304 	and.w	r3, r3, #4
 8009bd8:	2b04      	cmp	r3, #4
 8009bda:	d00a      	beq.n	8009bf2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009bdc:	4b16      	ldr	r3, [pc, #88]	@ (8009c38 <HAL_PWREx_ConfigSupply+0x70>)
 8009bde:	68db      	ldr	r3, [r3, #12]
 8009be0:	f003 0307 	and.w	r3, r3, #7
 8009be4:	687a      	ldr	r2, [r7, #4]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d001      	beq.n	8009bee <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009bea:	2301      	movs	r3, #1
 8009bec:	e01f      	b.n	8009c2e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	e01d      	b.n	8009c2e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009bf2:	4b11      	ldr	r3, [pc, #68]	@ (8009c38 <HAL_PWREx_ConfigSupply+0x70>)
 8009bf4:	68db      	ldr	r3, [r3, #12]
 8009bf6:	f023 0207 	bic.w	r2, r3, #7
 8009bfa:	490f      	ldr	r1, [pc, #60]	@ (8009c38 <HAL_PWREx_ConfigSupply+0x70>)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009c02:	f7fc fad5 	bl	80061b0 <HAL_GetTick>
 8009c06:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009c08:	e009      	b.n	8009c1e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009c0a:	f7fc fad1 	bl	80061b0 <HAL_GetTick>
 8009c0e:	4602      	mov	r2, r0
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	1ad3      	subs	r3, r2, r3
 8009c14:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009c18:	d901      	bls.n	8009c1e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	e007      	b.n	8009c2e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009c1e:	4b06      	ldr	r3, [pc, #24]	@ (8009c38 <HAL_PWREx_ConfigSupply+0x70>)
 8009c20:	685b      	ldr	r3, [r3, #4]
 8009c22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009c26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c2a:	d1ee      	bne.n	8009c0a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009c2c:	2300      	movs	r3, #0
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3710      	adds	r7, #16
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}
 8009c36:	bf00      	nop
 8009c38:	58024800 	.word	0x58024800

08009c3c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b08c      	sub	sp, #48	@ 0x30
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d102      	bne.n	8009c50 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	f000 bc48 	b.w	800a4e0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f003 0301 	and.w	r3, r3, #1
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f000 8088 	beq.w	8009d6e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009c5e:	4b99      	ldr	r3, [pc, #612]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009c60:	691b      	ldr	r3, [r3, #16]
 8009c62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009c68:	4b96      	ldr	r3, [pc, #600]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c70:	2b10      	cmp	r3, #16
 8009c72:	d007      	beq.n	8009c84 <HAL_RCC_OscConfig+0x48>
 8009c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c76:	2b18      	cmp	r3, #24
 8009c78:	d111      	bne.n	8009c9e <HAL_RCC_OscConfig+0x62>
 8009c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7c:	f003 0303 	and.w	r3, r3, #3
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d10c      	bne.n	8009c9e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c84:	4b8f      	ldr	r3, [pc, #572]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d06d      	beq.n	8009d6c <HAL_RCC_OscConfig+0x130>
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	685b      	ldr	r3, [r3, #4]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d169      	bne.n	8009d6c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8009c98:	2301      	movs	r3, #1
 8009c9a:	f000 bc21 	b.w	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	685b      	ldr	r3, [r3, #4]
 8009ca2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ca6:	d106      	bne.n	8009cb6 <HAL_RCC_OscConfig+0x7a>
 8009ca8:	4b86      	ldr	r3, [pc, #536]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a85      	ldr	r2, [pc, #532]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cb2:	6013      	str	r3, [r2, #0]
 8009cb4:	e02e      	b.n	8009d14 <HAL_RCC_OscConfig+0xd8>
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	685b      	ldr	r3, [r3, #4]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d10c      	bne.n	8009cd8 <HAL_RCC_OscConfig+0x9c>
 8009cbe:	4b81      	ldr	r3, [pc, #516]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a80      	ldr	r2, [pc, #512]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009cc8:	6013      	str	r3, [r2, #0]
 8009cca:	4b7e      	ldr	r3, [pc, #504]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	4a7d      	ldr	r2, [pc, #500]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009cd4:	6013      	str	r3, [r2, #0]
 8009cd6:	e01d      	b.n	8009d14 <HAL_RCC_OscConfig+0xd8>
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009ce0:	d10c      	bne.n	8009cfc <HAL_RCC_OscConfig+0xc0>
 8009ce2:	4b78      	ldr	r3, [pc, #480]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a77      	ldr	r2, [pc, #476]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009ce8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009cec:	6013      	str	r3, [r2, #0]
 8009cee:	4b75      	ldr	r3, [pc, #468]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a74      	ldr	r2, [pc, #464]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cf4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009cf8:	6013      	str	r3, [r2, #0]
 8009cfa:	e00b      	b.n	8009d14 <HAL_RCC_OscConfig+0xd8>
 8009cfc:	4b71      	ldr	r3, [pc, #452]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a70      	ldr	r2, [pc, #448]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d06:	6013      	str	r3, [r2, #0]
 8009d08:	4b6e      	ldr	r3, [pc, #440]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	4a6d      	ldr	r2, [pc, #436]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009d12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d013      	beq.n	8009d44 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d1c:	f7fc fa48 	bl	80061b0 <HAL_GetTick>
 8009d20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009d22:	e008      	b.n	8009d36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d24:	f7fc fa44 	bl	80061b0 <HAL_GetTick>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2c:	1ad3      	subs	r3, r2, r3
 8009d2e:	2b64      	cmp	r3, #100	@ 0x64
 8009d30:	d901      	bls.n	8009d36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009d32:	2303      	movs	r3, #3
 8009d34:	e3d4      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009d36:	4b63      	ldr	r3, [pc, #396]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d0f0      	beq.n	8009d24 <HAL_RCC_OscConfig+0xe8>
 8009d42:	e014      	b.n	8009d6e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d44:	f7fc fa34 	bl	80061b0 <HAL_GetTick>
 8009d48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009d4a:	e008      	b.n	8009d5e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d4c:	f7fc fa30 	bl	80061b0 <HAL_GetTick>
 8009d50:	4602      	mov	r2, r0
 8009d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d54:	1ad3      	subs	r3, r2, r3
 8009d56:	2b64      	cmp	r3, #100	@ 0x64
 8009d58:	d901      	bls.n	8009d5e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8009d5a:	2303      	movs	r3, #3
 8009d5c:	e3c0      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8009d5e:	4b59      	ldr	r3, [pc, #356]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1f0      	bne.n	8009d4c <HAL_RCC_OscConfig+0x110>
 8009d6a:	e000      	b.n	8009d6e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f003 0302 	and.w	r3, r3, #2
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f000 80ca 	beq.w	8009f10 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009d7c:	4b51      	ldr	r3, [pc, #324]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d7e:	691b      	ldr	r3, [r3, #16]
 8009d80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009d84:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009d86:	4b4f      	ldr	r3, [pc, #316]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d8a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009d8c:	6a3b      	ldr	r3, [r7, #32]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d007      	beq.n	8009da2 <HAL_RCC_OscConfig+0x166>
 8009d92:	6a3b      	ldr	r3, [r7, #32]
 8009d94:	2b18      	cmp	r3, #24
 8009d96:	d156      	bne.n	8009e46 <HAL_RCC_OscConfig+0x20a>
 8009d98:	69fb      	ldr	r3, [r7, #28]
 8009d9a:	f003 0303 	and.w	r3, r3, #3
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d151      	bne.n	8009e46 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009da2:	4b48      	ldr	r3, [pc, #288]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f003 0304 	and.w	r3, r3, #4
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d005      	beq.n	8009dba <HAL_RCC_OscConfig+0x17e>
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	68db      	ldr	r3, [r3, #12]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d101      	bne.n	8009dba <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8009db6:	2301      	movs	r3, #1
 8009db8:	e392      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009dba:	4b42      	ldr	r3, [pc, #264]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f023 0219 	bic.w	r2, r3, #25
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	68db      	ldr	r3, [r3, #12]
 8009dc6:	493f      	ldr	r1, [pc, #252]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dcc:	f7fc f9f0 	bl	80061b0 <HAL_GetTick>
 8009dd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009dd2:	e008      	b.n	8009de6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009dd4:	f7fc f9ec 	bl	80061b0 <HAL_GetTick>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ddc:	1ad3      	subs	r3, r2, r3
 8009dde:	2b02      	cmp	r3, #2
 8009de0:	d901      	bls.n	8009de6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009de2:	2303      	movs	r3, #3
 8009de4:	e37c      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009de6:	4b37      	ldr	r3, [pc, #220]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f003 0304 	and.w	r3, r3, #4
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d0f0      	beq.n	8009dd4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009df2:	f7fc fa0d 	bl	8006210 <HAL_GetREVID>
 8009df6:	4603      	mov	r3, r0
 8009df8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d817      	bhi.n	8009e30 <HAL_RCC_OscConfig+0x1f4>
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	691b      	ldr	r3, [r3, #16]
 8009e04:	2b40      	cmp	r3, #64	@ 0x40
 8009e06:	d108      	bne.n	8009e1a <HAL_RCC_OscConfig+0x1de>
 8009e08:	4b2e      	ldr	r3, [pc, #184]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e0a:	685b      	ldr	r3, [r3, #4]
 8009e0c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009e10:	4a2c      	ldr	r2, [pc, #176]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e16:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e18:	e07a      	b.n	8009f10 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	031b      	lsls	r3, r3, #12
 8009e28:	4926      	ldr	r1, [pc, #152]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e2e:	e06f      	b.n	8009f10 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e30:	4b24      	ldr	r3, [pc, #144]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	061b      	lsls	r3, r3, #24
 8009e3e:	4921      	ldr	r1, [pc, #132]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e40:	4313      	orrs	r3, r2
 8009e42:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009e44:	e064      	b.n	8009f10 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d047      	beq.n	8009ede <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f023 0219 	bic.w	r2, r3, #25
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	68db      	ldr	r3, [r3, #12]
 8009e5a:	491a      	ldr	r1, [pc, #104]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e5c:	4313      	orrs	r3, r2
 8009e5e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e60:	f7fc f9a6 	bl	80061b0 <HAL_GetTick>
 8009e64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e66:	e008      	b.n	8009e7a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e68:	f7fc f9a2 	bl	80061b0 <HAL_GetTick>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	2b02      	cmp	r3, #2
 8009e74:	d901      	bls.n	8009e7a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8009e76:	2303      	movs	r3, #3
 8009e78:	e332      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009e7a:	4b12      	ldr	r3, [pc, #72]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	f003 0304 	and.w	r3, r3, #4
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d0f0      	beq.n	8009e68 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009e86:	f7fc f9c3 	bl	8006210 <HAL_GetREVID>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d819      	bhi.n	8009ec8 <HAL_RCC_OscConfig+0x28c>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	691b      	ldr	r3, [r3, #16]
 8009e98:	2b40      	cmp	r3, #64	@ 0x40
 8009e9a:	d108      	bne.n	8009eae <HAL_RCC_OscConfig+0x272>
 8009e9c:	4b09      	ldr	r3, [pc, #36]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8009ea4:	4a07      	ldr	r2, [pc, #28]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009eaa:	6053      	str	r3, [r2, #4]
 8009eac:	e030      	b.n	8009f10 <HAL_RCC_OscConfig+0x2d4>
 8009eae:	4b05      	ldr	r3, [pc, #20]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	691b      	ldr	r3, [r3, #16]
 8009eba:	031b      	lsls	r3, r3, #12
 8009ebc:	4901      	ldr	r1, [pc, #4]	@ (8009ec4 <HAL_RCC_OscConfig+0x288>)
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	604b      	str	r3, [r1, #4]
 8009ec2:	e025      	b.n	8009f10 <HAL_RCC_OscConfig+0x2d4>
 8009ec4:	58024400 	.word	0x58024400
 8009ec8:	4b9a      	ldr	r3, [pc, #616]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	691b      	ldr	r3, [r3, #16]
 8009ed4:	061b      	lsls	r3, r3, #24
 8009ed6:	4997      	ldr	r1, [pc, #604]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	604b      	str	r3, [r1, #4]
 8009edc:	e018      	b.n	8009f10 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009ede:	4b95      	ldr	r3, [pc, #596]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4a94      	ldr	r2, [pc, #592]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009ee4:	f023 0301 	bic.w	r3, r3, #1
 8009ee8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eea:	f7fc f961 	bl	80061b0 <HAL_GetTick>
 8009eee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009ef0:	e008      	b.n	8009f04 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009ef2:	f7fc f95d 	bl	80061b0 <HAL_GetTick>
 8009ef6:	4602      	mov	r2, r0
 8009ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efa:	1ad3      	subs	r3, r2, r3
 8009efc:	2b02      	cmp	r3, #2
 8009efe:	d901      	bls.n	8009f04 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8009f00:	2303      	movs	r3, #3
 8009f02:	e2ed      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009f04:	4b8b      	ldr	r3, [pc, #556]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	f003 0304 	and.w	r3, r3, #4
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d1f0      	bne.n	8009ef2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f003 0310 	and.w	r3, r3, #16
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	f000 80a9 	beq.w	800a070 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009f1e:	4b85      	ldr	r3, [pc, #532]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f20:	691b      	ldr	r3, [r3, #16]
 8009f22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009f26:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009f28:	4b82      	ldr	r3, [pc, #520]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f2c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009f2e:	69bb      	ldr	r3, [r7, #24]
 8009f30:	2b08      	cmp	r3, #8
 8009f32:	d007      	beq.n	8009f44 <HAL_RCC_OscConfig+0x308>
 8009f34:	69bb      	ldr	r3, [r7, #24]
 8009f36:	2b18      	cmp	r3, #24
 8009f38:	d13a      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x374>
 8009f3a:	697b      	ldr	r3, [r7, #20]
 8009f3c:	f003 0303 	and.w	r3, r3, #3
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d135      	bne.n	8009fb0 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009f44:	4b7b      	ldr	r3, [pc, #492]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d005      	beq.n	8009f5c <HAL_RCC_OscConfig+0x320>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	2b80      	cmp	r3, #128	@ 0x80
 8009f56:	d001      	beq.n	8009f5c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	e2c1      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f5c:	f7fc f958 	bl	8006210 <HAL_GetREVID>
 8009f60:	4603      	mov	r3, r0
 8009f62:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009f66:	4293      	cmp	r3, r2
 8009f68:	d817      	bhi.n	8009f9a <HAL_RCC_OscConfig+0x35e>
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6a1b      	ldr	r3, [r3, #32]
 8009f6e:	2b20      	cmp	r3, #32
 8009f70:	d108      	bne.n	8009f84 <HAL_RCC_OscConfig+0x348>
 8009f72:	4b70      	ldr	r3, [pc, #448]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f74:	685b      	ldr	r3, [r3, #4]
 8009f76:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8009f7a:	4a6e      	ldr	r2, [pc, #440]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009f80:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009f82:	e075      	b.n	800a070 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f84:	4b6b      	ldr	r3, [pc, #428]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	6a1b      	ldr	r3, [r3, #32]
 8009f90:	069b      	lsls	r3, r3, #26
 8009f92:	4968      	ldr	r1, [pc, #416]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f94:	4313      	orrs	r3, r2
 8009f96:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009f98:	e06a      	b.n	800a070 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009f9a:	4b66      	ldr	r3, [pc, #408]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6a1b      	ldr	r3, [r3, #32]
 8009fa6:	061b      	lsls	r3, r3, #24
 8009fa8:	4962      	ldr	r1, [pc, #392]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009faa:	4313      	orrs	r3, r2
 8009fac:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009fae:	e05f      	b.n	800a070 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	69db      	ldr	r3, [r3, #28]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d042      	beq.n	800a03e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009fb8:	4b5e      	ldr	r3, [pc, #376]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a5d      	ldr	r2, [pc, #372]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fc4:	f7fc f8f4 	bl	80061b0 <HAL_GetTick>
 8009fc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009fca:	e008      	b.n	8009fde <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009fcc:	f7fc f8f0 	bl	80061b0 <HAL_GetTick>
 8009fd0:	4602      	mov	r2, r0
 8009fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd4:	1ad3      	subs	r3, r2, r3
 8009fd6:	2b02      	cmp	r3, #2
 8009fd8:	d901      	bls.n	8009fde <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8009fda:	2303      	movs	r3, #3
 8009fdc:	e280      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009fde:	4b55      	ldr	r3, [pc, #340]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d0f0      	beq.n	8009fcc <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009fea:	f7fc f911 	bl	8006210 <HAL_GetREVID>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d817      	bhi.n	800a028 <HAL_RCC_OscConfig+0x3ec>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6a1b      	ldr	r3, [r3, #32]
 8009ffc:	2b20      	cmp	r3, #32
 8009ffe:	d108      	bne.n	800a012 <HAL_RCC_OscConfig+0x3d6>
 800a000:	4b4c      	ldr	r3, [pc, #304]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a002:	685b      	ldr	r3, [r3, #4]
 800a004:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a008:	4a4a      	ldr	r2, [pc, #296]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a00a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a00e:	6053      	str	r3, [r2, #4]
 800a010:	e02e      	b.n	800a070 <HAL_RCC_OscConfig+0x434>
 800a012:	4b48      	ldr	r3, [pc, #288]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	6a1b      	ldr	r3, [r3, #32]
 800a01e:	069b      	lsls	r3, r3, #26
 800a020:	4944      	ldr	r1, [pc, #272]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a022:	4313      	orrs	r3, r2
 800a024:	604b      	str	r3, [r1, #4]
 800a026:	e023      	b.n	800a070 <HAL_RCC_OscConfig+0x434>
 800a028:	4b42      	ldr	r3, [pc, #264]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a02a:	68db      	ldr	r3, [r3, #12]
 800a02c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6a1b      	ldr	r3, [r3, #32]
 800a034:	061b      	lsls	r3, r3, #24
 800a036:	493f      	ldr	r1, [pc, #252]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a038:	4313      	orrs	r3, r2
 800a03a:	60cb      	str	r3, [r1, #12]
 800a03c:	e018      	b.n	800a070 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a03e:	4b3d      	ldr	r3, [pc, #244]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a3c      	ldr	r2, [pc, #240]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a044:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a048:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a04a:	f7fc f8b1 	bl	80061b0 <HAL_GetTick>
 800a04e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a050:	e008      	b.n	800a064 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a052:	f7fc f8ad 	bl	80061b0 <HAL_GetTick>
 800a056:	4602      	mov	r2, r0
 800a058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05a:	1ad3      	subs	r3, r2, r3
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	d901      	bls.n	800a064 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a060:	2303      	movs	r3, #3
 800a062:	e23d      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a064:	4b33      	ldr	r3, [pc, #204]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d1f0      	bne.n	800a052 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	f003 0308 	and.w	r3, r3, #8
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d036      	beq.n	800a0ea <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	695b      	ldr	r3, [r3, #20]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d019      	beq.n	800a0b8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a084:	4b2b      	ldr	r3, [pc, #172]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a088:	4a2a      	ldr	r2, [pc, #168]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a08a:	f043 0301 	orr.w	r3, r3, #1
 800a08e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a090:	f7fc f88e 	bl	80061b0 <HAL_GetTick>
 800a094:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a096:	e008      	b.n	800a0aa <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a098:	f7fc f88a 	bl	80061b0 <HAL_GetTick>
 800a09c:	4602      	mov	r2, r0
 800a09e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a0:	1ad3      	subs	r3, r2, r3
 800a0a2:	2b02      	cmp	r3, #2
 800a0a4:	d901      	bls.n	800a0aa <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a0a6:	2303      	movs	r3, #3
 800a0a8:	e21a      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a0aa:	4b22      	ldr	r3, [pc, #136]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a0ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0ae:	f003 0302 	and.w	r3, r3, #2
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d0f0      	beq.n	800a098 <HAL_RCC_OscConfig+0x45c>
 800a0b6:	e018      	b.n	800a0ea <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a0b8:	4b1e      	ldr	r3, [pc, #120]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a0ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0bc:	4a1d      	ldr	r2, [pc, #116]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a0be:	f023 0301 	bic.w	r3, r3, #1
 800a0c2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0c4:	f7fc f874 	bl	80061b0 <HAL_GetTick>
 800a0c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a0ca:	e008      	b.n	800a0de <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a0cc:	f7fc f870 	bl	80061b0 <HAL_GetTick>
 800a0d0:	4602      	mov	r2, r0
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d4:	1ad3      	subs	r3, r2, r3
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d901      	bls.n	800a0de <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800a0da:	2303      	movs	r3, #3
 800a0dc:	e200      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800a0de:	4b15      	ldr	r3, [pc, #84]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a0e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a0e2:	f003 0302 	and.w	r3, r3, #2
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d1f0      	bne.n	800a0cc <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f003 0320 	and.w	r3, r3, #32
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d039      	beq.n	800a16a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	699b      	ldr	r3, [r3, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01c      	beq.n	800a138 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a0fe:	4b0d      	ldr	r3, [pc, #52]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a0c      	ldr	r2, [pc, #48]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a104:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a108:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a10a:	f7fc f851 	bl	80061b0 <HAL_GetTick>
 800a10e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a110:	e008      	b.n	800a124 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a112:	f7fc f84d 	bl	80061b0 <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a11a:	1ad3      	subs	r3, r2, r3
 800a11c:	2b02      	cmp	r3, #2
 800a11e:	d901      	bls.n	800a124 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800a120:	2303      	movs	r3, #3
 800a122:	e1dd      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800a124:	4b03      	ldr	r3, [pc, #12]	@ (800a134 <HAL_RCC_OscConfig+0x4f8>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d0f0      	beq.n	800a112 <HAL_RCC_OscConfig+0x4d6>
 800a130:	e01b      	b.n	800a16a <HAL_RCC_OscConfig+0x52e>
 800a132:	bf00      	nop
 800a134:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a138:	4b9b      	ldr	r3, [pc, #620]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	4a9a      	ldr	r2, [pc, #616]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a13e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a142:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800a144:	f7fc f834 	bl	80061b0 <HAL_GetTick>
 800a148:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a14a:	e008      	b.n	800a15e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a14c:	f7fc f830 	bl	80061b0 <HAL_GetTick>
 800a150:	4602      	mov	r2, r0
 800a152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a154:	1ad3      	subs	r3, r2, r3
 800a156:	2b02      	cmp	r3, #2
 800a158:	d901      	bls.n	800a15e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800a15a:	2303      	movs	r3, #3
 800a15c:	e1c0      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800a15e:	4b92      	ldr	r3, [pc, #584]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a166:	2b00      	cmp	r3, #0
 800a168:	d1f0      	bne.n	800a14c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	f003 0304 	and.w	r3, r3, #4
 800a172:	2b00      	cmp	r3, #0
 800a174:	f000 8081 	beq.w	800a27a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800a178:	4b8c      	ldr	r3, [pc, #560]	@ (800a3ac <HAL_RCC_OscConfig+0x770>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a8b      	ldr	r2, [pc, #556]	@ (800a3ac <HAL_RCC_OscConfig+0x770>)
 800a17e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a182:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a184:	f7fc f814 	bl	80061b0 <HAL_GetTick>
 800a188:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a18a:	e008      	b.n	800a19e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a18c:	f7fc f810 	bl	80061b0 <HAL_GetTick>
 800a190:	4602      	mov	r2, r0
 800a192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a194:	1ad3      	subs	r3, r2, r3
 800a196:	2b64      	cmp	r3, #100	@ 0x64
 800a198:	d901      	bls.n	800a19e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800a19a:	2303      	movs	r3, #3
 800a19c:	e1a0      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a19e:	4b83      	ldr	r3, [pc, #524]	@ (800a3ac <HAL_RCC_OscConfig+0x770>)
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d0f0      	beq.n	800a18c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	2b01      	cmp	r3, #1
 800a1b0:	d106      	bne.n	800a1c0 <HAL_RCC_OscConfig+0x584>
 800a1b2:	4b7d      	ldr	r3, [pc, #500]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1b6:	4a7c      	ldr	r2, [pc, #496]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1b8:	f043 0301 	orr.w	r3, r3, #1
 800a1bc:	6713      	str	r3, [r2, #112]	@ 0x70
 800a1be:	e02d      	b.n	800a21c <HAL_RCC_OscConfig+0x5e0>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d10c      	bne.n	800a1e2 <HAL_RCC_OscConfig+0x5a6>
 800a1c8:	4b77      	ldr	r3, [pc, #476]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1cc:	4a76      	ldr	r2, [pc, #472]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1ce:	f023 0301 	bic.w	r3, r3, #1
 800a1d2:	6713      	str	r3, [r2, #112]	@ 0x70
 800a1d4:	4b74      	ldr	r3, [pc, #464]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1d8:	4a73      	ldr	r2, [pc, #460]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1da:	f023 0304 	bic.w	r3, r3, #4
 800a1de:	6713      	str	r3, [r2, #112]	@ 0x70
 800a1e0:	e01c      	b.n	800a21c <HAL_RCC_OscConfig+0x5e0>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	689b      	ldr	r3, [r3, #8]
 800a1e6:	2b05      	cmp	r3, #5
 800a1e8:	d10c      	bne.n	800a204 <HAL_RCC_OscConfig+0x5c8>
 800a1ea:	4b6f      	ldr	r3, [pc, #444]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1ee:	4a6e      	ldr	r2, [pc, #440]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1f0:	f043 0304 	orr.w	r3, r3, #4
 800a1f4:	6713      	str	r3, [r2, #112]	@ 0x70
 800a1f6:	4b6c      	ldr	r3, [pc, #432]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1fa:	4a6b      	ldr	r2, [pc, #428]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a1fc:	f043 0301 	orr.w	r3, r3, #1
 800a200:	6713      	str	r3, [r2, #112]	@ 0x70
 800a202:	e00b      	b.n	800a21c <HAL_RCC_OscConfig+0x5e0>
 800a204:	4b68      	ldr	r3, [pc, #416]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a206:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a208:	4a67      	ldr	r2, [pc, #412]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a20a:	f023 0301 	bic.w	r3, r3, #1
 800a20e:	6713      	str	r3, [r2, #112]	@ 0x70
 800a210:	4b65      	ldr	r3, [pc, #404]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a214:	4a64      	ldr	r2, [pc, #400]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a216:	f023 0304 	bic.w	r3, r3, #4
 800a21a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	689b      	ldr	r3, [r3, #8]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d015      	beq.n	800a250 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a224:	f7fb ffc4 	bl	80061b0 <HAL_GetTick>
 800a228:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a22a:	e00a      	b.n	800a242 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a22c:	f7fb ffc0 	bl	80061b0 <HAL_GetTick>
 800a230:	4602      	mov	r2, r0
 800a232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a234:	1ad3      	subs	r3, r2, r3
 800a236:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d901      	bls.n	800a242 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800a23e:	2303      	movs	r3, #3
 800a240:	e14e      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800a242:	4b59      	ldr	r3, [pc, #356]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a246:	f003 0302 	and.w	r3, r3, #2
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d0ee      	beq.n	800a22c <HAL_RCC_OscConfig+0x5f0>
 800a24e:	e014      	b.n	800a27a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a250:	f7fb ffae 	bl	80061b0 <HAL_GetTick>
 800a254:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a256:	e00a      	b.n	800a26e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a258:	f7fb ffaa 	bl	80061b0 <HAL_GetTick>
 800a25c:	4602      	mov	r2, r0
 800a25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a260:	1ad3      	subs	r3, r2, r3
 800a262:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a266:	4293      	cmp	r3, r2
 800a268:	d901      	bls.n	800a26e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800a26a:	2303      	movs	r3, #3
 800a26c:	e138      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800a26e:	4b4e      	ldr	r3, [pc, #312]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a272:	f003 0302 	and.w	r3, r3, #2
 800a276:	2b00      	cmp	r3, #0
 800a278:	d1ee      	bne.n	800a258 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a27e:	2b00      	cmp	r3, #0
 800a280:	f000 812d 	beq.w	800a4de <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800a284:	4b48      	ldr	r3, [pc, #288]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a286:	691b      	ldr	r3, [r3, #16]
 800a288:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a28c:	2b18      	cmp	r3, #24
 800a28e:	f000 80bd 	beq.w	800a40c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a296:	2b02      	cmp	r3, #2
 800a298:	f040 809e 	bne.w	800a3d8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a29c:	4b42      	ldr	r3, [pc, #264]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	4a41      	ldr	r2, [pc, #260]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a2a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a2a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2a8:	f7fb ff82 	bl	80061b0 <HAL_GetTick>
 800a2ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a2ae:	e008      	b.n	800a2c2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2b0:	f7fb ff7e 	bl	80061b0 <HAL_GetTick>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b8:	1ad3      	subs	r3, r2, r3
 800a2ba:	2b02      	cmp	r3, #2
 800a2bc:	d901      	bls.n	800a2c2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800a2be:	2303      	movs	r3, #3
 800a2c0:	e10e      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a2c2:	4b39      	ldr	r3, [pc, #228]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d1f0      	bne.n	800a2b0 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a2ce:	4b36      	ldr	r3, [pc, #216]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a2d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a2d2:	4b37      	ldr	r3, [pc, #220]	@ (800a3b0 <HAL_RCC_OscConfig+0x774>)
 800a2d4:	4013      	ands	r3, r2
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800a2da:	687a      	ldr	r2, [r7, #4]
 800a2dc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a2de:	0112      	lsls	r2, r2, #4
 800a2e0:	430a      	orrs	r2, r1
 800a2e2:	4931      	ldr	r1, [pc, #196]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ec:	3b01      	subs	r3, #1
 800a2ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a2f6:	3b01      	subs	r3, #1
 800a2f8:	025b      	lsls	r3, r3, #9
 800a2fa:	b29b      	uxth	r3, r3
 800a2fc:	431a      	orrs	r2, r3
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a302:	3b01      	subs	r3, #1
 800a304:	041b      	lsls	r3, r3, #16
 800a306:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a30a:	431a      	orrs	r2, r3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a310:	3b01      	subs	r3, #1
 800a312:	061b      	lsls	r3, r3, #24
 800a314:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a318:	4923      	ldr	r1, [pc, #140]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a31a:	4313      	orrs	r3, r2
 800a31c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800a31e:	4b22      	ldr	r3, [pc, #136]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a322:	4a21      	ldr	r2, [pc, #132]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a324:	f023 0301 	bic.w	r3, r3, #1
 800a328:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a32a:	4b1f      	ldr	r3, [pc, #124]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a32c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a32e:	4b21      	ldr	r3, [pc, #132]	@ (800a3b4 <HAL_RCC_OscConfig+0x778>)
 800a330:	4013      	ands	r3, r2
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a336:	00d2      	lsls	r2, r2, #3
 800a338:	491b      	ldr	r1, [pc, #108]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a33a:	4313      	orrs	r3, r2
 800a33c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800a33e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a342:	f023 020c 	bic.w	r2, r3, #12
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a34a:	4917      	ldr	r1, [pc, #92]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a34c:	4313      	orrs	r3, r2
 800a34e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800a350:	4b15      	ldr	r3, [pc, #84]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a354:	f023 0202 	bic.w	r2, r3, #2
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a35c:	4912      	ldr	r1, [pc, #72]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a35e:	4313      	orrs	r3, r2
 800a360:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800a362:	4b11      	ldr	r3, [pc, #68]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a366:	4a10      	ldr	r2, [pc, #64]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a368:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a36c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a36e:	4b0e      	ldr	r3, [pc, #56]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a372:	4a0d      	ldr	r2, [pc, #52]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a378:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800a37a:	4b0b      	ldr	r3, [pc, #44]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a37e:	4a0a      	ldr	r2, [pc, #40]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a380:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a384:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800a386:	4b08      	ldr	r3, [pc, #32]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38a:	4a07      	ldr	r2, [pc, #28]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a38c:	f043 0301 	orr.w	r3, r3, #1
 800a390:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a392:	4b05      	ldr	r3, [pc, #20]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a04      	ldr	r2, [pc, #16]	@ (800a3a8 <HAL_RCC_OscConfig+0x76c>)
 800a398:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a39c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a39e:	f7fb ff07 	bl	80061b0 <HAL_GetTick>
 800a3a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a3a4:	e011      	b.n	800a3ca <HAL_RCC_OscConfig+0x78e>
 800a3a6:	bf00      	nop
 800a3a8:	58024400 	.word	0x58024400
 800a3ac:	58024800 	.word	0x58024800
 800a3b0:	fffffc0c 	.word	0xfffffc0c
 800a3b4:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3b8:	f7fb fefa 	bl	80061b0 <HAL_GetTick>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c0:	1ad3      	subs	r3, r2, r3
 800a3c2:	2b02      	cmp	r3, #2
 800a3c4:	d901      	bls.n	800a3ca <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800a3c6:	2303      	movs	r3, #3
 800a3c8:	e08a      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a3ca:	4b47      	ldr	r3, [pc, #284]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d0f0      	beq.n	800a3b8 <HAL_RCC_OscConfig+0x77c>
 800a3d6:	e082      	b.n	800a4de <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3d8:	4b43      	ldr	r3, [pc, #268]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	4a42      	ldr	r2, [pc, #264]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a3de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a3e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3e4:	f7fb fee4 	bl	80061b0 <HAL_GetTick>
 800a3e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a3ea:	e008      	b.n	800a3fe <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a3ec:	f7fb fee0 	bl	80061b0 <HAL_GetTick>
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3f4:	1ad3      	subs	r3, r2, r3
 800a3f6:	2b02      	cmp	r3, #2
 800a3f8:	d901      	bls.n	800a3fe <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800a3fa:	2303      	movs	r3, #3
 800a3fc:	e070      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800a3fe:	4b3a      	ldr	r3, [pc, #232]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1f0      	bne.n	800a3ec <HAL_RCC_OscConfig+0x7b0>
 800a40a:	e068      	b.n	800a4de <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800a40c:	4b36      	ldr	r3, [pc, #216]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a40e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a410:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800a412:	4b35      	ldr	r3, [pc, #212]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a416:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a41c:	2b01      	cmp	r3, #1
 800a41e:	d031      	beq.n	800a484 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	f003 0203 	and.w	r2, r3, #3
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d12a      	bne.n	800a484 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a42e:	693b      	ldr	r3, [r7, #16]
 800a430:	091b      	lsrs	r3, r3, #4
 800a432:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a43a:	429a      	cmp	r2, r3
 800a43c:	d122      	bne.n	800a484 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a448:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800a44a:	429a      	cmp	r2, r3
 800a44c:	d11a      	bne.n	800a484 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	0a5b      	lsrs	r3, r3, #9
 800a452:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a45a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800a45c:	429a      	cmp	r2, r3
 800a45e:	d111      	bne.n	800a484 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	0c1b      	lsrs	r3, r3, #16
 800a464:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a46c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a46e:	429a      	cmp	r2, r3
 800a470:	d108      	bne.n	800a484 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	0e1b      	lsrs	r3, r3, #24
 800a476:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a47e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a480:	429a      	cmp	r2, r3
 800a482:	d001      	beq.n	800a488 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	e02b      	b.n	800a4e0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a488:	4b17      	ldr	r3, [pc, #92]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a48a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a48c:	08db      	lsrs	r3, r3, #3
 800a48e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a492:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d01f      	beq.n	800a4de <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a49e:	4b12      	ldr	r3, [pc, #72]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a4a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4a2:	4a11      	ldr	r2, [pc, #68]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a4a4:	f023 0301 	bic.w	r3, r3, #1
 800a4a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a4aa:	f7fb fe81 	bl	80061b0 <HAL_GetTick>
 800a4ae:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a4b0:	bf00      	nop
 800a4b2:	f7fb fe7d 	bl	80061b0 <HAL_GetTick>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d0f9      	beq.n	800a4b2 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a4be:	4b0a      	ldr	r3, [pc, #40]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a4c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a4c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4ec <HAL_RCC_OscConfig+0x8b0>)
 800a4c4:	4013      	ands	r3, r2
 800a4c6:	687a      	ldr	r2, [r7, #4]
 800a4c8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800a4ca:	00d2      	lsls	r2, r2, #3
 800a4cc:	4906      	ldr	r1, [pc, #24]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a4d2:	4b05      	ldr	r3, [pc, #20]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a4d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4d6:	4a04      	ldr	r2, [pc, #16]	@ (800a4e8 <HAL_RCC_OscConfig+0x8ac>)
 800a4d8:	f043 0301 	orr.w	r3, r3, #1
 800a4dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a4de:	2300      	movs	r3, #0
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	3730      	adds	r7, #48	@ 0x30
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	58024400 	.word	0x58024400
 800a4ec:	ffff0007 	.word	0xffff0007

0800a4f0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b086      	sub	sp, #24
 800a4f4:	af00      	add	r7, sp, #0
 800a4f6:	6078      	str	r0, [r7, #4]
 800a4f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d101      	bne.n	800a504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a500:	2301      	movs	r3, #1
 800a502:	e19c      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a504:	4b8a      	ldr	r3, [pc, #552]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f003 030f 	and.w	r3, r3, #15
 800a50c:	683a      	ldr	r2, [r7, #0]
 800a50e:	429a      	cmp	r2, r3
 800a510:	d910      	bls.n	800a534 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a512:	4b87      	ldr	r3, [pc, #540]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f023 020f 	bic.w	r2, r3, #15
 800a51a:	4985      	ldr	r1, [pc, #532]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a51c:	683b      	ldr	r3, [r7, #0]
 800a51e:	4313      	orrs	r3, r2
 800a520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a522:	4b83      	ldr	r3, [pc, #524]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 030f 	and.w	r3, r3, #15
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d001      	beq.n	800a534 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a530:	2301      	movs	r3, #1
 800a532:	e184      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	f003 0304 	and.w	r3, r3, #4
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d010      	beq.n	800a562 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	691a      	ldr	r2, [r3, #16]
 800a544:	4b7b      	ldr	r3, [pc, #492]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a546:	699b      	ldr	r3, [r3, #24]
 800a548:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d908      	bls.n	800a562 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a550:	4b78      	ldr	r3, [pc, #480]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a552:	699b      	ldr	r3, [r3, #24]
 800a554:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	691b      	ldr	r3, [r3, #16]
 800a55c:	4975      	ldr	r1, [pc, #468]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a55e:	4313      	orrs	r3, r2
 800a560:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 0308 	and.w	r3, r3, #8
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d010      	beq.n	800a590 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	695a      	ldr	r2, [r3, #20]
 800a572:	4b70      	ldr	r3, [pc, #448]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a574:	69db      	ldr	r3, [r3, #28]
 800a576:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d908      	bls.n	800a590 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a57e:	4b6d      	ldr	r3, [pc, #436]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a580:	69db      	ldr	r3, [r3, #28]
 800a582:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	695b      	ldr	r3, [r3, #20]
 800a58a:	496a      	ldr	r1, [pc, #424]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a58c:	4313      	orrs	r3, r2
 800a58e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f003 0310 	and.w	r3, r3, #16
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d010      	beq.n	800a5be <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	699a      	ldr	r2, [r3, #24]
 800a5a0:	4b64      	ldr	r3, [pc, #400]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5a2:	69db      	ldr	r3, [r3, #28]
 800a5a4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d908      	bls.n	800a5be <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a5ac:	4b61      	ldr	r3, [pc, #388]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5ae:	69db      	ldr	r3, [r3, #28]
 800a5b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	699b      	ldr	r3, [r3, #24]
 800a5b8:	495e      	ldr	r1, [pc, #376]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f003 0320 	and.w	r3, r3, #32
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d010      	beq.n	800a5ec <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	69da      	ldr	r2, [r3, #28]
 800a5ce:	4b59      	ldr	r3, [pc, #356]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5d0:	6a1b      	ldr	r3, [r3, #32]
 800a5d2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	d908      	bls.n	800a5ec <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a5da:	4b56      	ldr	r3, [pc, #344]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5dc:	6a1b      	ldr	r3, [r3, #32]
 800a5de:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	69db      	ldr	r3, [r3, #28]
 800a5e6:	4953      	ldr	r1, [pc, #332]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f003 0302 	and.w	r3, r3, #2
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d010      	beq.n	800a61a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	68da      	ldr	r2, [r3, #12]
 800a5fc:	4b4d      	ldr	r3, [pc, #308]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a5fe:	699b      	ldr	r3, [r3, #24]
 800a600:	f003 030f 	and.w	r3, r3, #15
 800a604:	429a      	cmp	r2, r3
 800a606:	d908      	bls.n	800a61a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a608:	4b4a      	ldr	r3, [pc, #296]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	f023 020f 	bic.w	r2, r3, #15
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	4947      	ldr	r1, [pc, #284]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a616:	4313      	orrs	r3, r2
 800a618:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	f003 0301 	and.w	r3, r3, #1
 800a622:	2b00      	cmp	r3, #0
 800a624:	d055      	beq.n	800a6d2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a626:	4b43      	ldr	r3, [pc, #268]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	4940      	ldr	r1, [pc, #256]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a634:	4313      	orrs	r3, r2
 800a636:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d107      	bne.n	800a650 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a640:	4b3c      	ldr	r3, [pc, #240]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d121      	bne.n	800a690 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a64c:	2301      	movs	r3, #1
 800a64e:	e0f6      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	685b      	ldr	r3, [r3, #4]
 800a654:	2b03      	cmp	r3, #3
 800a656:	d107      	bne.n	800a668 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a658:	4b36      	ldr	r3, [pc, #216]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a660:	2b00      	cmp	r3, #0
 800a662:	d115      	bne.n	800a690 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	e0ea      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d107      	bne.n	800a680 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a670:	4b30      	ldr	r3, [pc, #192]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d109      	bne.n	800a690 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a67c:	2301      	movs	r3, #1
 800a67e:	e0de      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a680:	4b2c      	ldr	r3, [pc, #176]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	f003 0304 	and.w	r3, r3, #4
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d101      	bne.n	800a690 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a68c:	2301      	movs	r3, #1
 800a68e:	e0d6      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a690:	4b28      	ldr	r3, [pc, #160]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	f023 0207 	bic.w	r2, r3, #7
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	4925      	ldr	r1, [pc, #148]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a6a2:	f7fb fd85 	bl	80061b0 <HAL_GetTick>
 800a6a6:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a6a8:	e00a      	b.n	800a6c0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a6aa:	f7fb fd81 	bl	80061b0 <HAL_GetTick>
 800a6ae:	4602      	mov	r2, r0
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	1ad3      	subs	r3, r2, r3
 800a6b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a6b8:	4293      	cmp	r3, r2
 800a6ba:	d901      	bls.n	800a6c0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a6bc:	2303      	movs	r3, #3
 800a6be:	e0be      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a6c0:	4b1c      	ldr	r3, [pc, #112]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a6c2:	691b      	ldr	r3, [r3, #16]
 800a6c4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	685b      	ldr	r3, [r3, #4]
 800a6cc:	00db      	lsls	r3, r3, #3
 800a6ce:	429a      	cmp	r2, r3
 800a6d0:	d1eb      	bne.n	800a6aa <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	f003 0302 	and.w	r3, r3, #2
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d010      	beq.n	800a700 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	68da      	ldr	r2, [r3, #12]
 800a6e2:	4b14      	ldr	r3, [pc, #80]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a6e4:	699b      	ldr	r3, [r3, #24]
 800a6e6:	f003 030f 	and.w	r3, r3, #15
 800a6ea:	429a      	cmp	r2, r3
 800a6ec:	d208      	bcs.n	800a700 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a6ee:	4b11      	ldr	r3, [pc, #68]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a6f0:	699b      	ldr	r3, [r3, #24]
 800a6f2:	f023 020f 	bic.w	r2, r3, #15
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	490e      	ldr	r1, [pc, #56]	@ (800a734 <HAL_RCC_ClockConfig+0x244>)
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a700:	4b0b      	ldr	r3, [pc, #44]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f003 030f 	and.w	r3, r3, #15
 800a708:	683a      	ldr	r2, [r7, #0]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d214      	bcs.n	800a738 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a70e:	4b08      	ldr	r3, [pc, #32]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f023 020f 	bic.w	r2, r3, #15
 800a716:	4906      	ldr	r1, [pc, #24]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a71e:	4b04      	ldr	r3, [pc, #16]	@ (800a730 <HAL_RCC_ClockConfig+0x240>)
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	f003 030f 	and.w	r3, r3, #15
 800a726:	683a      	ldr	r2, [r7, #0]
 800a728:	429a      	cmp	r2, r3
 800a72a:	d005      	beq.n	800a738 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a72c:	2301      	movs	r3, #1
 800a72e:	e086      	b.n	800a83e <HAL_RCC_ClockConfig+0x34e>
 800a730:	52002000 	.word	0x52002000
 800a734:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f003 0304 	and.w	r3, r3, #4
 800a740:	2b00      	cmp	r3, #0
 800a742:	d010      	beq.n	800a766 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	691a      	ldr	r2, [r3, #16]
 800a748:	4b3f      	ldr	r3, [pc, #252]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a750:	429a      	cmp	r2, r3
 800a752:	d208      	bcs.n	800a766 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a754:	4b3c      	ldr	r3, [pc, #240]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a756:	699b      	ldr	r3, [r3, #24]
 800a758:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	691b      	ldr	r3, [r3, #16]
 800a760:	4939      	ldr	r1, [pc, #228]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a762:	4313      	orrs	r3, r2
 800a764:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f003 0308 	and.w	r3, r3, #8
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d010      	beq.n	800a794 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	695a      	ldr	r2, [r3, #20]
 800a776:	4b34      	ldr	r3, [pc, #208]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a778:	69db      	ldr	r3, [r3, #28]
 800a77a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a77e:	429a      	cmp	r2, r3
 800a780:	d208      	bcs.n	800a794 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a782:	4b31      	ldr	r3, [pc, #196]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a784:	69db      	ldr	r3, [r3, #28]
 800a786:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	695b      	ldr	r3, [r3, #20]
 800a78e:	492e      	ldr	r1, [pc, #184]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a790:	4313      	orrs	r3, r2
 800a792:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	f003 0310 	and.w	r3, r3, #16
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d010      	beq.n	800a7c2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	699a      	ldr	r2, [r3, #24]
 800a7a4:	4b28      	ldr	r3, [pc, #160]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7a6:	69db      	ldr	r3, [r3, #28]
 800a7a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a7ac:	429a      	cmp	r2, r3
 800a7ae:	d208      	bcs.n	800a7c2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a7b0:	4b25      	ldr	r3, [pc, #148]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7b2:	69db      	ldr	r3, [r3, #28]
 800a7b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	699b      	ldr	r3, [r3, #24]
 800a7bc:	4922      	ldr	r1, [pc, #136]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7be:	4313      	orrs	r3, r2
 800a7c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f003 0320 	and.w	r3, r3, #32
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d010      	beq.n	800a7f0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	69da      	ldr	r2, [r3, #28]
 800a7d2:	4b1d      	ldr	r3, [pc, #116]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7d4:	6a1b      	ldr	r3, [r3, #32]
 800a7d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d208      	bcs.n	800a7f0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a7de:	4b1a      	ldr	r3, [pc, #104]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7e0:	6a1b      	ldr	r3, [r3, #32]
 800a7e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	69db      	ldr	r3, [r3, #28]
 800a7ea:	4917      	ldr	r1, [pc, #92]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a7f0:	f000 f834 	bl	800a85c <HAL_RCC_GetSysClockFreq>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	4b14      	ldr	r3, [pc, #80]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a7f8:	699b      	ldr	r3, [r3, #24]
 800a7fa:	0a1b      	lsrs	r3, r3, #8
 800a7fc:	f003 030f 	and.w	r3, r3, #15
 800a800:	4912      	ldr	r1, [pc, #72]	@ (800a84c <HAL_RCC_ClockConfig+0x35c>)
 800a802:	5ccb      	ldrb	r3, [r1, r3]
 800a804:	f003 031f 	and.w	r3, r3, #31
 800a808:	fa22 f303 	lsr.w	r3, r2, r3
 800a80c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a80e:	4b0e      	ldr	r3, [pc, #56]	@ (800a848 <HAL_RCC_ClockConfig+0x358>)
 800a810:	699b      	ldr	r3, [r3, #24]
 800a812:	f003 030f 	and.w	r3, r3, #15
 800a816:	4a0d      	ldr	r2, [pc, #52]	@ (800a84c <HAL_RCC_ClockConfig+0x35c>)
 800a818:	5cd3      	ldrb	r3, [r2, r3]
 800a81a:	f003 031f 	and.w	r3, r3, #31
 800a81e:	693a      	ldr	r2, [r7, #16]
 800a820:	fa22 f303 	lsr.w	r3, r2, r3
 800a824:	4a0a      	ldr	r2, [pc, #40]	@ (800a850 <HAL_RCC_ClockConfig+0x360>)
 800a826:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a828:	4a0a      	ldr	r2, [pc, #40]	@ (800a854 <HAL_RCC_ClockConfig+0x364>)
 800a82a:	693b      	ldr	r3, [r7, #16]
 800a82c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a82e:	4b0a      	ldr	r3, [pc, #40]	@ (800a858 <HAL_RCC_ClockConfig+0x368>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4618      	mov	r0, r3
 800a834:	f7fb fc72 	bl	800611c <HAL_InitTick>
 800a838:	4603      	mov	r3, r0
 800a83a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a83c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3718      	adds	r7, #24
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	58024400 	.word	0x58024400
 800a84c:	08016230 	.word	0x08016230
 800a850:	2400006c 	.word	0x2400006c
 800a854:	24000068 	.word	0x24000068
 800a858:	24000070 	.word	0x24000070

0800a85c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b089      	sub	sp, #36	@ 0x24
 800a860:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a862:	4bb3      	ldr	r3, [pc, #716]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a864:	691b      	ldr	r3, [r3, #16]
 800a866:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a86a:	2b18      	cmp	r3, #24
 800a86c:	f200 8155 	bhi.w	800ab1a <HAL_RCC_GetSysClockFreq+0x2be>
 800a870:	a201      	add	r2, pc, #4	@ (adr r2, 800a878 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a876:	bf00      	nop
 800a878:	0800a8dd 	.word	0x0800a8dd
 800a87c:	0800ab1b 	.word	0x0800ab1b
 800a880:	0800ab1b 	.word	0x0800ab1b
 800a884:	0800ab1b 	.word	0x0800ab1b
 800a888:	0800ab1b 	.word	0x0800ab1b
 800a88c:	0800ab1b 	.word	0x0800ab1b
 800a890:	0800ab1b 	.word	0x0800ab1b
 800a894:	0800ab1b 	.word	0x0800ab1b
 800a898:	0800a903 	.word	0x0800a903
 800a89c:	0800ab1b 	.word	0x0800ab1b
 800a8a0:	0800ab1b 	.word	0x0800ab1b
 800a8a4:	0800ab1b 	.word	0x0800ab1b
 800a8a8:	0800ab1b 	.word	0x0800ab1b
 800a8ac:	0800ab1b 	.word	0x0800ab1b
 800a8b0:	0800ab1b 	.word	0x0800ab1b
 800a8b4:	0800ab1b 	.word	0x0800ab1b
 800a8b8:	0800a909 	.word	0x0800a909
 800a8bc:	0800ab1b 	.word	0x0800ab1b
 800a8c0:	0800ab1b 	.word	0x0800ab1b
 800a8c4:	0800ab1b 	.word	0x0800ab1b
 800a8c8:	0800ab1b 	.word	0x0800ab1b
 800a8cc:	0800ab1b 	.word	0x0800ab1b
 800a8d0:	0800ab1b 	.word	0x0800ab1b
 800a8d4:	0800ab1b 	.word	0x0800ab1b
 800a8d8:	0800a90f 	.word	0x0800a90f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a8dc:	4b94      	ldr	r3, [pc, #592]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	f003 0320 	and.w	r3, r3, #32
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d009      	beq.n	800a8fc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a8e8:	4b91      	ldr	r3, [pc, #580]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	08db      	lsrs	r3, r3, #3
 800a8ee:	f003 0303 	and.w	r3, r3, #3
 800a8f2:	4a90      	ldr	r2, [pc, #576]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a8f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a8f8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a8fa:	e111      	b.n	800ab20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a8fc:	4b8d      	ldr	r3, [pc, #564]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a8fe:	61bb      	str	r3, [r7, #24]
      break;
 800a900:	e10e      	b.n	800ab20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a902:	4b8d      	ldr	r3, [pc, #564]	@ (800ab38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a904:	61bb      	str	r3, [r7, #24]
      break;
 800a906:	e10b      	b.n	800ab20 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a908:	4b8c      	ldr	r3, [pc, #560]	@ (800ab3c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a90a:	61bb      	str	r3, [r7, #24]
      break;
 800a90c:	e108      	b.n	800ab20 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a90e:	4b88      	ldr	r3, [pc, #544]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a912:	f003 0303 	and.w	r3, r3, #3
 800a916:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a918:	4b85      	ldr	r3, [pc, #532]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a91a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a91c:	091b      	lsrs	r3, r3, #4
 800a91e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a922:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a924:	4b82      	ldr	r3, [pc, #520]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a928:	f003 0301 	and.w	r3, r3, #1
 800a92c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a92e:	4b80      	ldr	r3, [pc, #512]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a930:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a932:	08db      	lsrs	r3, r3, #3
 800a934:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a938:	68fa      	ldr	r2, [r7, #12]
 800a93a:	fb02 f303 	mul.w	r3, r2, r3
 800a93e:	ee07 3a90 	vmov	s15, r3
 800a942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a946:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	f000 80e1 	beq.w	800ab14 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	2b02      	cmp	r3, #2
 800a956:	f000 8083 	beq.w	800aa60 <HAL_RCC_GetSysClockFreq+0x204>
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	f200 80a1 	bhi.w	800aaa4 <HAL_RCC_GetSysClockFreq+0x248>
 800a962:	697b      	ldr	r3, [r7, #20]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d003      	beq.n	800a970 <HAL_RCC_GetSysClockFreq+0x114>
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d056      	beq.n	800aa1c <HAL_RCC_GetSysClockFreq+0x1c0>
 800a96e:	e099      	b.n	800aaa4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a970:	4b6f      	ldr	r3, [pc, #444]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f003 0320 	and.w	r3, r3, #32
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d02d      	beq.n	800a9d8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a97c:	4b6c      	ldr	r3, [pc, #432]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	08db      	lsrs	r3, r3, #3
 800a982:	f003 0303 	and.w	r3, r3, #3
 800a986:	4a6b      	ldr	r2, [pc, #428]	@ (800ab34 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a988:	fa22 f303 	lsr.w	r3, r2, r3
 800a98c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	ee07 3a90 	vmov	s15, r3
 800a994:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	ee07 3a90 	vmov	s15, r3
 800a99e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9a6:	4b62      	ldr	r3, [pc, #392]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9ae:	ee07 3a90 	vmov	s15, r3
 800a9b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9b6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a9ba:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800ab40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a9be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a9c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a9c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a9ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9d2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a9d6:	e087      	b.n	800aae8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	ee07 3a90 	vmov	s15, r3
 800a9de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a9e2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800ab44 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a9e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a9ea:	4b51      	ldr	r3, [pc, #324]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a9ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a9f2:	ee07 3a90 	vmov	s15, r3
 800a9f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a9fa:	ed97 6a02 	vldr	s12, [r7, #8]
 800a9fe:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800ab40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aa02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa16:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aa1a:	e065      	b.n	800aae8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa1c:	693b      	ldr	r3, [r7, #16]
 800aa1e:	ee07 3a90 	vmov	s15, r3
 800aa22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa26:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800ab48 <HAL_RCC_GetSysClockFreq+0x2ec>
 800aa2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa2e:	4b40      	ldr	r3, [pc, #256]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa36:	ee07 3a90 	vmov	s15, r3
 800aa3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa3e:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa42:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ab40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aa46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa5a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aa5e:	e043      	b.n	800aae8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	ee07 3a90 	vmov	s15, r3
 800aa66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aa6a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800ab4c <HAL_RCC_GetSysClockFreq+0x2f0>
 800aa6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aa72:	4b2f      	ldr	r3, [pc, #188]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aa74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa7a:	ee07 3a90 	vmov	s15, r3
 800aa7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aa82:	ed97 6a02 	vldr	s12, [r7, #8]
 800aa86:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800ab40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aa8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aa8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aa92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aa96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aa9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa9e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aaa2:	e021      	b.n	800aae8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800aaa4:	693b      	ldr	r3, [r7, #16]
 800aaa6:	ee07 3a90 	vmov	s15, r3
 800aaaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aaae:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800ab48 <HAL_RCC_GetSysClockFreq+0x2ec>
 800aab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800aab6:	4b1e      	ldr	r3, [pc, #120]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aabe:	ee07 3a90 	vmov	s15, r3
 800aac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800aac6:	ed97 6a02 	vldr	s12, [r7, #8]
 800aaca:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800ab40 <HAL_RCC_GetSysClockFreq+0x2e4>
 800aace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800aad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800aad6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800aada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800aade:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aae2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800aae6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800aae8:	4b11      	ldr	r3, [pc, #68]	@ (800ab30 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800aaea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaec:	0a5b      	lsrs	r3, r3, #9
 800aaee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aaf2:	3301      	adds	r3, #1
 800aaf4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	ee07 3a90 	vmov	s15, r3
 800aafc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ab00:	edd7 6a07 	vldr	s13, [r7, #28]
 800ab04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ab08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ab0c:	ee17 3a90 	vmov	r3, s15
 800ab10:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800ab12:	e005      	b.n	800ab20 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800ab14:	2300      	movs	r3, #0
 800ab16:	61bb      	str	r3, [r7, #24]
      break;
 800ab18:	e002      	b.n	800ab20 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800ab1a:	4b07      	ldr	r3, [pc, #28]	@ (800ab38 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ab1c:	61bb      	str	r3, [r7, #24]
      break;
 800ab1e:	bf00      	nop
  }

  return sysclockfreq;
 800ab20:	69bb      	ldr	r3, [r7, #24]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3724      	adds	r7, #36	@ 0x24
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	58024400 	.word	0x58024400
 800ab34:	03d09000 	.word	0x03d09000
 800ab38:	003d0900 	.word	0x003d0900
 800ab3c:	017d7840 	.word	0x017d7840
 800ab40:	46000000 	.word	0x46000000
 800ab44:	4c742400 	.word	0x4c742400
 800ab48:	4a742400 	.word	0x4a742400
 800ab4c:	4bbebc20 	.word	0x4bbebc20

0800ab50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b082      	sub	sp, #8
 800ab54:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800ab56:	f7ff fe81 	bl	800a85c <HAL_RCC_GetSysClockFreq>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	4b10      	ldr	r3, [pc, #64]	@ (800aba0 <HAL_RCC_GetHCLKFreq+0x50>)
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	0a1b      	lsrs	r3, r3, #8
 800ab62:	f003 030f 	and.w	r3, r3, #15
 800ab66:	490f      	ldr	r1, [pc, #60]	@ (800aba4 <HAL_RCC_GetHCLKFreq+0x54>)
 800ab68:	5ccb      	ldrb	r3, [r1, r3]
 800ab6a:	f003 031f 	and.w	r3, r3, #31
 800ab6e:	fa22 f303 	lsr.w	r3, r2, r3
 800ab72:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ab74:	4b0a      	ldr	r3, [pc, #40]	@ (800aba0 <HAL_RCC_GetHCLKFreq+0x50>)
 800ab76:	699b      	ldr	r3, [r3, #24]
 800ab78:	f003 030f 	and.w	r3, r3, #15
 800ab7c:	4a09      	ldr	r2, [pc, #36]	@ (800aba4 <HAL_RCC_GetHCLKFreq+0x54>)
 800ab7e:	5cd3      	ldrb	r3, [r2, r3]
 800ab80:	f003 031f 	and.w	r3, r3, #31
 800ab84:	687a      	ldr	r2, [r7, #4]
 800ab86:	fa22 f303 	lsr.w	r3, r2, r3
 800ab8a:	4a07      	ldr	r2, [pc, #28]	@ (800aba8 <HAL_RCC_GetHCLKFreq+0x58>)
 800ab8c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800ab8e:	4a07      	ldr	r2, [pc, #28]	@ (800abac <HAL_RCC_GetHCLKFreq+0x5c>)
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800ab94:	4b04      	ldr	r3, [pc, #16]	@ (800aba8 <HAL_RCC_GetHCLKFreq+0x58>)
 800ab96:	681b      	ldr	r3, [r3, #0]
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3708      	adds	r7, #8
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}
 800aba0:	58024400 	.word	0x58024400
 800aba4:	08016230 	.word	0x08016230
 800aba8:	2400006c 	.word	0x2400006c
 800abac:	24000068 	.word	0x24000068

0800abb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800abb4:	f7ff ffcc 	bl	800ab50 <HAL_RCC_GetHCLKFreq>
 800abb8:	4602      	mov	r2, r0
 800abba:	4b06      	ldr	r3, [pc, #24]	@ (800abd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800abbc:	69db      	ldr	r3, [r3, #28]
 800abbe:	091b      	lsrs	r3, r3, #4
 800abc0:	f003 0307 	and.w	r3, r3, #7
 800abc4:	4904      	ldr	r1, [pc, #16]	@ (800abd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800abc6:	5ccb      	ldrb	r3, [r1, r3]
 800abc8:	f003 031f 	and.w	r3, r3, #31
 800abcc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800abd0:	4618      	mov	r0, r3
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	58024400 	.word	0x58024400
 800abd8:	08016230 	.word	0x08016230

0800abdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800abe0:	f7ff ffb6 	bl	800ab50 <HAL_RCC_GetHCLKFreq>
 800abe4:	4602      	mov	r2, r0
 800abe6:	4b06      	ldr	r3, [pc, #24]	@ (800ac00 <HAL_RCC_GetPCLK2Freq+0x24>)
 800abe8:	69db      	ldr	r3, [r3, #28]
 800abea:	0a1b      	lsrs	r3, r3, #8
 800abec:	f003 0307 	and.w	r3, r3, #7
 800abf0:	4904      	ldr	r1, [pc, #16]	@ (800ac04 <HAL_RCC_GetPCLK2Freq+0x28>)
 800abf2:	5ccb      	ldrb	r3, [r1, r3]
 800abf4:	f003 031f 	and.w	r3, r3, #31
 800abf8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800abfc:	4618      	mov	r0, r3
 800abfe:	bd80      	pop	{r7, pc}
 800ac00:	58024400 	.word	0x58024400
 800ac04:	08016230 	.word	0x08016230

0800ac08 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800ac08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac0c:	b0ca      	sub	sp, #296	@ 0x128
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800ac14:	2300      	movs	r3, #0
 800ac16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800ac1a:	2300      	movs	r3, #0
 800ac1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ac20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac28:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800ac2c:	2500      	movs	r5, #0
 800ac2e:	ea54 0305 	orrs.w	r3, r4, r5
 800ac32:	d049      	beq.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800ac34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ac3a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ac3e:	d02f      	beq.n	800aca0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800ac40:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ac44:	d828      	bhi.n	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ac46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac4a:	d01a      	beq.n	800ac82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800ac4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ac50:	d822      	bhi.n	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d003      	beq.n	800ac5e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800ac56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ac5a:	d007      	beq.n	800ac6c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800ac5c:	e01c      	b.n	800ac98 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac5e:	4bb8      	ldr	r3, [pc, #736]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac62:	4ab7      	ldr	r2, [pc, #732]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ac64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ac68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ac6a:	e01a      	b.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ac6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac70:	3308      	adds	r3, #8
 800ac72:	2102      	movs	r1, #2
 800ac74:	4618      	mov	r0, r3
 800ac76:	f002 fb61 	bl	800d33c <RCCEx_PLL2_Config>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ac80:	e00f      	b.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ac82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ac86:	3328      	adds	r3, #40	@ 0x28
 800ac88:	2102      	movs	r1, #2
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f002 fc08 	bl	800d4a0 <RCCEx_PLL3_Config>
 800ac90:	4603      	mov	r3, r0
 800ac92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800ac96:	e004      	b.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac98:	2301      	movs	r3, #1
 800ac9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ac9e:	e000      	b.n	800aca2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800aca0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aca2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d10a      	bne.n	800acc0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800acaa:	4ba5      	ldr	r3, [pc, #660]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800acac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800acb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800acb6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800acb8:	4aa1      	ldr	r2, [pc, #644]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800acba:	430b      	orrs	r3, r1
 800acbc:	6513      	str	r3, [r2, #80]	@ 0x50
 800acbe:	e003      	b.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800acc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800acc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800accc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acd0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800acd4:	f04f 0900 	mov.w	r9, #0
 800acd8:	ea58 0309 	orrs.w	r3, r8, r9
 800acdc:	d047      	beq.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800acde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ace2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ace4:	2b04      	cmp	r3, #4
 800ace6:	d82a      	bhi.n	800ad3e <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ace8:	a201      	add	r2, pc, #4	@ (adr r2, 800acf0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800acea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acee:	bf00      	nop
 800acf0:	0800ad05 	.word	0x0800ad05
 800acf4:	0800ad13 	.word	0x0800ad13
 800acf8:	0800ad29 	.word	0x0800ad29
 800acfc:	0800ad47 	.word	0x0800ad47
 800ad00:	0800ad47 	.word	0x0800ad47
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad04:	4b8e      	ldr	r3, [pc, #568]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad08:	4a8d      	ldr	r2, [pc, #564]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad10:	e01a      	b.n	800ad48 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ad12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad16:	3308      	adds	r3, #8
 800ad18:	2100      	movs	r1, #0
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	f002 fb0e 	bl	800d33c <RCCEx_PLL2_Config>
 800ad20:	4603      	mov	r3, r0
 800ad22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad26:	e00f      	b.n	800ad48 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ad28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad2c:	3328      	adds	r3, #40	@ 0x28
 800ad2e:	2100      	movs	r1, #0
 800ad30:	4618      	mov	r0, r3
 800ad32:	f002 fbb5 	bl	800d4a0 <RCCEx_PLL3_Config>
 800ad36:	4603      	mov	r3, r0
 800ad38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ad3c:	e004      	b.n	800ad48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad3e:	2301      	movs	r3, #1
 800ad40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ad44:	e000      	b.n	800ad48 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800ad46:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d10a      	bne.n	800ad66 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ad50:	4b7b      	ldr	r3, [pc, #492]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad54:	f023 0107 	bic.w	r1, r3, #7
 800ad58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad5e:	4a78      	ldr	r2, [pc, #480]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ad60:	430b      	orrs	r3, r1
 800ad62:	6513      	str	r3, [r2, #80]	@ 0x50
 800ad64:	e003      	b.n	800ad6e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ad6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800ad6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad76:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800ad7a:	f04f 0b00 	mov.w	fp, #0
 800ad7e:	ea5a 030b 	orrs.w	r3, sl, fp
 800ad82:	d04c      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800ad84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ad88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ad8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad8e:	d030      	beq.n	800adf2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800ad90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad94:	d829      	bhi.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ad96:	2bc0      	cmp	r3, #192	@ 0xc0
 800ad98:	d02d      	beq.n	800adf6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800ad9a:	2bc0      	cmp	r3, #192	@ 0xc0
 800ad9c:	d825      	bhi.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ad9e:	2b80      	cmp	r3, #128	@ 0x80
 800ada0:	d018      	beq.n	800add4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800ada2:	2b80      	cmp	r3, #128	@ 0x80
 800ada4:	d821      	bhi.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d002      	beq.n	800adb0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800adaa:	2b40      	cmp	r3, #64	@ 0x40
 800adac:	d007      	beq.n	800adbe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800adae:	e01c      	b.n	800adea <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800adb0:	4b63      	ldr	r3, [pc, #396]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800adb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adb4:	4a62      	ldr	r2, [pc, #392]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800adb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800adba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800adbc:	e01c      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800adbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800adc2:	3308      	adds	r3, #8
 800adc4:	2100      	movs	r1, #0
 800adc6:	4618      	mov	r0, r3
 800adc8:	f002 fab8 	bl	800d33c <RCCEx_PLL2_Config>
 800adcc:	4603      	mov	r3, r0
 800adce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800add2:	e011      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800add4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800add8:	3328      	adds	r3, #40	@ 0x28
 800adda:	2100      	movs	r1, #0
 800addc:	4618      	mov	r0, r3
 800adde:	f002 fb5f 	bl	800d4a0 <RCCEx_PLL3_Config>
 800ade2:	4603      	mov	r3, r0
 800ade4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800ade8:	e006      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800adea:	2301      	movs	r3, #1
 800adec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800adf0:	e002      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800adf2:	bf00      	nop
 800adf4:	e000      	b.n	800adf8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800adf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d10a      	bne.n	800ae16 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800ae00:	4b4f      	ldr	r3, [pc, #316]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae04:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800ae08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ae0e:	4a4c      	ldr	r2, [pc, #304]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae10:	430b      	orrs	r3, r1
 800ae12:	6513      	str	r3, [r2, #80]	@ 0x50
 800ae14:	e003      	b.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ae1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800ae1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae26:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800ae2a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800ae2e:	2300      	movs	r3, #0
 800ae30:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800ae34:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800ae38:	460b      	mov	r3, r1
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	d053      	beq.n	800aee6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800ae3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae42:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ae46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae4a:	d035      	beq.n	800aeb8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800ae4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae50:	d82e      	bhi.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ae52:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ae56:	d031      	beq.n	800aebc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800ae58:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ae5c:	d828      	bhi.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ae5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae62:	d01a      	beq.n	800ae9a <HAL_RCCEx_PeriphCLKConfig+0x292>
 800ae64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae68:	d822      	bhi.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d003      	beq.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800ae6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae72:	d007      	beq.n	800ae84 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800ae74:	e01c      	b.n	800aeb0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae76:	4b32      	ldr	r3, [pc, #200]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae7a:	4a31      	ldr	r2, [pc, #196]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ae7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ae82:	e01c      	b.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ae84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae88:	3308      	adds	r3, #8
 800ae8a:	2100      	movs	r1, #0
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	f002 fa55 	bl	800d33c <RCCEx_PLL2_Config>
 800ae92:	4603      	mov	r3, r0
 800ae94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ae98:	e011      	b.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ae9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ae9e:	3328      	adds	r3, #40	@ 0x28
 800aea0:	2100      	movs	r1, #0
 800aea2:	4618      	mov	r0, r3
 800aea4:	f002 fafc 	bl	800d4a0 <RCCEx_PLL3_Config>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aeae:	e006      	b.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800aeb6:	e002      	b.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800aeb8:	bf00      	nop
 800aeba:	e000      	b.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800aebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d10b      	bne.n	800aede <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800aec6:	4b1e      	ldr	r3, [pc, #120]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aeca:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800aece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aed2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800aed6:	4a1a      	ldr	r2, [pc, #104]	@ (800af40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800aed8:	430b      	orrs	r3, r1
 800aeda:	6593      	str	r3, [r2, #88]	@ 0x58
 800aedc:	e003      	b.n	800aee6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800aee2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800aee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800aeea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeee:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800aef2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800aef6:	2300      	movs	r3, #0
 800aef8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800aefc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800af00:	460b      	mov	r3, r1
 800af02:	4313      	orrs	r3, r2
 800af04:	d056      	beq.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800af06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800af0e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800af12:	d038      	beq.n	800af86 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800af14:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800af18:	d831      	bhi.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af1a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800af1e:	d034      	beq.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0x382>
 800af20:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800af24:	d82b      	bhi.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af26:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af2a:	d01d      	beq.n	800af68 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800af2c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af30:	d825      	bhi.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af32:	2b00      	cmp	r3, #0
 800af34:	d006      	beq.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800af36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800af3a:	d00a      	beq.n	800af52 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800af3c:	e01f      	b.n	800af7e <HAL_RCCEx_PeriphCLKConfig+0x376>
 800af3e:	bf00      	nop
 800af40:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af44:	4ba2      	ldr	r3, [pc, #648]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af48:	4aa1      	ldr	r2, [pc, #644]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800af4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af50:	e01c      	b.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af56:	3308      	adds	r3, #8
 800af58:	2100      	movs	r1, #0
 800af5a:	4618      	mov	r0, r3
 800af5c:	f002 f9ee 	bl	800d33c <RCCEx_PLL2_Config>
 800af60:	4603      	mov	r3, r0
 800af62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800af66:	e011      	b.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800af68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800af6c:	3328      	adds	r3, #40	@ 0x28
 800af6e:	2100      	movs	r1, #0
 800af70:	4618      	mov	r0, r3
 800af72:	f002 fa95 	bl	800d4a0 <RCCEx_PLL3_Config>
 800af76:	4603      	mov	r3, r0
 800af78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800af7c:	e006      	b.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800af7e:	2301      	movs	r3, #1
 800af80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800af84:	e002      	b.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800af86:	bf00      	nop
 800af88:	e000      	b.n	800af8c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800af8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800af90:	2b00      	cmp	r3, #0
 800af92:	d10b      	bne.n	800afac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800af94:	4b8e      	ldr	r3, [pc, #568]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800af96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af98:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800af9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afa0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800afa4:	4a8a      	ldr	r2, [pc, #552]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800afa6:	430b      	orrs	r3, r1
 800afa8:	6593      	str	r3, [r2, #88]	@ 0x58
 800afaa:	e003      	b.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800afb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800afb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afbc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800afc0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800afc4:	2300      	movs	r3, #0
 800afc6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800afca:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800afce:	460b      	mov	r3, r1
 800afd0:	4313      	orrs	r3, r2
 800afd2:	d03a      	beq.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800afd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800afd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800afda:	2b30      	cmp	r3, #48	@ 0x30
 800afdc:	d01f      	beq.n	800b01e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800afde:	2b30      	cmp	r3, #48	@ 0x30
 800afe0:	d819      	bhi.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800afe2:	2b20      	cmp	r3, #32
 800afe4:	d00c      	beq.n	800b000 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800afe6:	2b20      	cmp	r3, #32
 800afe8:	d815      	bhi.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800afea:	2b00      	cmp	r3, #0
 800afec:	d019      	beq.n	800b022 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800afee:	2b10      	cmp	r3, #16
 800aff0:	d111      	bne.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aff2:	4b77      	ldr	r3, [pc, #476]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aff6:	4a76      	ldr	r2, [pc, #472]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800aff8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800affc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800affe:	e011      	b.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b004:	3308      	adds	r3, #8
 800b006:	2102      	movs	r1, #2
 800b008:	4618      	mov	r0, r3
 800b00a:	f002 f997 	bl	800d33c <RCCEx_PLL2_Config>
 800b00e:	4603      	mov	r3, r0
 800b010:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800b014:	e006      	b.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b016:	2301      	movs	r3, #1
 800b018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b01c:	e002      	b.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b01e:	bf00      	nop
 800b020:	e000      	b.n	800b024 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800b022:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b024:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d10a      	bne.n	800b042 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b02c:	4b68      	ldr	r3, [pc, #416]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b02e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b030:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800b034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b03a:	4a65      	ldr	r2, [pc, #404]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b03c:	430b      	orrs	r3, r1
 800b03e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b040:	e003      	b.n	800b04a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b046:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b04a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b052:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800b056:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800b05a:	2300      	movs	r3, #0
 800b05c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800b060:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800b064:	460b      	mov	r3, r1
 800b066:	4313      	orrs	r3, r2
 800b068:	d051      	beq.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800b06a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b06e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b070:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b074:	d035      	beq.n	800b0e2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800b076:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b07a:	d82e      	bhi.n	800b0da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b07c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b080:	d031      	beq.n	800b0e6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800b082:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b086:	d828      	bhi.n	800b0da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b088:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b08c:	d01a      	beq.n	800b0c4 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800b08e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b092:	d822      	bhi.n	800b0da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800b094:	2b00      	cmp	r3, #0
 800b096:	d003      	beq.n	800b0a0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800b098:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b09c:	d007      	beq.n	800b0ae <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800b09e:	e01c      	b.n	800b0da <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b0a0:	4b4b      	ldr	r3, [pc, #300]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b0a4:	4a4a      	ldr	r2, [pc, #296]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b0aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b0ac:	e01c      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0b2:	3308      	adds	r3, #8
 800b0b4:	2100      	movs	r1, #0
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f002 f940 	bl	800d33c <RCCEx_PLL2_Config>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b0c2:	e011      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b0c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0c8:	3328      	adds	r3, #40	@ 0x28
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f002 f9e7 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800b0d8:	e006      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b0da:	2301      	movs	r3, #1
 800b0dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b0e0:	e002      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b0e2:	bf00      	nop
 800b0e4:	e000      	b.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800b0e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d10a      	bne.n	800b106 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b0f0:	4b37      	ldr	r3, [pc, #220]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b0f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b0f4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800b0f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b0fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0fe:	4a34      	ldr	r2, [pc, #208]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b100:	430b      	orrs	r3, r1
 800b102:	6513      	str	r3, [r2, #80]	@ 0x50
 800b104:	e003      	b.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b10a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b10e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b116:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800b11a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b11e:	2300      	movs	r3, #0
 800b120:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800b124:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800b128:	460b      	mov	r3, r1
 800b12a:	4313      	orrs	r3, r2
 800b12c:	d056      	beq.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800b12e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b132:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b134:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b138:	d033      	beq.n	800b1a2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800b13a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b13e:	d82c      	bhi.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b140:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b144:	d02f      	beq.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800b146:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b14a:	d826      	bhi.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b14c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b150:	d02b      	beq.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800b152:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b156:	d820      	bhi.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b158:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b15c:	d012      	beq.n	800b184 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800b15e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b162:	d81a      	bhi.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0x592>
 800b164:	2b00      	cmp	r3, #0
 800b166:	d022      	beq.n	800b1ae <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800b168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b16c:	d115      	bne.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b16e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b172:	3308      	adds	r3, #8
 800b174:	2101      	movs	r1, #1
 800b176:	4618      	mov	r0, r3
 800b178:	f002 f8e0 	bl	800d33c <RCCEx_PLL2_Config>
 800b17c:	4603      	mov	r3, r0
 800b17e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b182:	e015      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b188:	3328      	adds	r3, #40	@ 0x28
 800b18a:	2101      	movs	r1, #1
 800b18c:	4618      	mov	r0, r3
 800b18e:	f002 f987 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b192:	4603      	mov	r3, r0
 800b194:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800b198:	e00a      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b19a:	2301      	movs	r3, #1
 800b19c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b1a0:	e006      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1a2:	bf00      	nop
 800b1a4:	e004      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1a6:	bf00      	nop
 800b1a8:	e002      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1aa:	bf00      	nop
 800b1ac:	e000      	b.n	800b1b0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800b1ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d10d      	bne.n	800b1d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b1b8:	4b05      	ldr	r3, [pc, #20]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1bc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800b1c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b1c6:	4a02      	ldr	r2, [pc, #8]	@ (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b1c8:	430b      	orrs	r3, r1
 800b1ca:	6513      	str	r3, [r2, #80]	@ 0x50
 800b1cc:	e006      	b.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800b1ce:	bf00      	nop
 800b1d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b1d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b1dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800b1e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b1f2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800b1f6:	460b      	mov	r3, r1
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	d055      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800b1fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b200:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b204:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b208:	d033      	beq.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800b20a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b20e:	d82c      	bhi.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b210:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b214:	d02f      	beq.n	800b276 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800b216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b21a:	d826      	bhi.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b21c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b220:	d02b      	beq.n	800b27a <HAL_RCCEx_PeriphCLKConfig+0x672>
 800b222:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b226:	d820      	bhi.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b228:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b22c:	d012      	beq.n	800b254 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800b22e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b232:	d81a      	bhi.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x662>
 800b234:	2b00      	cmp	r3, #0
 800b236:	d022      	beq.n	800b27e <HAL_RCCEx_PeriphCLKConfig+0x676>
 800b238:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b23c:	d115      	bne.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b23e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b242:	3308      	adds	r3, #8
 800b244:	2101      	movs	r1, #1
 800b246:	4618      	mov	r0, r3
 800b248:	f002 f878 	bl	800d33c <RCCEx_PLL2_Config>
 800b24c:	4603      	mov	r3, r0
 800b24e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b252:	e015      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b258:	3328      	adds	r3, #40	@ 0x28
 800b25a:	2101      	movs	r1, #1
 800b25c:	4618      	mov	r0, r3
 800b25e:	f002 f91f 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b262:	4603      	mov	r3, r0
 800b264:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800b268:	e00a      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b270:	e006      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b272:	bf00      	nop
 800b274:	e004      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b276:	bf00      	nop
 800b278:	e002      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b27a:	bf00      	nop
 800b27c:	e000      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800b27e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b280:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b284:	2b00      	cmp	r3, #0
 800b286:	d10b      	bne.n	800b2a0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b288:	4ba3      	ldr	r3, [pc, #652]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b28a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b28c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b294:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800b298:	4a9f      	ldr	r2, [pc, #636]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b29a:	430b      	orrs	r3, r1
 800b29c:	6593      	str	r3, [r2, #88]	@ 0x58
 800b29e:	e003      	b.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b2a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b2a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800b2b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800b2be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	4313      	orrs	r3, r2
 800b2c6:	d037      	beq.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800b2c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b2ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2d2:	d00e      	beq.n	800b2f2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800b2d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b2d8:	d816      	bhi.n	800b308 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d018      	beq.n	800b310 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800b2de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b2e2:	d111      	bne.n	800b308 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2e4:	4b8c      	ldr	r3, [pc, #560]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b2e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2e8:	4a8b      	ldr	r2, [pc, #556]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b2ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b2f0:	e00f      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b2f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b2f6:	3308      	adds	r3, #8
 800b2f8:	2101      	movs	r1, #1
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	f002 f81e 	bl	800d33c <RCCEx_PLL2_Config>
 800b300:	4603      	mov	r3, r0
 800b302:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800b306:	e004      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b308:	2301      	movs	r3, #1
 800b30a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b30e:	e000      	b.n	800b312 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800b310:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b316:	2b00      	cmp	r3, #0
 800b318:	d10a      	bne.n	800b330 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800b31a:	4b7f      	ldr	r3, [pc, #508]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b31c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b31e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b326:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b328:	4a7b      	ldr	r2, [pc, #492]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b32a:	430b      	orrs	r3, r1
 800b32c:	6513      	str	r3, [r2, #80]	@ 0x50
 800b32e:	e003      	b.n	800b338 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b330:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b334:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b33c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b340:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800b344:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b348:	2300      	movs	r3, #0
 800b34a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800b34e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800b352:	460b      	mov	r3, r1
 800b354:	4313      	orrs	r3, r2
 800b356:	d039      	beq.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800b358:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b35c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b35e:	2b03      	cmp	r3, #3
 800b360:	d81c      	bhi.n	800b39c <HAL_RCCEx_PeriphCLKConfig+0x794>
 800b362:	a201      	add	r2, pc, #4	@ (adr r2, 800b368 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800b364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b368:	0800b3a5 	.word	0x0800b3a5
 800b36c:	0800b379 	.word	0x0800b379
 800b370:	0800b387 	.word	0x0800b387
 800b374:	0800b3a5 	.word	0x0800b3a5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b378:	4b67      	ldr	r3, [pc, #412]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b37a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37c:	4a66      	ldr	r2, [pc, #408]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b37e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b382:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b384:	e00f      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b38a:	3308      	adds	r3, #8
 800b38c:	2102      	movs	r1, #2
 800b38e:	4618      	mov	r0, r3
 800b390:	f001 ffd4 	bl	800d33c <RCCEx_PLL2_Config>
 800b394:	4603      	mov	r3, r0
 800b396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800b39a:	e004      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800b39c:	2301      	movs	r3, #1
 800b39e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b3a2:	e000      	b.n	800b3a6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800b3a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10a      	bne.n	800b3c4 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800b3ae:	4b5a      	ldr	r3, [pc, #360]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b3b2:	f023 0103 	bic.w	r1, r3, #3
 800b3b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b3bc:	4a56      	ldr	r2, [pc, #344]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b3be:	430b      	orrs	r3, r1
 800b3c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b3c2:	e003      	b.n	800b3cc <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b3c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b3cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800b3d8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b3e2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800b3e6:	460b      	mov	r3, r1
 800b3e8:	4313      	orrs	r3, r2
 800b3ea:	f000 809f 	beq.w	800b52c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b3ee:	4b4b      	ldr	r3, [pc, #300]	@ (800b51c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	4a4a      	ldr	r2, [pc, #296]	@ (800b51c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b3f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b3f8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b3fa:	f7fa fed9 	bl	80061b0 <HAL_GetTick>
 800b3fe:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b402:	e00b      	b.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b404:	f7fa fed4 	bl	80061b0 <HAL_GetTick>
 800b408:	4602      	mov	r2, r0
 800b40a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b40e:	1ad3      	subs	r3, r2, r3
 800b410:	2b64      	cmp	r3, #100	@ 0x64
 800b412:	d903      	bls.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800b414:	2303      	movs	r3, #3
 800b416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b41a:	e005      	b.n	800b428 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b41c:	4b3f      	ldr	r3, [pc, #252]	@ (800b51c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b424:	2b00      	cmp	r3, #0
 800b426:	d0ed      	beq.n	800b404 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800b428:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d179      	bne.n	800b524 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b430:	4b39      	ldr	r3, [pc, #228]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b432:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b438:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b43c:	4053      	eors	r3, r2
 800b43e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b442:	2b00      	cmp	r3, #0
 800b444:	d015      	beq.n	800b472 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b446:	4b34      	ldr	r3, [pc, #208]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b44a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b44e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b452:	4b31      	ldr	r3, [pc, #196]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b456:	4a30      	ldr	r2, [pc, #192]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b45c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b45e:	4b2e      	ldr	r3, [pc, #184]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b462:	4a2d      	ldr	r2, [pc, #180]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b468:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b46a:	4a2b      	ldr	r2, [pc, #172]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b46c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800b470:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b476:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b47a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b47e:	d118      	bne.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b480:	f7fa fe96 	bl	80061b0 <HAL_GetTick>
 800b484:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b488:	e00d      	b.n	800b4a6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b48a:	f7fa fe91 	bl	80061b0 <HAL_GetTick>
 800b48e:	4602      	mov	r2, r0
 800b490:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800b494:	1ad2      	subs	r2, r2, r3
 800b496:	f241 3388 	movw	r3, #5000	@ 0x1388
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d903      	bls.n	800b4a6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800b49e:	2303      	movs	r3, #3
 800b4a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800b4a4:	e005      	b.n	800b4b2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b4a6:	4b1c      	ldr	r3, [pc, #112]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b4aa:	f003 0302 	and.w	r3, r3, #2
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d0eb      	beq.n	800b48a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800b4b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d129      	bne.n	800b50e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b4ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4be:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b4c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b4c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b4ca:	d10e      	bne.n	800b4ea <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800b4cc:	4b12      	ldr	r3, [pc, #72]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4ce:	691b      	ldr	r3, [r3, #16]
 800b4d0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800b4d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b4dc:	091a      	lsrs	r2, r3, #4
 800b4de:	4b10      	ldr	r3, [pc, #64]	@ (800b520 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800b4e0:	4013      	ands	r3, r2
 800b4e2:	4a0d      	ldr	r2, [pc, #52]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4e4:	430b      	orrs	r3, r1
 800b4e6:	6113      	str	r3, [r2, #16]
 800b4e8:	e005      	b.n	800b4f6 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800b4ea:	4b0b      	ldr	r3, [pc, #44]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4ec:	691b      	ldr	r3, [r3, #16]
 800b4ee:	4a0a      	ldr	r2, [pc, #40]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b4f4:	6113      	str	r3, [r2, #16]
 800b4f6:	4b08      	ldr	r3, [pc, #32]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b4f8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800b4fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b4fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b502:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b506:	4a04      	ldr	r2, [pc, #16]	@ (800b518 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800b508:	430b      	orrs	r3, r1
 800b50a:	6713      	str	r3, [r2, #112]	@ 0x70
 800b50c:	e00e      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b50e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b512:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800b516:	e009      	b.n	800b52c <HAL_RCCEx_PeriphCLKConfig+0x924>
 800b518:	58024400 	.word	0x58024400
 800b51c:	58024800 	.word	0x58024800
 800b520:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b524:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b528:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b52c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b534:	f002 0301 	and.w	r3, r2, #1
 800b538:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b53c:	2300      	movs	r3, #0
 800b53e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b542:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b546:	460b      	mov	r3, r1
 800b548:	4313      	orrs	r3, r2
 800b54a:	f000 8089 	beq.w	800b660 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b54e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b552:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b554:	2b28      	cmp	r3, #40	@ 0x28
 800b556:	d86b      	bhi.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800b558:	a201      	add	r2, pc, #4	@ (adr r2, 800b560 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800b55a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b55e:	bf00      	nop
 800b560:	0800b639 	.word	0x0800b639
 800b564:	0800b631 	.word	0x0800b631
 800b568:	0800b631 	.word	0x0800b631
 800b56c:	0800b631 	.word	0x0800b631
 800b570:	0800b631 	.word	0x0800b631
 800b574:	0800b631 	.word	0x0800b631
 800b578:	0800b631 	.word	0x0800b631
 800b57c:	0800b631 	.word	0x0800b631
 800b580:	0800b605 	.word	0x0800b605
 800b584:	0800b631 	.word	0x0800b631
 800b588:	0800b631 	.word	0x0800b631
 800b58c:	0800b631 	.word	0x0800b631
 800b590:	0800b631 	.word	0x0800b631
 800b594:	0800b631 	.word	0x0800b631
 800b598:	0800b631 	.word	0x0800b631
 800b59c:	0800b631 	.word	0x0800b631
 800b5a0:	0800b61b 	.word	0x0800b61b
 800b5a4:	0800b631 	.word	0x0800b631
 800b5a8:	0800b631 	.word	0x0800b631
 800b5ac:	0800b631 	.word	0x0800b631
 800b5b0:	0800b631 	.word	0x0800b631
 800b5b4:	0800b631 	.word	0x0800b631
 800b5b8:	0800b631 	.word	0x0800b631
 800b5bc:	0800b631 	.word	0x0800b631
 800b5c0:	0800b639 	.word	0x0800b639
 800b5c4:	0800b631 	.word	0x0800b631
 800b5c8:	0800b631 	.word	0x0800b631
 800b5cc:	0800b631 	.word	0x0800b631
 800b5d0:	0800b631 	.word	0x0800b631
 800b5d4:	0800b631 	.word	0x0800b631
 800b5d8:	0800b631 	.word	0x0800b631
 800b5dc:	0800b631 	.word	0x0800b631
 800b5e0:	0800b639 	.word	0x0800b639
 800b5e4:	0800b631 	.word	0x0800b631
 800b5e8:	0800b631 	.word	0x0800b631
 800b5ec:	0800b631 	.word	0x0800b631
 800b5f0:	0800b631 	.word	0x0800b631
 800b5f4:	0800b631 	.word	0x0800b631
 800b5f8:	0800b631 	.word	0x0800b631
 800b5fc:	0800b631 	.word	0x0800b631
 800b600:	0800b639 	.word	0x0800b639
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b604:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b608:	3308      	adds	r3, #8
 800b60a:	2101      	movs	r1, #1
 800b60c:	4618      	mov	r0, r3
 800b60e:	f001 fe95 	bl	800d33c <RCCEx_PLL2_Config>
 800b612:	4603      	mov	r3, r0
 800b614:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b618:	e00f      	b.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b61a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b61e:	3328      	adds	r3, #40	@ 0x28
 800b620:	2101      	movs	r1, #1
 800b622:	4618      	mov	r0, r3
 800b624:	f001 ff3c 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b628:	4603      	mov	r3, r0
 800b62a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b62e:	e004      	b.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b630:	2301      	movs	r3, #1
 800b632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b636:	e000      	b.n	800b63a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800b638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b63a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d10a      	bne.n	800b658 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b642:	4bbf      	ldr	r3, [pc, #764]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b646:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800b64a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b64e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b650:	4abb      	ldr	r2, [pc, #748]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b652:	430b      	orrs	r3, r1
 800b654:	6553      	str	r3, [r2, #84]	@ 0x54
 800b656:	e003      	b.n	800b660 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b658:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b65c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b668:	f002 0302 	and.w	r3, r2, #2
 800b66c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b670:	2300      	movs	r3, #0
 800b672:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800b676:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800b67a:	460b      	mov	r3, r1
 800b67c:	4313      	orrs	r3, r2
 800b67e:	d041      	beq.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b684:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b686:	2b05      	cmp	r3, #5
 800b688:	d824      	bhi.n	800b6d4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800b68a:	a201      	add	r2, pc, #4	@ (adr r2, 800b690 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800b68c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b690:	0800b6dd 	.word	0x0800b6dd
 800b694:	0800b6a9 	.word	0x0800b6a9
 800b698:	0800b6bf 	.word	0x0800b6bf
 800b69c:	0800b6dd 	.word	0x0800b6dd
 800b6a0:	0800b6dd 	.word	0x0800b6dd
 800b6a4:	0800b6dd 	.word	0x0800b6dd
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b6a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6ac:	3308      	adds	r3, #8
 800b6ae:	2101      	movs	r1, #1
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f001 fe43 	bl	800d33c <RCCEx_PLL2_Config>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b6bc:	e00f      	b.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b6be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6c2:	3328      	adds	r3, #40	@ 0x28
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	4618      	mov	r0, r3
 800b6c8:	f001 feea 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b6d2:	e004      	b.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6da:	e000      	b.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800b6dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d10a      	bne.n	800b6fc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b6e6:	4b96      	ldr	r3, [pc, #600]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6ea:	f023 0107 	bic.w	r1, r3, #7
 800b6ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b6f4:	4a92      	ldr	r2, [pc, #584]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b6f6:	430b      	orrs	r3, r1
 800b6f8:	6553      	str	r3, [r2, #84]	@ 0x54
 800b6fa:	e003      	b.n	800b704 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b700:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70c:	f002 0304 	and.w	r3, r2, #4
 800b710:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b714:	2300      	movs	r3, #0
 800b716:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b71a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800b71e:	460b      	mov	r3, r1
 800b720:	4313      	orrs	r3, r2
 800b722:	d044      	beq.n	800b7ae <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b728:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b72c:	2b05      	cmp	r3, #5
 800b72e:	d825      	bhi.n	800b77c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800b730:	a201      	add	r2, pc, #4	@ (adr r2, 800b738 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800b732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b736:	bf00      	nop
 800b738:	0800b785 	.word	0x0800b785
 800b73c:	0800b751 	.word	0x0800b751
 800b740:	0800b767 	.word	0x0800b767
 800b744:	0800b785 	.word	0x0800b785
 800b748:	0800b785 	.word	0x0800b785
 800b74c:	0800b785 	.word	0x0800b785
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b754:	3308      	adds	r3, #8
 800b756:	2101      	movs	r1, #1
 800b758:	4618      	mov	r0, r3
 800b75a:	f001 fdef 	bl	800d33c <RCCEx_PLL2_Config>
 800b75e:	4603      	mov	r3, r0
 800b760:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b764:	e00f      	b.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b76a:	3328      	adds	r3, #40	@ 0x28
 800b76c:	2101      	movs	r1, #1
 800b76e:	4618      	mov	r0, r3
 800b770:	f001 fe96 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b774:	4603      	mov	r3, r0
 800b776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b77a:	e004      	b.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b77c:	2301      	movs	r3, #1
 800b77e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b782:	e000      	b.n	800b786 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800b784:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d10b      	bne.n	800b7a6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b78e:	4b6c      	ldr	r3, [pc, #432]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b792:	f023 0107 	bic.w	r1, r3, #7
 800b796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b79a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b79e:	4a68      	ldr	r2, [pc, #416]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b7a0:	430b      	orrs	r3, r1
 800b7a2:	6593      	str	r3, [r2, #88]	@ 0x58
 800b7a4:	e003      	b.n	800b7ae <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b7ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b6:	f002 0320 	and.w	r3, r2, #32
 800b7ba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b7be:	2300      	movs	r3, #0
 800b7c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b7c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b7c8:	460b      	mov	r3, r1
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	d055      	beq.n	800b87a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b7ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b7d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7da:	d033      	beq.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800b7dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b7e0:	d82c      	bhi.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b7e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7e6:	d02f      	beq.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800b7e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7ec:	d826      	bhi.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b7ee:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b7f2:	d02b      	beq.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800b7f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b7f8:	d820      	bhi.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b7fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b7fe:	d012      	beq.n	800b826 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800b800:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b804:	d81a      	bhi.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800b806:	2b00      	cmp	r3, #0
 800b808:	d022      	beq.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800b80a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b80e:	d115      	bne.n	800b83c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b814:	3308      	adds	r3, #8
 800b816:	2100      	movs	r1, #0
 800b818:	4618      	mov	r0, r3
 800b81a:	f001 fd8f 	bl	800d33c <RCCEx_PLL2_Config>
 800b81e:	4603      	mov	r3, r0
 800b820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b824:	e015      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b826:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b82a:	3328      	adds	r3, #40	@ 0x28
 800b82c:	2102      	movs	r1, #2
 800b82e:	4618      	mov	r0, r3
 800b830:	f001 fe36 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b834:	4603      	mov	r3, r0
 800b836:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b83a:	e00a      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b83c:	2301      	movs	r3, #1
 800b83e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b842:	e006      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b844:	bf00      	nop
 800b846:	e004      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b848:	bf00      	nop
 800b84a:	e002      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b84c:	bf00      	nop
 800b84e:	e000      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800b850:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b856:	2b00      	cmp	r3, #0
 800b858:	d10b      	bne.n	800b872 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b85a:	4b39      	ldr	r3, [pc, #228]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b85c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b85e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800b862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b866:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b86a:	4a35      	ldr	r2, [pc, #212]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b86c:	430b      	orrs	r3, r1
 800b86e:	6553      	str	r3, [r2, #84]	@ 0x54
 800b870:	e003      	b.n	800b87a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b872:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b876:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b87a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b882:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800b886:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b88a:	2300      	movs	r3, #0
 800b88c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b890:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800b894:	460b      	mov	r3, r1
 800b896:	4313      	orrs	r3, r2
 800b898:	d058      	beq.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b89a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b89e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b8a2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b8a6:	d033      	beq.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800b8a8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800b8ac:	d82c      	bhi.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8b2:	d02f      	beq.n	800b914 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800b8b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b8b8:	d826      	bhi.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8ba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b8be:	d02b      	beq.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800b8c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b8c4:	d820      	bhi.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8c6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8ca:	d012      	beq.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800b8cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8d0:	d81a      	bhi.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d022      	beq.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800b8d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b8da:	d115      	bne.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8e0:	3308      	adds	r3, #8
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f001 fd29 	bl	800d33c <RCCEx_PLL2_Config>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b8f0:	e015      	b.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b8f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8f6:	3328      	adds	r3, #40	@ 0x28
 800b8f8:	2102      	movs	r1, #2
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f001 fdd0 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b900:	4603      	mov	r3, r0
 800b902:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b906:	e00a      	b.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b908:	2301      	movs	r3, #1
 800b90a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b90e:	e006      	b.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b910:	bf00      	nop
 800b912:	e004      	b.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b914:	bf00      	nop
 800b916:	e002      	b.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b918:	bf00      	nop
 800b91a:	e000      	b.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800b91c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b91e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b922:	2b00      	cmp	r3, #0
 800b924:	d10e      	bne.n	800b944 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b926:	4b06      	ldr	r3, [pc, #24]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b92a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800b92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b932:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b936:	4a02      	ldr	r2, [pc, #8]	@ (800b940 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800b938:	430b      	orrs	r3, r1
 800b93a:	6593      	str	r3, [r2, #88]	@ 0x58
 800b93c:	e006      	b.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800b93e:	bf00      	nop
 800b940:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b948:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b94c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b950:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b954:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800b958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b95c:	2300      	movs	r3, #0
 800b95e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b962:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800b966:	460b      	mov	r3, r1
 800b968:	4313      	orrs	r3, r2
 800b96a:	d055      	beq.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b96c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b970:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b974:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b978:	d033      	beq.n	800b9e2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800b97a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b97e:	d82c      	bhi.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b980:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b984:	d02f      	beq.n	800b9e6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800b986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b98a:	d826      	bhi.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b98c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b990:	d02b      	beq.n	800b9ea <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800b992:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b996:	d820      	bhi.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b998:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b99c:	d012      	beq.n	800b9c4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800b99e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b9a2:	d81a      	bhi.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d022      	beq.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800b9a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b9ac:	d115      	bne.n	800b9da <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	2100      	movs	r1, #0
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	f001 fcc0 	bl	800d33c <RCCEx_PLL2_Config>
 800b9bc:	4603      	mov	r3, r0
 800b9be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b9c2:	e015      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b9c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9c8:	3328      	adds	r3, #40	@ 0x28
 800b9ca:	2102      	movs	r1, #2
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	f001 fd67 	bl	800d4a0 <RCCEx_PLL3_Config>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b9d8:	e00a      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b9da:	2301      	movs	r3, #1
 800b9dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b9e0:	e006      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b9e2:	bf00      	nop
 800b9e4:	e004      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b9e6:	bf00      	nop
 800b9e8:	e002      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b9ea:	bf00      	nop
 800b9ec:	e000      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800b9ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d10b      	bne.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b9f8:	4ba1      	ldr	r3, [pc, #644]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800b9fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9fc:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ba00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ba08:	4a9d      	ldr	r2, [pc, #628]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ba0a:	430b      	orrs	r3, r1
 800ba0c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ba0e:	e003      	b.n	800ba18 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ba18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba20:	f002 0308 	and.w	r3, r2, #8
 800ba24:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ba28:	2300      	movs	r3, #0
 800ba2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ba2e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ba32:	460b      	mov	r3, r1
 800ba34:	4313      	orrs	r3, r2
 800ba36:	d01e      	beq.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ba38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba44:	d10c      	bne.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ba46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba4a:	3328      	adds	r3, #40	@ 0x28
 800ba4c:	2102      	movs	r1, #2
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f001 fd26 	bl	800d4a0 <RCCEx_PLL3_Config>
 800ba54:	4603      	mov	r3, r0
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d002      	beq.n	800ba60 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ba60:	4b87      	ldr	r3, [pc, #540]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ba62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba64:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ba68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ba70:	4a83      	ldr	r2, [pc, #524]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ba72:	430b      	orrs	r3, r1
 800ba74:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ba76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7e:	f002 0310 	and.w	r3, r2, #16
 800ba82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ba86:	2300      	movs	r3, #0
 800ba88:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ba8c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ba90:	460b      	mov	r3, r1
 800ba92:	4313      	orrs	r3, r2
 800ba94:	d01e      	beq.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ba96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ba9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800baa2:	d10c      	bne.n	800babe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800baa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baa8:	3328      	adds	r3, #40	@ 0x28
 800baaa:	2102      	movs	r1, #2
 800baac:	4618      	mov	r0, r3
 800baae:	f001 fcf7 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d002      	beq.n	800babe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800bab8:	2301      	movs	r3, #1
 800baba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800babe:	4b70      	ldr	r3, [pc, #448]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bac2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800bac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bace:	4a6c      	ldr	r2, [pc, #432]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bad0:	430b      	orrs	r3, r1
 800bad2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bad4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800bae0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bae4:	2300      	movs	r3, #0
 800bae6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800baea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800baee:	460b      	mov	r3, r1
 800baf0:	4313      	orrs	r3, r2
 800baf2:	d03e      	beq.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800baf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baf8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bafc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb00:	d022      	beq.n	800bb48 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800bb02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb06:	d81b      	bhi.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d003      	beq.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800bb0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb10:	d00b      	beq.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800bb12:	e015      	b.n	800bb40 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bb14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb18:	3308      	adds	r3, #8
 800bb1a:	2100      	movs	r1, #0
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f001 fc0d 	bl	800d33c <RCCEx_PLL2_Config>
 800bb22:	4603      	mov	r3, r0
 800bb24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bb28:	e00f      	b.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb2e:	3328      	adds	r3, #40	@ 0x28
 800bb30:	2102      	movs	r1, #2
 800bb32:	4618      	mov	r0, r3
 800bb34:	f001 fcb4 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800bb3e:	e004      	b.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bb40:	2301      	movs	r3, #1
 800bb42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bb46:	e000      	b.n	800bb4a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800bb48:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d10b      	bne.n	800bb6a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bb52:	4b4b      	ldr	r3, [pc, #300]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb56:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800bb5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb62:	4a47      	ldr	r2, [pc, #284]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bb64:	430b      	orrs	r3, r1
 800bb66:	6593      	str	r3, [r2, #88]	@ 0x58
 800bb68:	e003      	b.n	800bb72 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bb72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800bb7e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bb80:	2300      	movs	r3, #0
 800bb82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bb84:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800bb88:	460b      	mov	r3, r1
 800bb8a:	4313      	orrs	r3, r2
 800bb8c:	d03b      	beq.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800bb8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb96:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bb9a:	d01f      	beq.n	800bbdc <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800bb9c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800bba0:	d818      	bhi.n	800bbd4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800bba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bba6:	d003      	beq.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800bba8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bbac:	d007      	beq.n	800bbbe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800bbae:	e011      	b.n	800bbd4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbb0:	4b33      	ldr	r3, [pc, #204]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbb4:	4a32      	ldr	r2, [pc, #200]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bbba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800bbbc:	e00f      	b.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bbbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbc2:	3328      	adds	r3, #40	@ 0x28
 800bbc4:	2101      	movs	r1, #1
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f001 fc6a 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800bbd2:	e004      	b.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbd4:	2301      	movs	r3, #1
 800bbd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bbda:	e000      	b.n	800bbde <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800bbdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bbde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d10b      	bne.n	800bbfe <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bbe6:	4b26      	ldr	r3, [pc, #152]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bbea:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800bbee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbf6:	4a22      	ldr	r2, [pc, #136]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bbf8:	430b      	orrs	r3, r1
 800bbfa:	6553      	str	r3, [r2, #84]	@ 0x54
 800bbfc:	e003      	b.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800bc06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc0e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800bc12:	673b      	str	r3, [r7, #112]	@ 0x70
 800bc14:	2300      	movs	r3, #0
 800bc16:	677b      	str	r3, [r7, #116]	@ 0x74
 800bc18:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800bc1c:	460b      	mov	r3, r1
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	d034      	beq.n	800bc8c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800bc22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d003      	beq.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800bc2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc30:	d007      	beq.n	800bc42 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800bc32:	e011      	b.n	800bc58 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc34:	4b12      	ldr	r3, [pc, #72]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc38:	4a11      	ldr	r2, [pc, #68]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bc3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bc40:	e00e      	b.n	800bc60 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bc42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc46:	3308      	adds	r3, #8
 800bc48:	2102      	movs	r1, #2
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	f001 fb76 	bl	800d33c <RCCEx_PLL2_Config>
 800bc50:	4603      	mov	r3, r0
 800bc52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800bc56:	e003      	b.n	800bc60 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800bc58:	2301      	movs	r3, #1
 800bc5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bc5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d10d      	bne.n	800bc84 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800bc68:	4b05      	ldr	r3, [pc, #20]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc6c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bc70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc76:	4a02      	ldr	r2, [pc, #8]	@ (800bc80 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800bc78:	430b      	orrs	r3, r1
 800bc7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bc7c:	e006      	b.n	800bc8c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800bc7e:	bf00      	nop
 800bc80:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc88:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bc8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc94:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800bc98:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bc9e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800bca2:	460b      	mov	r3, r1
 800bca4:	4313      	orrs	r3, r2
 800bca6:	d00c      	beq.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcac:	3328      	adds	r3, #40	@ 0x28
 800bcae:	2102      	movs	r1, #2
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f001 fbf5 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bcb6:	4603      	mov	r3, r0
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d002      	beq.n	800bcc2 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800bcbc:	2301      	movs	r3, #1
 800bcbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bcc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcca:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800bcce:	663b      	str	r3, [r7, #96]	@ 0x60
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	667b      	str	r3, [r7, #100]	@ 0x64
 800bcd4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800bcd8:	460b      	mov	r3, r1
 800bcda:	4313      	orrs	r3, r2
 800bcdc:	d038      	beq.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800bcde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bce6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bcea:	d018      	beq.n	800bd1e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800bcec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bcf0:	d811      	bhi.n	800bd16 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bcf2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcf6:	d014      	beq.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800bcf8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcfc:	d80b      	bhi.n	800bd16 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d011      	beq.n	800bd26 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800bd02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd06:	d106      	bne.n	800bd16 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd08:	4bc3      	ldr	r3, [pc, #780]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd0c:	4ac2      	ldr	r2, [pc, #776]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800bd14:	e008      	b.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd16:	2301      	movs	r3, #1
 800bd18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd1c:	e004      	b.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bd1e:	bf00      	nop
 800bd20:	e002      	b.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bd22:	bf00      	nop
 800bd24:	e000      	b.n	800bd28 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800bd26:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d10b      	bne.n	800bd48 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bd30:	4bb9      	ldr	r3, [pc, #740]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd34:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800bd38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bd40:	4ab5      	ldr	r2, [pc, #724]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd42:	430b      	orrs	r3, r1
 800bd44:	6553      	str	r3, [r2, #84]	@ 0x54
 800bd46:	e003      	b.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bd50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd58:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800bd5c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bd5e:	2300      	movs	r3, #0
 800bd60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd62:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800bd66:	460b      	mov	r3, r1
 800bd68:	4313      	orrs	r3, r2
 800bd6a:	d009      	beq.n	800bd80 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bd6c:	4baa      	ldr	r3, [pc, #680]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd70:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bd74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd7a:	4aa7      	ldr	r2, [pc, #668]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd7c:	430b      	orrs	r3, r1
 800bd7e:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bd80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd88:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800bd8c:	653b      	str	r3, [r7, #80]	@ 0x50
 800bd8e:	2300      	movs	r3, #0
 800bd90:	657b      	str	r3, [r7, #84]	@ 0x54
 800bd92:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800bd96:	460b      	mov	r3, r1
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	d00a      	beq.n	800bdb2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bd9c:	4b9e      	ldr	r3, [pc, #632]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bd9e:	691b      	ldr	r3, [r3, #16]
 800bda0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800bda4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bda8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800bdac:	4a9a      	ldr	r2, [pc, #616]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdae:	430b      	orrs	r3, r1
 800bdb0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bdb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdba:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800bdbe:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bdc4:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800bdc8:	460b      	mov	r3, r1
 800bdca:	4313      	orrs	r3, r2
 800bdcc:	d009      	beq.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bdce:	4b92      	ldr	r3, [pc, #584]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bdd2:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800bdd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bddc:	4a8e      	ldr	r2, [pc, #568]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800bdde:	430b      	orrs	r3, r1
 800bde0:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bde2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdea:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800bdee:	643b      	str	r3, [r7, #64]	@ 0x40
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	647b      	str	r3, [r7, #68]	@ 0x44
 800bdf4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	4313      	orrs	r3, r2
 800bdfc:	d00e      	beq.n	800be1c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bdfe:	4b86      	ldr	r3, [pc, #536]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	4a85      	ldr	r2, [pc, #532]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be04:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800be08:	6113      	str	r3, [r2, #16]
 800be0a:	4b83      	ldr	r3, [pc, #524]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be0c:	6919      	ldr	r1, [r3, #16]
 800be0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be12:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800be16:	4a80      	ldr	r2, [pc, #512]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be18:	430b      	orrs	r3, r1
 800be1a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800be1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be24:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800be28:	63bb      	str	r3, [r7, #56]	@ 0x38
 800be2a:	2300      	movs	r3, #0
 800be2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800be2e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800be32:	460b      	mov	r3, r1
 800be34:	4313      	orrs	r3, r2
 800be36:	d009      	beq.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800be38:	4b77      	ldr	r3, [pc, #476]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800be3c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800be40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be46:	4a74      	ldr	r2, [pc, #464]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be48:	430b      	orrs	r3, r1
 800be4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800be4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be54:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800be58:	633b      	str	r3, [r7, #48]	@ 0x30
 800be5a:	2300      	movs	r3, #0
 800be5c:	637b      	str	r3, [r7, #52]	@ 0x34
 800be5e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800be62:	460b      	mov	r3, r1
 800be64:	4313      	orrs	r3, r2
 800be66:	d00a      	beq.n	800be7e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800be68:	4b6b      	ldr	r3, [pc, #428]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be6c:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800be70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be78:	4a67      	ldr	r2, [pc, #412]	@ (800c018 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800be7a:	430b      	orrs	r3, r1
 800be7c:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800be7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be86:	2100      	movs	r1, #0
 800be88:	62b9      	str	r1, [r7, #40]	@ 0x28
 800be8a:	f003 0301 	and.w	r3, r3, #1
 800be8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be90:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800be94:	460b      	mov	r3, r1
 800be96:	4313      	orrs	r3, r2
 800be98:	d011      	beq.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800be9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be9e:	3308      	adds	r3, #8
 800bea0:	2100      	movs	r1, #0
 800bea2:	4618      	mov	r0, r3
 800bea4:	f001 fa4a 	bl	800d33c <RCCEx_PLL2_Config>
 800bea8:	4603      	mov	r3, r0
 800beaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800beae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d003      	beq.n	800bebe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800beb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800beba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec6:	2100      	movs	r1, #0
 800bec8:	6239      	str	r1, [r7, #32]
 800beca:	f003 0302 	and.w	r3, r3, #2
 800bece:	627b      	str	r3, [r7, #36]	@ 0x24
 800bed0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800bed4:	460b      	mov	r3, r1
 800bed6:	4313      	orrs	r3, r2
 800bed8:	d011      	beq.n	800befe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800beda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bede:	3308      	adds	r3, #8
 800bee0:	2101      	movs	r1, #1
 800bee2:	4618      	mov	r0, r3
 800bee4:	f001 fa2a 	bl	800d33c <RCCEx_PLL2_Config>
 800bee8:	4603      	mov	r3, r0
 800beea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800beee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d003      	beq.n	800befe <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800befa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800befe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf06:	2100      	movs	r1, #0
 800bf08:	61b9      	str	r1, [r7, #24]
 800bf0a:	f003 0304 	and.w	r3, r3, #4
 800bf0e:	61fb      	str	r3, [r7, #28]
 800bf10:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800bf14:	460b      	mov	r3, r1
 800bf16:	4313      	orrs	r3, r2
 800bf18:	d011      	beq.n	800bf3e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf1e:	3308      	adds	r3, #8
 800bf20:	2102      	movs	r1, #2
 800bf22:	4618      	mov	r0, r3
 800bf24:	f001 fa0a 	bl	800d33c <RCCEx_PLL2_Config>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800bf2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d003      	beq.n	800bf3e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bf3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf46:	2100      	movs	r1, #0
 800bf48:	6139      	str	r1, [r7, #16]
 800bf4a:	f003 0308 	and.w	r3, r3, #8
 800bf4e:	617b      	str	r3, [r7, #20]
 800bf50:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800bf54:	460b      	mov	r3, r1
 800bf56:	4313      	orrs	r3, r2
 800bf58:	d011      	beq.n	800bf7e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bf5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf5e:	3328      	adds	r3, #40	@ 0x28
 800bf60:	2100      	movs	r1, #0
 800bf62:	4618      	mov	r0, r3
 800bf64:	f001 fa9c 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800bf6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d003      	beq.n	800bf7e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bf7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf86:	2100      	movs	r1, #0
 800bf88:	60b9      	str	r1, [r7, #8]
 800bf8a:	f003 0310 	and.w	r3, r3, #16
 800bf8e:	60fb      	str	r3, [r7, #12]
 800bf90:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bf94:	460b      	mov	r3, r1
 800bf96:	4313      	orrs	r3, r2
 800bf98:	d011      	beq.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bf9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf9e:	3328      	adds	r3, #40	@ 0x28
 800bfa0:	2101      	movs	r1, #1
 800bfa2:	4618      	mov	r0, r3
 800bfa4:	f001 fa7c 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bfa8:	4603      	mov	r3, r0
 800bfaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800bfae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d003      	beq.n	800bfbe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bfba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bfbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc6:	2100      	movs	r1, #0
 800bfc8:	6039      	str	r1, [r7, #0]
 800bfca:	f003 0320 	and.w	r3, r3, #32
 800bfce:	607b      	str	r3, [r7, #4]
 800bfd0:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	4313      	orrs	r3, r2
 800bfd8:	d011      	beq.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bfda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfde:	3328      	adds	r3, #40	@ 0x28
 800bfe0:	2102      	movs	r1, #2
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f001 fa5c 	bl	800d4a0 <RCCEx_PLL3_Config>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800bfee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d003      	beq.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bffa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800bffe:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800c002:	2b00      	cmp	r3, #0
 800c004:	d101      	bne.n	800c00a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800c006:	2300      	movs	r3, #0
 800c008:	e000      	b.n	800c00c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800c00a:	2301      	movs	r3, #1
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800c012:	46bd      	mov	sp, r7
 800c014:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c018:	58024400 	.word	0x58024400

0800c01c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b090      	sub	sp, #64	@ 0x40
 800c020:	af00      	add	r7, sp, #0
 800c022:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c026:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c02a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800c02e:	430b      	orrs	r3, r1
 800c030:	f040 8094 	bne.w	800c15c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c034:	4b9e      	ldr	r3, [pc, #632]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c036:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c038:	f003 0307 	and.w	r3, r3, #7
 800c03c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c040:	2b04      	cmp	r3, #4
 800c042:	f200 8087 	bhi.w	800c154 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800c046:	a201      	add	r2, pc, #4	@ (adr r2, 800c04c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800c048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c04c:	0800c061 	.word	0x0800c061
 800c050:	0800c089 	.word	0x0800c089
 800c054:	0800c0b1 	.word	0x0800c0b1
 800c058:	0800c14d 	.word	0x0800c14d
 800c05c:	0800c0d9 	.word	0x0800c0d9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c060:	4b93      	ldr	r3, [pc, #588]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c068:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c06c:	d108      	bne.n	800c080 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c06e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c072:	4618      	mov	r0, r3
 800c074:	f001 f810 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c07a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c07c:	f000 bd45 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c080:	2300      	movs	r3, #0
 800c082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c084:	f000 bd41 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c088:	4b89      	ldr	r3, [pc, #548]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c090:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c094:	d108      	bne.n	800c0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c096:	f107 0318 	add.w	r3, r7, #24
 800c09a:	4618      	mov	r0, r3
 800c09c:	f000 fd54 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c0a0:	69bb      	ldr	r3, [r7, #24]
 800c0a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0a4:	f000 bd31 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0a8:	2300      	movs	r3, #0
 800c0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0ac:	f000 bd2d 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c0b0:	4b7f      	ldr	r3, [pc, #508]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c0b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c0bc:	d108      	bne.n	800c0d0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c0be:	f107 030c 	add.w	r3, r7, #12
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	f000 fe94 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c0cc:	f000 bd1d 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c0d4:	f000 bd19 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c0d8:	4b75      	ldr	r3, [pc, #468]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c0da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c0dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c0e0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c0e2:	4b73      	ldr	r3, [pc, #460]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f003 0304 	and.w	r3, r3, #4
 800c0ea:	2b04      	cmp	r3, #4
 800c0ec:	d10c      	bne.n	800c108 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800c0ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d109      	bne.n	800c108 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0f4:	4b6e      	ldr	r3, [pc, #440]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	08db      	lsrs	r3, r3, #3
 800c0fa:	f003 0303 	and.w	r3, r3, #3
 800c0fe:	4a6d      	ldr	r2, [pc, #436]	@ (800c2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c100:	fa22 f303 	lsr.w	r3, r2, r3
 800c104:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c106:	e01f      	b.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c108:	4b69      	ldr	r3, [pc, #420]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c110:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c114:	d106      	bne.n	800c124 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800c116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c118:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c11c:	d102      	bne.n	800c124 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c11e:	4b66      	ldr	r3, [pc, #408]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c120:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c122:	e011      	b.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c124:	4b62      	ldr	r3, [pc, #392]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c12c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c130:	d106      	bne.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800c132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c134:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c138:	d102      	bne.n	800c140 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c13a:	4b60      	ldr	r3, [pc, #384]	@ (800c2bc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c13e:	e003      	b.n	800c148 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c140:	2300      	movs	r3, #0
 800c142:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c144:	f000 bce1 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c148:	f000 bcdf 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c14c:	4b5c      	ldr	r3, [pc, #368]	@ (800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c14e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c150:	f000 bcdb 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c154:	2300      	movs	r3, #0
 800c156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c158:	f000 bcd7 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c15c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c160:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800c164:	430b      	orrs	r3, r1
 800c166:	f040 80ad 	bne.w	800c2c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c16a:	4b51      	ldr	r3, [pc, #324]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c16c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c16e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800c172:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c174:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c17a:	d056      	beq.n	800c22a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800c17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c17e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c182:	f200 8090 	bhi.w	800c2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c188:	2bc0      	cmp	r3, #192	@ 0xc0
 800c18a:	f000 8088 	beq.w	800c29e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800c18e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c190:	2bc0      	cmp	r3, #192	@ 0xc0
 800c192:	f200 8088 	bhi.w	800c2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c198:	2b80      	cmp	r3, #128	@ 0x80
 800c19a:	d032      	beq.n	800c202 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800c19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c19e:	2b80      	cmp	r3, #128	@ 0x80
 800c1a0:	f200 8081 	bhi.w	800c2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800c1a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d003      	beq.n	800c1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800c1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ac:	2b40      	cmp	r3, #64	@ 0x40
 800c1ae:	d014      	beq.n	800c1da <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800c1b0:	e079      	b.n	800c2a6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c1b2:	4b3f      	ldr	r3, [pc, #252]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c1ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c1be:	d108      	bne.n	800c1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c1c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f000 ff67 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1ce:	f000 bc9c 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1d2:	2300      	movs	r3, #0
 800c1d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1d6:	f000 bc98 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c1da:	4b35      	ldr	r3, [pc, #212]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c1e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c1e6:	d108      	bne.n	800c1fa <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c1e8:	f107 0318 	add.w	r3, r7, #24
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f000 fcab 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c1f2:	69bb      	ldr	r3, [r7, #24]
 800c1f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1f6:	f000 bc88 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c1fe:	f000 bc84 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c202:	4b2b      	ldr	r3, [pc, #172]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c20a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c20e:	d108      	bne.n	800c222 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c210:	f107 030c 	add.w	r3, r7, #12
 800c214:	4618      	mov	r0, r3
 800c216:	f000 fdeb 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c21e:	f000 bc74 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c222:	2300      	movs	r3, #0
 800c224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c226:	f000 bc70 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c22a:	4b21      	ldr	r3, [pc, #132]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c22c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c22e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c232:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c234:	4b1e      	ldr	r3, [pc, #120]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	f003 0304 	and.w	r3, r3, #4
 800c23c:	2b04      	cmp	r3, #4
 800c23e:	d10c      	bne.n	800c25a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800c240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c242:	2b00      	cmp	r3, #0
 800c244:	d109      	bne.n	800c25a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c246:	4b1a      	ldr	r3, [pc, #104]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	08db      	lsrs	r3, r3, #3
 800c24c:	f003 0303 	and.w	r3, r3, #3
 800c250:	4a18      	ldr	r2, [pc, #96]	@ (800c2b4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800c252:	fa22 f303 	lsr.w	r3, r2, r3
 800c256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c258:	e01f      	b.n	800c29a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c25a:	4b15      	ldr	r3, [pc, #84]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c266:	d106      	bne.n	800c276 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800c268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c26a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c26e:	d102      	bne.n	800c276 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c270:	4b11      	ldr	r3, [pc, #68]	@ (800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800c272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c274:	e011      	b.n	800c29a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c276:	4b0e      	ldr	r3, [pc, #56]	@ (800c2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c27e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c282:	d106      	bne.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800c284:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c286:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c28a:	d102      	bne.n	800c292 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c28c:	4b0b      	ldr	r3, [pc, #44]	@ (800c2bc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800c28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c290:	e003      	b.n	800c29a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c292:	2300      	movs	r3, #0
 800c294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c296:	f000 bc38 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c29a:	f000 bc36 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c29e:	4b08      	ldr	r3, [pc, #32]	@ (800c2c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800c2a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2a2:	f000 bc32 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c2aa:	f000 bc2e 	b.w	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c2ae:	bf00      	nop
 800c2b0:	58024400 	.word	0x58024400
 800c2b4:	03d09000 	.word	0x03d09000
 800c2b8:	003d0900 	.word	0x003d0900
 800c2bc:	017d7840 	.word	0x017d7840
 800c2c0:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c2c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2c8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800c2cc:	430b      	orrs	r3, r1
 800c2ce:	f040 809c 	bne.w	800c40a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c2d2:	4b9e      	ldr	r3, [pc, #632]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c2d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2d6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800c2da:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c2dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c2e2:	d054      	beq.n	800c38e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800c2e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c2ea:	f200 808b 	bhi.w	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c2ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c2f4:	f000 8083 	beq.w	800c3fe <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800c2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800c2fe:	f200 8081 	bhi.w	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c304:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c308:	d02f      	beq.n	800c36a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800c30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c30c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c310:	d878      	bhi.n	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800c312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c314:	2b00      	cmp	r3, #0
 800c316:	d004      	beq.n	800c322 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800c318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c31a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c31e:	d012      	beq.n	800c346 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800c320:	e070      	b.n	800c404 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c322:	4b8a      	ldr	r3, [pc, #552]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c32a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c32e:	d107      	bne.n	800c340 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c330:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c334:	4618      	mov	r0, r3
 800c336:	f000 feaf 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c33c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c33e:	e3e4      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c340:	2300      	movs	r3, #0
 800c342:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c344:	e3e1      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c346:	4b81      	ldr	r3, [pc, #516]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c34e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c352:	d107      	bne.n	800c364 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c354:	f107 0318 	add.w	r3, r7, #24
 800c358:	4618      	mov	r0, r3
 800c35a:	f000 fbf5 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c35e:	69bb      	ldr	r3, [r7, #24]
 800c360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c362:	e3d2      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c364:	2300      	movs	r3, #0
 800c366:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c368:	e3cf      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c36a:	4b78      	ldr	r3, [pc, #480]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c372:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c376:	d107      	bne.n	800c388 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c378:	f107 030c 	add.w	r3, r7, #12
 800c37c:	4618      	mov	r0, r3
 800c37e:	f000 fd37 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c386:	e3c0      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c388:	2300      	movs	r3, #0
 800c38a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c38c:	e3bd      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c38e:	4b6f      	ldr	r3, [pc, #444]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c392:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c396:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c398:	4b6c      	ldr	r3, [pc, #432]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f003 0304 	and.w	r3, r3, #4
 800c3a0:	2b04      	cmp	r3, #4
 800c3a2:	d10c      	bne.n	800c3be <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800c3a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d109      	bne.n	800c3be <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c3aa:	4b68      	ldr	r3, [pc, #416]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	08db      	lsrs	r3, r3, #3
 800c3b0:	f003 0303 	and.w	r3, r3, #3
 800c3b4:	4a66      	ldr	r2, [pc, #408]	@ (800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c3b6:	fa22 f303 	lsr.w	r3, r2, r3
 800c3ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c3bc:	e01e      	b.n	800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c3be:	4b63      	ldr	r3, [pc, #396]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3ca:	d106      	bne.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800c3cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c3d2:	d102      	bne.n	800c3da <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c3d4:	4b5f      	ldr	r3, [pc, #380]	@ (800c554 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c3d8:	e010      	b.n	800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c3da:	4b5c      	ldr	r3, [pc, #368]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c3e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c3e6:	d106      	bne.n	800c3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800c3e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c3ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c3ee:	d102      	bne.n	800c3f6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c3f0:	4b59      	ldr	r3, [pc, #356]	@ (800c558 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c3f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c3f4:	e002      	b.n	800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c3fa:	e386      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c3fc:	e385      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c3fe:	4b57      	ldr	r3, [pc, #348]	@ (800c55c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c400:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c402:	e382      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c404:	2300      	movs	r3, #0
 800c406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c408:	e37f      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c40a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c40e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800c412:	430b      	orrs	r3, r1
 800c414:	f040 80a7 	bne.w	800c566 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c418:	4b4c      	ldr	r3, [pc, #304]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c41a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c41c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800c420:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800c422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c424:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c428:	d055      	beq.n	800c4d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800c42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c42c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800c430:	f200 8096 	bhi.w	800c560 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c436:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c43a:	f000 8084 	beq.w	800c546 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800c43e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c440:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800c444:	f200 808c 	bhi.w	800c560 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c44a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c44e:	d030      	beq.n	800c4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800c450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c452:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c456:	f200 8083 	bhi.w	800c560 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800c45a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d004      	beq.n	800c46a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800c460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c462:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c466:	d012      	beq.n	800c48e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800c468:	e07a      	b.n	800c560 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c46a:	4b38      	ldr	r3, [pc, #224]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c472:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c476:	d107      	bne.n	800c488 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c478:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c47c:	4618      	mov	r0, r3
 800c47e:	f000 fe0b 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c486:	e340      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c488:	2300      	movs	r3, #0
 800c48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c48c:	e33d      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c48e:	4b2f      	ldr	r3, [pc, #188]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c496:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c49a:	d107      	bne.n	800c4ac <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c49c:	f107 0318 	add.w	r3, r7, #24
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f000 fb51 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c4a6:	69bb      	ldr	r3, [r7, #24]
 800c4a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4aa:	e32e      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4b0:	e32b      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c4b2:	4b26      	ldr	r3, [pc, #152]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c4ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c4be:	d107      	bne.n	800c4d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c4c0:	f107 030c 	add.w	r3, r7, #12
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f000 fc93 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4ce:	e31c      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c4d0:	2300      	movs	r3, #0
 800c4d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c4d4:	e319      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c4d6:	4b1d      	ldr	r3, [pc, #116]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c4da:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c4de:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c4e0:	4b1a      	ldr	r3, [pc, #104]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	f003 0304 	and.w	r3, r3, #4
 800c4e8:	2b04      	cmp	r3, #4
 800c4ea:	d10c      	bne.n	800c506 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800c4ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d109      	bne.n	800c506 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4f2:	4b16      	ldr	r3, [pc, #88]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	08db      	lsrs	r3, r3, #3
 800c4f8:	f003 0303 	and.w	r3, r3, #3
 800c4fc:	4a14      	ldr	r2, [pc, #80]	@ (800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c4fe:	fa22 f303 	lsr.w	r3, r2, r3
 800c502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c504:	e01e      	b.n	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c506:	4b11      	ldr	r3, [pc, #68]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c50e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c512:	d106      	bne.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800c514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c51a:	d102      	bne.n	800c522 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c51c:	4b0d      	ldr	r3, [pc, #52]	@ (800c554 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800c51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c520:	e010      	b.n	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c522:	4b0a      	ldr	r3, [pc, #40]	@ (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c52a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c52e:	d106      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800c530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c536:	d102      	bne.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c538:	4b07      	ldr	r3, [pc, #28]	@ (800c558 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800c53a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c53c:	e002      	b.n	800c544 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c53e:	2300      	movs	r3, #0
 800c540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c542:	e2e2      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c544:	e2e1      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c546:	4b05      	ldr	r3, [pc, #20]	@ (800c55c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800c548:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c54a:	e2de      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c54c:	58024400 	.word	0x58024400
 800c550:	03d09000 	.word	0x03d09000
 800c554:	003d0900 	.word	0x003d0900
 800c558:	017d7840 	.word	0x017d7840
 800c55c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800c560:	2300      	movs	r3, #0
 800c562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c564:	e2d1      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c566:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c56a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800c56e:	430b      	orrs	r3, r1
 800c570:	f040 809c 	bne.w	800c6ac <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c574:	4b93      	ldr	r3, [pc, #588]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c578:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800c57c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c57e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c580:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c584:	d054      	beq.n	800c630 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c588:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c58c:	f200 808b 	bhi.w	800c6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c592:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c596:	f000 8083 	beq.w	800c6a0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800c59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c59c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800c5a0:	f200 8081 	bhi.w	800c6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c5a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5aa:	d02f      	beq.n	800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800c5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5b2:	d878      	bhi.n	800c6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800c5b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d004      	beq.n	800c5c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800c5ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5c0:	d012      	beq.n	800c5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800c5c2:	e070      	b.n	800c6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c5c4:	4b7f      	ldr	r3, [pc, #508]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c5cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c5d0:	d107      	bne.n	800c5e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c5d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f000 fd5e 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c5dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c5e0:	e293      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c5e6:	e290      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c5e8:	4b76      	ldr	r3, [pc, #472]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c5f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c5f4:	d107      	bne.n	800c606 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c5f6:	f107 0318 	add.w	r3, r7, #24
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f000 faa4 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c600:	69bb      	ldr	r3, [r7, #24]
 800c602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c604:	e281      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c606:	2300      	movs	r3, #0
 800c608:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c60a:	e27e      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c60c:	4b6d      	ldr	r3, [pc, #436]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c60e:	681b      	ldr	r3, [r3, #0]
 800c610:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c614:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c618:	d107      	bne.n	800c62a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c61a:	f107 030c 	add.w	r3, r7, #12
 800c61e:	4618      	mov	r0, r3
 800c620:	f000 fbe6 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c628:	e26f      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c62a:	2300      	movs	r3, #0
 800c62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c62e:	e26c      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c630:	4b64      	ldr	r3, [pc, #400]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c634:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c638:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c63a:	4b62      	ldr	r3, [pc, #392]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	f003 0304 	and.w	r3, r3, #4
 800c642:	2b04      	cmp	r3, #4
 800c644:	d10c      	bne.n	800c660 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800c646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d109      	bne.n	800c660 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c64c:	4b5d      	ldr	r3, [pc, #372]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	08db      	lsrs	r3, r3, #3
 800c652:	f003 0303 	and.w	r3, r3, #3
 800c656:	4a5c      	ldr	r2, [pc, #368]	@ (800c7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c658:	fa22 f303 	lsr.w	r3, r2, r3
 800c65c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c65e:	e01e      	b.n	800c69e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c660:	4b58      	ldr	r3, [pc, #352]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c668:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c66c:	d106      	bne.n	800c67c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800c66e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c670:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c674:	d102      	bne.n	800c67c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c676:	4b55      	ldr	r3, [pc, #340]	@ (800c7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c678:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c67a:	e010      	b.n	800c69e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c67c:	4b51      	ldr	r3, [pc, #324]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c684:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c688:	d106      	bne.n	800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800c68a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c68c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c690:	d102      	bne.n	800c698 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c692:	4b4f      	ldr	r3, [pc, #316]	@ (800c7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c694:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c696:	e002      	b.n	800c69e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c698:	2300      	movs	r3, #0
 800c69a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c69c:	e235      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c69e:	e234      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c6a0:	4b4c      	ldr	r3, [pc, #304]	@ (800c7d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800c6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6a4:	e231      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6aa:	e22e      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c6ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c6b0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800c6b4:	430b      	orrs	r3, r1
 800c6b6:	f040 808f 	bne.w	800c7d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c6ba:	4b42      	ldr	r3, [pc, #264]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c6bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6be:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800c6c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800c6c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6c6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c6ca:	d06b      	beq.n	800c7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800c6cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c6d2:	d874      	bhi.n	800c7be <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c6da:	d056      	beq.n	800c78a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800c6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c6e2:	d86c      	bhi.n	800c7be <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c6e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c6ea:	d03b      	beq.n	800c764 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800c6ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800c6f2:	d864      	bhi.n	800c7be <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c6fa:	d021      	beq.n	800c740 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800c6fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c702:	d85c      	bhi.n	800c7be <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800c704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c706:	2b00      	cmp	r3, #0
 800c708:	d004      	beq.n	800c714 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800c70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c70c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c710:	d004      	beq.n	800c71c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800c712:	e054      	b.n	800c7be <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c714:	f7fe fa4c 	bl	800abb0 <HAL_RCC_GetPCLK1Freq>
 800c718:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c71a:	e1f6      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c71c:	4b29      	ldr	r3, [pc, #164]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c724:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c728:	d107      	bne.n	800c73a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c72a:	f107 0318 	add.w	r3, r7, #24
 800c72e:	4618      	mov	r0, r3
 800c730:	f000 fa0a 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c734:	69fb      	ldr	r3, [r7, #28]
 800c736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c738:	e1e7      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c73a:	2300      	movs	r3, #0
 800c73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c73e:	e1e4      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c740:	4b20      	ldr	r3, [pc, #128]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c74c:	d107      	bne.n	800c75e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c74e:	f107 030c 	add.w	r3, r7, #12
 800c752:	4618      	mov	r0, r3
 800c754:	f000 fb4c 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c758:	693b      	ldr	r3, [r7, #16]
 800c75a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c75c:	e1d5      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c75e:	2300      	movs	r3, #0
 800c760:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c762:	e1d2      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c764:	4b17      	ldr	r3, [pc, #92]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f003 0304 	and.w	r3, r3, #4
 800c76c:	2b04      	cmp	r3, #4
 800c76e:	d109      	bne.n	800c784 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c770:	4b14      	ldr	r3, [pc, #80]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	08db      	lsrs	r3, r3, #3
 800c776:	f003 0303 	and.w	r3, r3, #3
 800c77a:	4a13      	ldr	r2, [pc, #76]	@ (800c7c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800c77c:	fa22 f303 	lsr.w	r3, r2, r3
 800c780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c782:	e1c2      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c784:	2300      	movs	r3, #0
 800c786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c788:	e1bf      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c78a:	4b0e      	ldr	r3, [pc, #56]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c792:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c796:	d102      	bne.n	800c79e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800c798:	4b0c      	ldr	r3, [pc, #48]	@ (800c7cc <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800c79a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c79c:	e1b5      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c79e:	2300      	movs	r3, #0
 800c7a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7a2:	e1b2      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c7a4:	4b07      	ldr	r3, [pc, #28]	@ (800c7c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c7ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c7b0:	d102      	bne.n	800c7b8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800c7b2:	4b07      	ldr	r3, [pc, #28]	@ (800c7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800c7b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c7b6:	e1a8      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7bc:	e1a5      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c7c2:	e1a2      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c7c4:	58024400 	.word	0x58024400
 800c7c8:	03d09000 	.word	0x03d09000
 800c7cc:	003d0900 	.word	0x003d0900
 800c7d0:	017d7840 	.word	0x017d7840
 800c7d4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c7d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7dc:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800c7e0:	430b      	orrs	r3, r1
 800c7e2:	d173      	bne.n	800c8cc <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c7e4:	4b9c      	ldr	r3, [pc, #624]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c7e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c7e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800c7ec:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c7ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c7f4:	d02f      	beq.n	800c856 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800c7f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c7fc:	d863      	bhi.n	800c8c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800c7fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c800:	2b00      	cmp	r3, #0
 800c802:	d004      	beq.n	800c80e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800c804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c806:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c80a:	d012      	beq.n	800c832 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800c80c:	e05b      	b.n	800c8c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c80e:	4b92      	ldr	r3, [pc, #584]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c816:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c81a:	d107      	bne.n	800c82c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c81c:	f107 0318 	add.w	r3, r7, #24
 800c820:	4618      	mov	r0, r3
 800c822:	f000 f991 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c826:	69bb      	ldr	r3, [r7, #24]
 800c828:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c82a:	e16e      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c82c:	2300      	movs	r3, #0
 800c82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c830:	e16b      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c832:	4b89      	ldr	r3, [pc, #548]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c83a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c83e:	d107      	bne.n	800c850 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c840:	f107 030c 	add.w	r3, r7, #12
 800c844:	4618      	mov	r0, r3
 800c846:	f000 fad3 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c84a:	697b      	ldr	r3, [r7, #20]
 800c84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c84e:	e15c      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c850:	2300      	movs	r3, #0
 800c852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c854:	e159      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c856:	4b80      	ldr	r3, [pc, #512]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c85a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800c85e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c860:	4b7d      	ldr	r3, [pc, #500]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	f003 0304 	and.w	r3, r3, #4
 800c868:	2b04      	cmp	r3, #4
 800c86a:	d10c      	bne.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800c86c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d109      	bne.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c872:	4b79      	ldr	r3, [pc, #484]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	08db      	lsrs	r3, r3, #3
 800c878:	f003 0303 	and.w	r3, r3, #3
 800c87c:	4a77      	ldr	r2, [pc, #476]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800c87e:	fa22 f303 	lsr.w	r3, r2, r3
 800c882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c884:	e01e      	b.n	800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c886:	4b74      	ldr	r3, [pc, #464]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c88e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c892:	d106      	bne.n	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800c894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c896:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c89a:	d102      	bne.n	800c8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c89c:	4b70      	ldr	r3, [pc, #448]	@ (800ca60 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800c89e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8a0:	e010      	b.n	800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c8a2:	4b6d      	ldr	r3, [pc, #436]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c8aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c8ae:	d106      	bne.n	800c8be <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800c8b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c8b6:	d102      	bne.n	800c8be <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c8b8:	4b6a      	ldr	r3, [pc, #424]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800c8ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c8bc:	e002      	b.n	800c8c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800c8c2:	e122      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800c8c4:	e121      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c8ca:	e11e      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c8cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c8d0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800c8d4:	430b      	orrs	r3, r1
 800c8d6:	d133      	bne.n	800c940 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c8d8:	4b5f      	ldr	r3, [pc, #380]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c8dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c8e0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c8e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d004      	beq.n	800c8f2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800c8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8ee:	d012      	beq.n	800c916 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800c8f0:	e023      	b.n	800c93a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c8f2:	4b59      	ldr	r3, [pc, #356]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c8fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c8fe:	d107      	bne.n	800c910 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c904:	4618      	mov	r0, r3
 800c906:	f000 fbc7 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c90a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c90e:	e0fc      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c910:	2300      	movs	r3, #0
 800c912:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c914:	e0f9      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c916:	4b50      	ldr	r3, [pc, #320]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c91e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c922:	d107      	bne.n	800c934 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c924:	f107 0318 	add.w	r3, r7, #24
 800c928:	4618      	mov	r0, r3
 800c92a:	f000 f90d 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c92e:	6a3b      	ldr	r3, [r7, #32]
 800c930:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c932:	e0ea      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c934:	2300      	movs	r3, #0
 800c936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c938:	e0e7      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800c93a:	2300      	movs	r3, #0
 800c93c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c93e:	e0e4      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c940:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c944:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800c948:	430b      	orrs	r3, r1
 800c94a:	f040 808d 	bne.w	800ca68 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c94e:	4b42      	ldr	r3, [pc, #264]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c952:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800c956:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800c958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c95a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c95e:	d06b      	beq.n	800ca38 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800c960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c962:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c966:	d874      	bhi.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c96a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c96e:	d056      	beq.n	800ca1e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800c970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c972:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c976:	d86c      	bhi.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c97a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c97e:	d03b      	beq.n	800c9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800c980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c982:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c986:	d864      	bhi.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c98a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c98e:	d021      	beq.n	800c9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800c990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c992:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c996:	d85c      	bhi.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800c998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	d004      	beq.n	800c9a8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800c99e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c9a4:	d004      	beq.n	800c9b0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800c9a6:	e054      	b.n	800ca52 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c9a8:	f000 f8b8 	bl	800cb1c <HAL_RCCEx_GetD3PCLK1Freq>
 800c9ac:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c9ae:	e0ac      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c9b0:	4b29      	ldr	r3, [pc, #164]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c9b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c9bc:	d107      	bne.n	800c9ce <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c9be:	f107 0318 	add.w	r3, r7, #24
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	f000 f8c0 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c9c8:	69fb      	ldr	r3, [r7, #28]
 800c9ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9cc:	e09d      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9d2:	e09a      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c9d4:	4b20      	ldr	r3, [pc, #128]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c9dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c9e0:	d107      	bne.n	800c9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c9e2:	f107 030c 	add.w	r3, r7, #12
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f000 fa02 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c9f0:	e08b      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c9f6:	e088      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c9f8:	4b17      	ldr	r3, [pc, #92]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	f003 0304 	and.w	r3, r3, #4
 800ca00:	2b04      	cmp	r3, #4
 800ca02:	d109      	bne.n	800ca18 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca04:	4b14      	ldr	r3, [pc, #80]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	08db      	lsrs	r3, r3, #3
 800ca0a:	f003 0303 	and.w	r3, r3, #3
 800ca0e:	4a13      	ldr	r2, [pc, #76]	@ (800ca5c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800ca10:	fa22 f303 	lsr.w	r3, r2, r3
 800ca14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca16:	e078      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca18:	2300      	movs	r3, #0
 800ca1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca1c:	e075      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ca1e:	4b0e      	ldr	r3, [pc, #56]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca2a:	d102      	bne.n	800ca32 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800ca2c:	4b0c      	ldr	r3, [pc, #48]	@ (800ca60 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800ca2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca30:	e06b      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca32:	2300      	movs	r3, #0
 800ca34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca36:	e068      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ca38:	4b07      	ldr	r3, [pc, #28]	@ (800ca58 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ca40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ca44:	d102      	bne.n	800ca4c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800ca46:	4b07      	ldr	r3, [pc, #28]	@ (800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800ca48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca4a:	e05e      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca50:	e05b      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800ca52:	2300      	movs	r3, #0
 800ca54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ca56:	e058      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ca58:	58024400 	.word	0x58024400
 800ca5c:	03d09000 	.word	0x03d09000
 800ca60:	003d0900 	.word	0x003d0900
 800ca64:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800ca68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca6c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800ca70:	430b      	orrs	r3, r1
 800ca72:	d148      	bne.n	800cb06 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800ca74:	4b27      	ldr	r3, [pc, #156]	@ (800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800ca76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca78:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ca7c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ca7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ca84:	d02a      	beq.n	800cadc <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800ca86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ca8c:	d838      	bhi.n	800cb00 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800ca8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d004      	beq.n	800ca9e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800ca94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca9a:	d00d      	beq.n	800cab8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800ca9c:	e030      	b.n	800cb00 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ca9e:	4b1d      	ldr	r3, [pc, #116]	@ (800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800caa6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800caaa:	d102      	bne.n	800cab2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800caac:	4b1a      	ldr	r3, [pc, #104]	@ (800cb18 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800caae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cab0:	e02b      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cab2:	2300      	movs	r3, #0
 800cab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cab6:	e028      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cab8:	4b16      	ldr	r3, [pc, #88]	@ (800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cac0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cac4:	d107      	bne.n	800cad6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cac6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800caca:	4618      	mov	r0, r3
 800cacc:	f000 fae4 	bl	800d098 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cad4:	e019      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cad6:	2300      	movs	r3, #0
 800cad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cada:	e016      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cadc:	4b0d      	ldr	r3, [pc, #52]	@ (800cb14 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cae4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cae8:	d107      	bne.n	800cafa <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800caea:	f107 0318 	add.w	r3, r7, #24
 800caee:	4618      	mov	r0, r3
 800caf0:	f000 f82a 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800caf4:	69fb      	ldr	r3, [r7, #28]
 800caf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800caf8:	e007      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cafa:	2300      	movs	r3, #0
 800cafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cafe:	e004      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cb00:	2300      	movs	r3, #0
 800cb02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb04:	e001      	b.n	800cb0a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800cb06:	2300      	movs	r3, #0
 800cb08:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800cb0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3740      	adds	r7, #64	@ 0x40
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}
 800cb14:	58024400 	.word	0x58024400
 800cb18:	017d7840 	.word	0x017d7840

0800cb1c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800cb1c:	b580      	push	{r7, lr}
 800cb1e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cb20:	f7fe f816 	bl	800ab50 <HAL_RCC_GetHCLKFreq>
 800cb24:	4602      	mov	r2, r0
 800cb26:	4b06      	ldr	r3, [pc, #24]	@ (800cb40 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800cb28:	6a1b      	ldr	r3, [r3, #32]
 800cb2a:	091b      	lsrs	r3, r3, #4
 800cb2c:	f003 0307 	and.w	r3, r3, #7
 800cb30:	4904      	ldr	r1, [pc, #16]	@ (800cb44 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800cb32:	5ccb      	ldrb	r3, [r1, r3]
 800cb34:	f003 031f 	and.w	r3, r3, #31
 800cb38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	bd80      	pop	{r7, pc}
 800cb40:	58024400 	.word	0x58024400
 800cb44:	08016230 	.word	0x08016230

0800cb48 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b089      	sub	sp, #36	@ 0x24
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cb50:	4ba1      	ldr	r3, [pc, #644]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb54:	f003 0303 	and.w	r3, r3, #3
 800cb58:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800cb5a:	4b9f      	ldr	r3, [pc, #636]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb5e:	0b1b      	lsrs	r3, r3, #12
 800cb60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cb64:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cb66:	4b9c      	ldr	r3, [pc, #624]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb6a:	091b      	lsrs	r3, r3, #4
 800cb6c:	f003 0301 	and.w	r3, r3, #1
 800cb70:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800cb72:	4b99      	ldr	r3, [pc, #612]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cb74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cb76:	08db      	lsrs	r3, r3, #3
 800cb78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cb7c:	693a      	ldr	r2, [r7, #16]
 800cb7e:	fb02 f303 	mul.w	r3, r2, r3
 800cb82:	ee07 3a90 	vmov	s15, r3
 800cb86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb8a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800cb8e:	697b      	ldr	r3, [r7, #20]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	f000 8111 	beq.w	800cdb8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800cb96:	69bb      	ldr	r3, [r7, #24]
 800cb98:	2b02      	cmp	r3, #2
 800cb9a:	f000 8083 	beq.w	800cca4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	2b02      	cmp	r3, #2
 800cba2:	f200 80a1 	bhi.w	800cce8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800cba6:	69bb      	ldr	r3, [r7, #24]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d003      	beq.n	800cbb4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800cbac:	69bb      	ldr	r3, [r7, #24]
 800cbae:	2b01      	cmp	r3, #1
 800cbb0:	d056      	beq.n	800cc60 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800cbb2:	e099      	b.n	800cce8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cbb4:	4b88      	ldr	r3, [pc, #544]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	f003 0320 	and.w	r3, r3, #32
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d02d      	beq.n	800cc1c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cbc0:	4b85      	ldr	r3, [pc, #532]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	08db      	lsrs	r3, r3, #3
 800cbc6:	f003 0303 	and.w	r3, r3, #3
 800cbca:	4a84      	ldr	r2, [pc, #528]	@ (800cddc <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800cbcc:	fa22 f303 	lsr.w	r3, r2, r3
 800cbd0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	ee07 3a90 	vmov	s15, r3
 800cbd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbdc:	697b      	ldr	r3, [r7, #20]
 800cbde:	ee07 3a90 	vmov	s15, r3
 800cbe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbea:	4b7b      	ldr	r3, [pc, #492]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cbec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cbee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbf2:	ee07 3a90 	vmov	s15, r3
 800cbf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbfa:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbfe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800cde0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cc02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cc1a:	e087      	b.n	800cd2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	ee07 3a90 	vmov	s15, r3
 800cc22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc26:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800cde4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800cc2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc2e:	4b6a      	ldr	r3, [pc, #424]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc36:	ee07 3a90 	vmov	s15, r3
 800cc3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc3e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc42:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800cde0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cc46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc5e:	e065      	b.n	800cd2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cc60:	697b      	ldr	r3, [r7, #20]
 800cc62:	ee07 3a90 	vmov	s15, r3
 800cc66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc6a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800cde8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cc6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc72:	4b59      	ldr	r3, [pc, #356]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cc74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc7a:	ee07 3a90 	vmov	s15, r3
 800cc7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc82:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc86:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800cde0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cc8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cc96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cca2:	e043      	b.n	800cd2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cca4:	697b      	ldr	r3, [r7, #20]
 800cca6:	ee07 3a90 	vmov	s15, r3
 800ccaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800cdec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ccb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccb6:	4b48      	ldr	r3, [pc, #288]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ccb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccbe:	ee07 3a90 	vmov	s15, r3
 800ccc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ccc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ccca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800cde0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ccce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ccd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ccd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ccda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cce2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cce6:	e021      	b.n	800cd2c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800cce8:	697b      	ldr	r3, [r7, #20]
 800ccea:	ee07 3a90 	vmov	s15, r3
 800ccee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccf2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800cde8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ccf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ccfa:	4b37      	ldr	r3, [pc, #220]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ccfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ccfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cd02:	ee07 3a90 	vmov	s15, r3
 800cd06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cd0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cd0e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800cde0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cd12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cd16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cd1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cd1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cd26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cd2a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800cd2c:	4b2a      	ldr	r3, [pc, #168]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd30:	0a5b      	lsrs	r3, r3, #9
 800cd32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd36:	ee07 3a90 	vmov	s15, r3
 800cd3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd42:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd46:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd52:	ee17 2a90 	vmov	r2, s15
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800cd5a:	4b1f      	ldr	r3, [pc, #124]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd5e:	0c1b      	lsrs	r3, r3, #16
 800cd60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd64:	ee07 3a90 	vmov	s15, r3
 800cd68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd70:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd74:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd80:	ee17 2a90 	vmov	r2, s15
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800cd88:	4b13      	ldr	r3, [pc, #76]	@ (800cdd8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd8c:	0e1b      	lsrs	r3, r3, #24
 800cd8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cd92:	ee07 3a90 	vmov	s15, r3
 800cd96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cd9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cda2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cda6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cdaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cdae:	ee17 2a90 	vmov	r2, s15
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800cdb6:	e008      	b.n	800cdca <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	2200      	movs	r2, #0
 800cdbc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	2200      	movs	r2, #0
 800cdc8:	609a      	str	r2, [r3, #8]
}
 800cdca:	bf00      	nop
 800cdcc:	3724      	adds	r7, #36	@ 0x24
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd4:	4770      	bx	lr
 800cdd6:	bf00      	nop
 800cdd8:	58024400 	.word	0x58024400
 800cddc:	03d09000 	.word	0x03d09000
 800cde0:	46000000 	.word	0x46000000
 800cde4:	4c742400 	.word	0x4c742400
 800cde8:	4a742400 	.word	0x4a742400
 800cdec:	4bbebc20 	.word	0x4bbebc20

0800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b089      	sub	sp, #36	@ 0x24
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cdf8:	4ba1      	ldr	r3, [pc, #644]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cdfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdfc:	f003 0303 	and.w	r3, r3, #3
 800ce00:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ce02:	4b9f      	ldr	r3, [pc, #636]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce06:	0d1b      	lsrs	r3, r3, #20
 800ce08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ce0c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ce0e:	4b9c      	ldr	r3, [pc, #624]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce12:	0a1b      	lsrs	r3, r3, #8
 800ce14:	f003 0301 	and.w	r3, r3, #1
 800ce18:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ce1a:	4b99      	ldr	r3, [pc, #612]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce1e:	08db      	lsrs	r3, r3, #3
 800ce20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ce24:	693a      	ldr	r2, [r7, #16]
 800ce26:	fb02 f303 	mul.w	r3, r2, r3
 800ce2a:	ee07 3a90 	vmov	s15, r3
 800ce2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce32:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	f000 8111 	beq.w	800d060 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ce3e:	69bb      	ldr	r3, [r7, #24]
 800ce40:	2b02      	cmp	r3, #2
 800ce42:	f000 8083 	beq.w	800cf4c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ce46:	69bb      	ldr	r3, [r7, #24]
 800ce48:	2b02      	cmp	r3, #2
 800ce4a:	f200 80a1 	bhi.w	800cf90 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ce4e:	69bb      	ldr	r3, [r7, #24]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d003      	beq.n	800ce5c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ce54:	69bb      	ldr	r3, [r7, #24]
 800ce56:	2b01      	cmp	r3, #1
 800ce58:	d056      	beq.n	800cf08 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ce5a:	e099      	b.n	800cf90 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ce5c:	4b88      	ldr	r3, [pc, #544]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	f003 0320 	and.w	r3, r3, #32
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d02d      	beq.n	800cec4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ce68:	4b85      	ldr	r3, [pc, #532]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	08db      	lsrs	r3, r3, #3
 800ce6e:	f003 0303 	and.w	r3, r3, #3
 800ce72:	4a84      	ldr	r2, [pc, #528]	@ (800d084 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800ce74:	fa22 f303 	lsr.w	r3, r2, r3
 800ce78:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	ee07 3a90 	vmov	s15, r3
 800ce80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce84:	697b      	ldr	r3, [r7, #20]
 800ce86:	ee07 3a90 	vmov	s15, r3
 800ce8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce92:	4b7b      	ldr	r3, [pc, #492]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ce94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ce96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce9a:	ee07 3a90 	vmov	s15, r3
 800ce9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cea2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cea6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d088 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ceaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ceae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ceb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ceb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ceba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cebe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cec2:	e087      	b.n	800cfd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	ee07 3a90 	vmov	s15, r3
 800ceca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cece:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d08c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800ced2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ced6:	4b6a      	ldr	r3, [pc, #424]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ced8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ceda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cede:	ee07 3a90 	vmov	s15, r3
 800cee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cee6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ceea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d088 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ceee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cef2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cef6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cefa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cefe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf02:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf06:	e065      	b.n	800cfd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	ee07 3a90 	vmov	s15, r3
 800cf0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf12:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d090 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cf16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf1a:	4b59      	ldr	r3, [pc, #356]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf22:	ee07 3a90 	vmov	s15, r3
 800cf26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf2a:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf2e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d088 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cf32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cf3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf46:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf4a:	e043      	b.n	800cfd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	ee07 3a90 	vmov	s15, r3
 800cf52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf56:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d094 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800cf5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf5e:	4b48      	ldr	r3, [pc, #288]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cf60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf66:	ee07 3a90 	vmov	s15, r3
 800cf6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf6e:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf72:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d088 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cf76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cf82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf8a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cf8e:	e021      	b.n	800cfd4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800cf90:	697b      	ldr	r3, [r7, #20]
 800cf92:	ee07 3a90 	vmov	s15, r3
 800cf96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf9a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d090 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800cf9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cfa2:	4b37      	ldr	r3, [pc, #220]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cfa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cfaa:	ee07 3a90 	vmov	s15, r3
 800cfae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cfb2:	ed97 6a03 	vldr	s12, [r7, #12]
 800cfb6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d088 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800cfba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cfbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cfc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800cfc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cfce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cfd2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800cfd4:	4b2a      	ldr	r3, [pc, #168]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800cfd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cfd8:	0a5b      	lsrs	r3, r3, #9
 800cfda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cfde:	ee07 3a90 	vmov	s15, r3
 800cfe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfe6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800cfea:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cfee:	edd7 6a07 	vldr	s13, [r7, #28]
 800cff2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cff6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cffa:	ee17 2a90 	vmov	r2, s15
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800d002:	4b1f      	ldr	r3, [pc, #124]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d006:	0c1b      	lsrs	r3, r3, #16
 800d008:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d00c:	ee07 3a90 	vmov	s15, r3
 800d010:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d014:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d018:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d01c:	edd7 6a07 	vldr	s13, [r7, #28]
 800d020:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d024:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d028:	ee17 2a90 	vmov	r2, s15
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800d030:	4b13      	ldr	r3, [pc, #76]	@ (800d080 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d034:	0e1b      	lsrs	r3, r3, #24
 800d036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d03a:	ee07 3a90 	vmov	s15, r3
 800d03e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d042:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d046:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d04a:	edd7 6a07 	vldr	s13, [r7, #28]
 800d04e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d056:	ee17 2a90 	vmov	r2, s15
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d05e:	e008      	b.n	800d072 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	2200      	movs	r2, #0
 800d064:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	2200      	movs	r2, #0
 800d06a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	2200      	movs	r2, #0
 800d070:	609a      	str	r2, [r3, #8]
}
 800d072:	bf00      	nop
 800d074:	3724      	adds	r7, #36	@ 0x24
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	58024400 	.word	0x58024400
 800d084:	03d09000 	.word	0x03d09000
 800d088:	46000000 	.word	0x46000000
 800d08c:	4c742400 	.word	0x4c742400
 800d090:	4a742400 	.word	0x4a742400
 800d094:	4bbebc20 	.word	0x4bbebc20

0800d098 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800d098:	b480      	push	{r7}
 800d09a:	b089      	sub	sp, #36	@ 0x24
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d0a0:	4ba0      	ldr	r3, [pc, #640]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0a4:	f003 0303 	and.w	r3, r3, #3
 800d0a8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800d0aa:	4b9e      	ldr	r3, [pc, #632]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0ae:	091b      	lsrs	r3, r3, #4
 800d0b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d0b4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d0b6:	4b9b      	ldr	r3, [pc, #620]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d0ba:	f003 0301 	and.w	r3, r3, #1
 800d0be:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d0c0:	4b98      	ldr	r3, [pc, #608]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d0c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0c4:	08db      	lsrs	r3, r3, #3
 800d0c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d0ca:	693a      	ldr	r2, [r7, #16]
 800d0cc:	fb02 f303 	mul.w	r3, r2, r3
 800d0d0:	ee07 3a90 	vmov	s15, r3
 800d0d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0d8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	f000 8111 	beq.w	800d306 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d0e4:	69bb      	ldr	r3, [r7, #24]
 800d0e6:	2b02      	cmp	r3, #2
 800d0e8:	f000 8083 	beq.w	800d1f2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d0ec:	69bb      	ldr	r3, [r7, #24]
 800d0ee:	2b02      	cmp	r3, #2
 800d0f0:	f200 80a1 	bhi.w	800d236 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d0f4:	69bb      	ldr	r3, [r7, #24]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d003      	beq.n	800d102 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d0fa:	69bb      	ldr	r3, [r7, #24]
 800d0fc:	2b01      	cmp	r3, #1
 800d0fe:	d056      	beq.n	800d1ae <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d100:	e099      	b.n	800d236 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d102:	4b88      	ldr	r3, [pc, #544]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d104:	681b      	ldr	r3, [r3, #0]
 800d106:	f003 0320 	and.w	r3, r3, #32
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d02d      	beq.n	800d16a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d10e:	4b85      	ldr	r3, [pc, #532]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	08db      	lsrs	r3, r3, #3
 800d114:	f003 0303 	and.w	r3, r3, #3
 800d118:	4a83      	ldr	r2, [pc, #524]	@ (800d328 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d11a:	fa22 f303 	lsr.w	r3, r2, r3
 800d11e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d120:	68bb      	ldr	r3, [r7, #8]
 800d122:	ee07 3a90 	vmov	s15, r3
 800d126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d12a:	697b      	ldr	r3, [r7, #20]
 800d12c:	ee07 3a90 	vmov	s15, r3
 800d130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d134:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d138:	4b7a      	ldr	r3, [pc, #488]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d13a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d13c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d140:	ee07 3a90 	vmov	s15, r3
 800d144:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d148:	ed97 6a03 	vldr	s12, [r7, #12]
 800d14c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800d32c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d150:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d154:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d158:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d15c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d160:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d164:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d168:	e087      	b.n	800d27a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d16a:	697b      	ldr	r3, [r7, #20]
 800d16c:	ee07 3a90 	vmov	s15, r3
 800d170:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d174:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800d330 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d178:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d17c:	4b69      	ldr	r3, [pc, #420]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d17e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d180:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d184:	ee07 3a90 	vmov	s15, r3
 800d188:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d18c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d190:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800d32c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d194:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d198:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d19c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d1a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1a8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d1ac:	e065      	b.n	800d27a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d1ae:	697b      	ldr	r3, [r7, #20]
 800d1b0:	ee07 3a90 	vmov	s15, r3
 800d1b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1b8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800d334 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d1bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1c0:	4b58      	ldr	r3, [pc, #352]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d1c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1c8:	ee07 3a90 	vmov	s15, r3
 800d1cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1d0:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1d4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800d32c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d1d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d1e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d1f0:	e043      	b.n	800d27a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	ee07 3a90 	vmov	s15, r3
 800d1f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1fc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800d338 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d200:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d204:	4b47      	ldr	r3, [pc, #284]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d208:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d20c:	ee07 3a90 	vmov	s15, r3
 800d210:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d214:	ed97 6a03 	vldr	s12, [r7, #12]
 800d218:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800d32c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d21c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d220:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d224:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d228:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d22c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d230:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d234:	e021      	b.n	800d27a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	ee07 3a90 	vmov	s15, r3
 800d23c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d240:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800d330 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d244:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d248:	4b36      	ldr	r3, [pc, #216]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d24a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d24c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d250:	ee07 3a90 	vmov	s15, r3
 800d254:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d258:	ed97 6a03 	vldr	s12, [r7, #12]
 800d25c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d32c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d260:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d264:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d268:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d26c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d270:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d274:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d278:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800d27a:	4b2a      	ldr	r3, [pc, #168]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d27c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d27e:	0a5b      	lsrs	r3, r3, #9
 800d280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d284:	ee07 3a90 	vmov	s15, r3
 800d288:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d28c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d290:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d294:	edd7 6a07 	vldr	s13, [r7, #28]
 800d298:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d29c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2a0:	ee17 2a90 	vmov	r2, s15
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800d2a8:	4b1e      	ldr	r3, [pc, #120]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2ac:	0c1b      	lsrs	r3, r3, #16
 800d2ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2b2:	ee07 3a90 	vmov	s15, r3
 800d2b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d2be:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2c2:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2ce:	ee17 2a90 	vmov	r2, s15
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800d2d6:	4b13      	ldr	r3, [pc, #76]	@ (800d324 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d2da:	0e1b      	lsrs	r3, r3, #24
 800d2dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2e0:	ee07 3a90 	vmov	s15, r3
 800d2e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d2ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d2f0:	edd7 6a07 	vldr	s13, [r7, #28]
 800d2f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d2fc:	ee17 2a90 	vmov	r2, s15
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d304:	e008      	b.n	800d318 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	2200      	movs	r2, #0
 800d30a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	2200      	movs	r2, #0
 800d310:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2200      	movs	r2, #0
 800d316:	609a      	str	r2, [r3, #8]
}
 800d318:	bf00      	nop
 800d31a:	3724      	adds	r7, #36	@ 0x24
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr
 800d324:	58024400 	.word	0x58024400
 800d328:	03d09000 	.word	0x03d09000
 800d32c:	46000000 	.word	0x46000000
 800d330:	4c742400 	.word	0x4c742400
 800d334:	4a742400 	.word	0x4a742400
 800d338:	4bbebc20 	.word	0x4bbebc20

0800d33c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b084      	sub	sp, #16
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
 800d344:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d346:	2300      	movs	r3, #0
 800d348:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d34a:	4b53      	ldr	r3, [pc, #332]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d34c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d34e:	f003 0303 	and.w	r3, r3, #3
 800d352:	2b03      	cmp	r3, #3
 800d354:	d101      	bne.n	800d35a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d356:	2301      	movs	r3, #1
 800d358:	e099      	b.n	800d48e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d35a:	4b4f      	ldr	r3, [pc, #316]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	4a4e      	ldr	r2, [pc, #312]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d360:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d364:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d366:	f7f8 ff23 	bl	80061b0 <HAL_GetTick>
 800d36a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d36c:	e008      	b.n	800d380 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d36e:	f7f8 ff1f 	bl	80061b0 <HAL_GetTick>
 800d372:	4602      	mov	r2, r0
 800d374:	68bb      	ldr	r3, [r7, #8]
 800d376:	1ad3      	subs	r3, r2, r3
 800d378:	2b02      	cmp	r3, #2
 800d37a:	d901      	bls.n	800d380 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d37c:	2303      	movs	r3, #3
 800d37e:	e086      	b.n	800d48e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d380:	4b45      	ldr	r3, [pc, #276]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d1f0      	bne.n	800d36e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d38c:	4b42      	ldr	r3, [pc, #264]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d38e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d390:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	031b      	lsls	r3, r3, #12
 800d39a:	493f      	ldr	r1, [pc, #252]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d39c:	4313      	orrs	r3, r2
 800d39e:	628b      	str	r3, [r1, #40]	@ 0x28
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	685b      	ldr	r3, [r3, #4]
 800d3a4:	3b01      	subs	r3, #1
 800d3a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	689b      	ldr	r3, [r3, #8]
 800d3ae:	3b01      	subs	r3, #1
 800d3b0:	025b      	lsls	r3, r3, #9
 800d3b2:	b29b      	uxth	r3, r3
 800d3b4:	431a      	orrs	r2, r3
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	041b      	lsls	r3, r3, #16
 800d3be:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d3c2:	431a      	orrs	r2, r3
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	691b      	ldr	r3, [r3, #16]
 800d3c8:	3b01      	subs	r3, #1
 800d3ca:	061b      	lsls	r3, r3, #24
 800d3cc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d3d0:	4931      	ldr	r1, [pc, #196]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d3d2:	4313      	orrs	r3, r2
 800d3d4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d3d6:	4b30      	ldr	r3, [pc, #192]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	695b      	ldr	r3, [r3, #20]
 800d3e2:	492d      	ldr	r1, [pc, #180]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d3e8:	4b2b      	ldr	r3, [pc, #172]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d3ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3ec:	f023 0220 	bic.w	r2, r3, #32
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	699b      	ldr	r3, [r3, #24]
 800d3f4:	4928      	ldr	r1, [pc, #160]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d3f6:	4313      	orrs	r3, r2
 800d3f8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d3fa:	4b27      	ldr	r3, [pc, #156]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d3fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3fe:	4a26      	ldr	r2, [pc, #152]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d400:	f023 0310 	bic.w	r3, r3, #16
 800d404:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d406:	4b24      	ldr	r3, [pc, #144]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d408:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d40a:	4b24      	ldr	r3, [pc, #144]	@ (800d49c <RCCEx_PLL2_Config+0x160>)
 800d40c:	4013      	ands	r3, r2
 800d40e:	687a      	ldr	r2, [r7, #4]
 800d410:	69d2      	ldr	r2, [r2, #28]
 800d412:	00d2      	lsls	r2, r2, #3
 800d414:	4920      	ldr	r1, [pc, #128]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d416:	4313      	orrs	r3, r2
 800d418:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d41a:	4b1f      	ldr	r3, [pc, #124]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d41c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d41e:	4a1e      	ldr	r2, [pc, #120]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d420:	f043 0310 	orr.w	r3, r3, #16
 800d424:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d426:	683b      	ldr	r3, [r7, #0]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d106      	bne.n	800d43a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d42c:	4b1a      	ldr	r3, [pc, #104]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d42e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d430:	4a19      	ldr	r2, [pc, #100]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d432:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d436:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d438:	e00f      	b.n	800d45a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d43a:	683b      	ldr	r3, [r7, #0]
 800d43c:	2b01      	cmp	r3, #1
 800d43e:	d106      	bne.n	800d44e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d440:	4b15      	ldr	r3, [pc, #84]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d444:	4a14      	ldr	r2, [pc, #80]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d446:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d44a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d44c:	e005      	b.n	800d45a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d44e:	4b12      	ldr	r3, [pc, #72]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d452:	4a11      	ldr	r2, [pc, #68]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d454:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d458:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d45a:	4b0f      	ldr	r3, [pc, #60]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	4a0e      	ldr	r2, [pc, #56]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d460:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d464:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d466:	f7f8 fea3 	bl	80061b0 <HAL_GetTick>
 800d46a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d46c:	e008      	b.n	800d480 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d46e:	f7f8 fe9f 	bl	80061b0 <HAL_GetTick>
 800d472:	4602      	mov	r2, r0
 800d474:	68bb      	ldr	r3, [r7, #8]
 800d476:	1ad3      	subs	r3, r2, r3
 800d478:	2b02      	cmp	r3, #2
 800d47a:	d901      	bls.n	800d480 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d47c:	2303      	movs	r3, #3
 800d47e:	e006      	b.n	800d48e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d480:	4b05      	ldr	r3, [pc, #20]	@ (800d498 <RCCEx_PLL2_Config+0x15c>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d0f0      	beq.n	800d46e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d48c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d48e:	4618      	mov	r0, r3
 800d490:	3710      	adds	r7, #16
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}
 800d496:	bf00      	nop
 800d498:	58024400 	.word	0x58024400
 800d49c:	ffff0007 	.word	0xffff0007

0800d4a0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b084      	sub	sp, #16
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	6078      	str	r0, [r7, #4]
 800d4a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d4aa:	2300      	movs	r3, #0
 800d4ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d4ae:	4b53      	ldr	r3, [pc, #332]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d4b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4b2:	f003 0303 	and.w	r3, r3, #3
 800d4b6:	2b03      	cmp	r3, #3
 800d4b8:	d101      	bne.n	800d4be <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	e099      	b.n	800d5f2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d4be:	4b4f      	ldr	r3, [pc, #316]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	4a4e      	ldr	r2, [pc, #312]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d4c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d4c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d4ca:	f7f8 fe71 	bl	80061b0 <HAL_GetTick>
 800d4ce:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d4d0:	e008      	b.n	800d4e4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d4d2:	f7f8 fe6d 	bl	80061b0 <HAL_GetTick>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	68bb      	ldr	r3, [r7, #8]
 800d4da:	1ad3      	subs	r3, r2, r3
 800d4dc:	2b02      	cmp	r3, #2
 800d4de:	d901      	bls.n	800d4e4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d4e0:	2303      	movs	r3, #3
 800d4e2:	e086      	b.n	800d5f2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d4e4:	4b45      	ldr	r3, [pc, #276]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d1f0      	bne.n	800d4d2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d4f0:	4b42      	ldr	r3, [pc, #264]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d4f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4f4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	051b      	lsls	r3, r3, #20
 800d4fe:	493f      	ldr	r1, [pc, #252]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d500:	4313      	orrs	r3, r2
 800d502:	628b      	str	r3, [r1, #40]	@ 0x28
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	685b      	ldr	r3, [r3, #4]
 800d508:	3b01      	subs	r3, #1
 800d50a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	3b01      	subs	r3, #1
 800d514:	025b      	lsls	r3, r3, #9
 800d516:	b29b      	uxth	r3, r3
 800d518:	431a      	orrs	r2, r3
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	68db      	ldr	r3, [r3, #12]
 800d51e:	3b01      	subs	r3, #1
 800d520:	041b      	lsls	r3, r3, #16
 800d522:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d526:	431a      	orrs	r2, r3
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	691b      	ldr	r3, [r3, #16]
 800d52c:	3b01      	subs	r3, #1
 800d52e:	061b      	lsls	r3, r3, #24
 800d530:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d534:	4931      	ldr	r1, [pc, #196]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d536:	4313      	orrs	r3, r2
 800d538:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d53a:	4b30      	ldr	r3, [pc, #192]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d53c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d53e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	695b      	ldr	r3, [r3, #20]
 800d546:	492d      	ldr	r1, [pc, #180]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d548:	4313      	orrs	r3, r2
 800d54a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d54c:	4b2b      	ldr	r3, [pc, #172]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d54e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d550:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	699b      	ldr	r3, [r3, #24]
 800d558:	4928      	ldr	r1, [pc, #160]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d55a:	4313      	orrs	r3, r2
 800d55c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d55e:	4b27      	ldr	r3, [pc, #156]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d562:	4a26      	ldr	r2, [pc, #152]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d564:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d568:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d56a:	4b24      	ldr	r3, [pc, #144]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d56c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d56e:	4b24      	ldr	r3, [pc, #144]	@ (800d600 <RCCEx_PLL3_Config+0x160>)
 800d570:	4013      	ands	r3, r2
 800d572:	687a      	ldr	r2, [r7, #4]
 800d574:	69d2      	ldr	r2, [r2, #28]
 800d576:	00d2      	lsls	r2, r2, #3
 800d578:	4920      	ldr	r1, [pc, #128]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d57a:	4313      	orrs	r3, r2
 800d57c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d57e:	4b1f      	ldr	r3, [pc, #124]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d582:	4a1e      	ldr	r2, [pc, #120]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d584:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d588:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d106      	bne.n	800d59e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d590:	4b1a      	ldr	r3, [pc, #104]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d594:	4a19      	ldr	r2, [pc, #100]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d596:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d59a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d59c:	e00f      	b.n	800d5be <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800d59e:	683b      	ldr	r3, [r7, #0]
 800d5a0:	2b01      	cmp	r3, #1
 800d5a2:	d106      	bne.n	800d5b2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d5a4:	4b15      	ldr	r3, [pc, #84]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5a8:	4a14      	ldr	r2, [pc, #80]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800d5ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800d5b0:	e005      	b.n	800d5be <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d5b2:	4b12      	ldr	r3, [pc, #72]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5b6:	4a11      	ldr	r2, [pc, #68]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5b8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d5be:	4b0f      	ldr	r3, [pc, #60]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	4a0e      	ldr	r2, [pc, #56]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d5c8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d5ca:	f7f8 fdf1 	bl	80061b0 <HAL_GetTick>
 800d5ce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d5d0:	e008      	b.n	800d5e4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d5d2:	f7f8 fded 	bl	80061b0 <HAL_GetTick>
 800d5d6:	4602      	mov	r2, r0
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	1ad3      	subs	r3, r2, r3
 800d5dc:	2b02      	cmp	r3, #2
 800d5de:	d901      	bls.n	800d5e4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d5e0:	2303      	movs	r3, #3
 800d5e2:	e006      	b.n	800d5f2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d5e4:	4b05      	ldr	r3, [pc, #20]	@ (800d5fc <RCCEx_PLL3_Config+0x15c>)
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d0f0      	beq.n	800d5d2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d5f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5f2:	4618      	mov	r0, r3
 800d5f4:	3710      	adds	r7, #16
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}
 800d5fa:	bf00      	nop
 800d5fc:	58024400 	.word	0x58024400
 800d600:	ffff0007 	.word	0xffff0007

0800d604 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d604:	b580      	push	{r7, lr}
 800d606:	b082      	sub	sp, #8
 800d608:	af00      	add	r7, sp, #0
 800d60a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d101      	bne.n	800d616 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d612:	2301      	movs	r3, #1
 800d614:	e049      	b.n	800d6aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d61c:	b2db      	uxtb	r3, r3
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d106      	bne.n	800d630 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2200      	movs	r2, #0
 800d626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f7f8 f98a 	bl	8005944 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2202      	movs	r2, #2
 800d634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681a      	ldr	r2, [r3, #0]
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	3304      	adds	r3, #4
 800d640:	4619      	mov	r1, r3
 800d642:	4610      	mov	r0, r2
 800d644:	f001 f89a 	bl	800e77c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	2201      	movs	r2, #1
 800d64c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	2201      	movs	r2, #1
 800d654:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2201      	movs	r2, #1
 800d65c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2201      	movs	r2, #1
 800d664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2201      	movs	r2, #1
 800d66c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2201      	movs	r2, #1
 800d674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2201      	movs	r2, #1
 800d67c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	2201      	movs	r2, #1
 800d684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2201      	movs	r2, #1
 800d68c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2201      	movs	r2, #1
 800d694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2201      	movs	r2, #1
 800d69c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2201      	movs	r2, #1
 800d6a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d6a8:	2300      	movs	r3, #0
}
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	3708      	adds	r7, #8
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	bd80      	pop	{r7, pc}
	...

0800d6b4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800d6b4:	b480      	push	{r7}
 800d6b6:	b085      	sub	sp, #20
 800d6b8:	af00      	add	r7, sp, #0
 800d6ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d6c2:	b2db      	uxtb	r3, r3
 800d6c4:	2b01      	cmp	r3, #1
 800d6c6:	d001      	beq.n	800d6cc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800d6c8:	2301      	movs	r3, #1
 800d6ca:	e04c      	b.n	800d766 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2202      	movs	r2, #2
 800d6d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	4a26      	ldr	r2, [pc, #152]	@ (800d774 <HAL_TIM_Base_Start+0xc0>)
 800d6da:	4293      	cmp	r3, r2
 800d6dc:	d022      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d6e6:	d01d      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	4a22      	ldr	r2, [pc, #136]	@ (800d778 <HAL_TIM_Base_Start+0xc4>)
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d018      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a21      	ldr	r2, [pc, #132]	@ (800d77c <HAL_TIM_Base_Start+0xc8>)
 800d6f8:	4293      	cmp	r3, r2
 800d6fa:	d013      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	4a1f      	ldr	r2, [pc, #124]	@ (800d780 <HAL_TIM_Base_Start+0xcc>)
 800d702:	4293      	cmp	r3, r2
 800d704:	d00e      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	4a1e      	ldr	r2, [pc, #120]	@ (800d784 <HAL_TIM_Base_Start+0xd0>)
 800d70c:	4293      	cmp	r3, r2
 800d70e:	d009      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	4a1c      	ldr	r2, [pc, #112]	@ (800d788 <HAL_TIM_Base_Start+0xd4>)
 800d716:	4293      	cmp	r3, r2
 800d718:	d004      	beq.n	800d724 <HAL_TIM_Base_Start+0x70>
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	4a1b      	ldr	r2, [pc, #108]	@ (800d78c <HAL_TIM_Base_Start+0xd8>)
 800d720:	4293      	cmp	r3, r2
 800d722:	d115      	bne.n	800d750 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	689a      	ldr	r2, [r3, #8]
 800d72a:	4b19      	ldr	r3, [pc, #100]	@ (800d790 <HAL_TIM_Base_Start+0xdc>)
 800d72c:	4013      	ands	r3, r2
 800d72e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	2b06      	cmp	r3, #6
 800d734:	d015      	beq.n	800d762 <HAL_TIM_Base_Start+0xae>
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d73c:	d011      	beq.n	800d762 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	681a      	ldr	r2, [r3, #0]
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	f042 0201 	orr.w	r2, r2, #1
 800d74c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d74e:	e008      	b.n	800d762 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	681a      	ldr	r2, [r3, #0]
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	f042 0201 	orr.w	r2, r2, #1
 800d75e:	601a      	str	r2, [r3, #0]
 800d760:	e000      	b.n	800d764 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d762:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d764:	2300      	movs	r3, #0
}
 800d766:	4618      	mov	r0, r3
 800d768:	3714      	adds	r7, #20
 800d76a:	46bd      	mov	sp, r7
 800d76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d770:	4770      	bx	lr
 800d772:	bf00      	nop
 800d774:	40010000 	.word	0x40010000
 800d778:	40000400 	.word	0x40000400
 800d77c:	40000800 	.word	0x40000800
 800d780:	40000c00 	.word	0x40000c00
 800d784:	40010400 	.word	0x40010400
 800d788:	40001800 	.word	0x40001800
 800d78c:	40014000 	.word	0x40014000
 800d790:	00010007 	.word	0x00010007

0800d794 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b082      	sub	sp, #8
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d101      	bne.n	800d7a6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	e049      	b.n	800d83a <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d7ac:	b2db      	uxtb	r3, r3
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d106      	bne.n	800d7c0 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	2200      	movs	r2, #0
 800d7b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800d7ba:	6878      	ldr	r0, [r7, #4]
 800d7bc:	f000 f841 	bl	800d842 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	2202      	movs	r2, #2
 800d7c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	3304      	adds	r3, #4
 800d7d0:	4619      	mov	r1, r3
 800d7d2:	4610      	mov	r0, r2
 800d7d4:	f000 ffd2 	bl	800e77c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	2201      	movs	r2, #1
 800d7dc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2201      	movs	r2, #1
 800d7e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2201      	movs	r2, #1
 800d7ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	2201      	movs	r2, #1
 800d7f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2201      	movs	r2, #1
 800d804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2201      	movs	r2, #1
 800d80c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2201      	movs	r2, #1
 800d814:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	2201      	movs	r2, #1
 800d81c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	2201      	movs	r2, #1
 800d824:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2201      	movs	r2, #1
 800d82c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	2201      	movs	r2, #1
 800d834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d838:	2300      	movs	r3, #0
}
 800d83a:	4618      	mov	r0, r3
 800d83c:	3708      	adds	r7, #8
 800d83e:	46bd      	mov	sp, r7
 800d840:	bd80      	pop	{r7, pc}

0800d842 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800d842:	b480      	push	{r7}
 800d844:	b083      	sub	sp, #12
 800d846:	af00      	add	r7, sp, #0
 800d848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800d84a:	bf00      	nop
 800d84c:	370c      	adds	r7, #12
 800d84e:	46bd      	mov	sp, r7
 800d850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d854:	4770      	bx	lr
	...

0800d858 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d858:	b580      	push	{r7, lr}
 800d85a:	b084      	sub	sp, #16
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
 800d860:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d862:	683b      	ldr	r3, [r7, #0]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d109      	bne.n	800d87c <HAL_TIM_OC_Start+0x24>
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800d86e:	b2db      	uxtb	r3, r3
 800d870:	2b01      	cmp	r3, #1
 800d872:	bf14      	ite	ne
 800d874:	2301      	movne	r3, #1
 800d876:	2300      	moveq	r3, #0
 800d878:	b2db      	uxtb	r3, r3
 800d87a:	e03c      	b.n	800d8f6 <HAL_TIM_OC_Start+0x9e>
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	2b04      	cmp	r3, #4
 800d880:	d109      	bne.n	800d896 <HAL_TIM_OC_Start+0x3e>
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800d888:	b2db      	uxtb	r3, r3
 800d88a:	2b01      	cmp	r3, #1
 800d88c:	bf14      	ite	ne
 800d88e:	2301      	movne	r3, #1
 800d890:	2300      	moveq	r3, #0
 800d892:	b2db      	uxtb	r3, r3
 800d894:	e02f      	b.n	800d8f6 <HAL_TIM_OC_Start+0x9e>
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	2b08      	cmp	r3, #8
 800d89a:	d109      	bne.n	800d8b0 <HAL_TIM_OC_Start+0x58>
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d8a2:	b2db      	uxtb	r3, r3
 800d8a4:	2b01      	cmp	r3, #1
 800d8a6:	bf14      	ite	ne
 800d8a8:	2301      	movne	r3, #1
 800d8aa:	2300      	moveq	r3, #0
 800d8ac:	b2db      	uxtb	r3, r3
 800d8ae:	e022      	b.n	800d8f6 <HAL_TIM_OC_Start+0x9e>
 800d8b0:	683b      	ldr	r3, [r7, #0]
 800d8b2:	2b0c      	cmp	r3, #12
 800d8b4:	d109      	bne.n	800d8ca <HAL_TIM_OC_Start+0x72>
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d8bc:	b2db      	uxtb	r3, r3
 800d8be:	2b01      	cmp	r3, #1
 800d8c0:	bf14      	ite	ne
 800d8c2:	2301      	movne	r3, #1
 800d8c4:	2300      	moveq	r3, #0
 800d8c6:	b2db      	uxtb	r3, r3
 800d8c8:	e015      	b.n	800d8f6 <HAL_TIM_OC_Start+0x9e>
 800d8ca:	683b      	ldr	r3, [r7, #0]
 800d8cc:	2b10      	cmp	r3, #16
 800d8ce:	d109      	bne.n	800d8e4 <HAL_TIM_OC_Start+0x8c>
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d8d6:	b2db      	uxtb	r3, r3
 800d8d8:	2b01      	cmp	r3, #1
 800d8da:	bf14      	ite	ne
 800d8dc:	2301      	movne	r3, #1
 800d8de:	2300      	moveq	r3, #0
 800d8e0:	b2db      	uxtb	r3, r3
 800d8e2:	e008      	b.n	800d8f6 <HAL_TIM_OC_Start+0x9e>
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	2b01      	cmp	r3, #1
 800d8ee:	bf14      	ite	ne
 800d8f0:	2301      	movne	r3, #1
 800d8f2:	2300      	moveq	r3, #0
 800d8f4:	b2db      	uxtb	r3, r3
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d001      	beq.n	800d8fe <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 800d8fa:	2301      	movs	r3, #1
 800d8fc:	e0a1      	b.n	800da42 <HAL_TIM_OC_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d104      	bne.n	800d90e <HAL_TIM_OC_Start+0xb6>
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2202      	movs	r2, #2
 800d908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d90c:	e023      	b.n	800d956 <HAL_TIM_OC_Start+0xfe>
 800d90e:	683b      	ldr	r3, [r7, #0]
 800d910:	2b04      	cmp	r3, #4
 800d912:	d104      	bne.n	800d91e <HAL_TIM_OC_Start+0xc6>
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2202      	movs	r2, #2
 800d918:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d91c:	e01b      	b.n	800d956 <HAL_TIM_OC_Start+0xfe>
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	2b08      	cmp	r3, #8
 800d922:	d104      	bne.n	800d92e <HAL_TIM_OC_Start+0xd6>
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2202      	movs	r2, #2
 800d928:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d92c:	e013      	b.n	800d956 <HAL_TIM_OC_Start+0xfe>
 800d92e:	683b      	ldr	r3, [r7, #0]
 800d930:	2b0c      	cmp	r3, #12
 800d932:	d104      	bne.n	800d93e <HAL_TIM_OC_Start+0xe6>
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2202      	movs	r2, #2
 800d938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d93c:	e00b      	b.n	800d956 <HAL_TIM_OC_Start+0xfe>
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	2b10      	cmp	r3, #16
 800d942:	d104      	bne.n	800d94e <HAL_TIM_OC_Start+0xf6>
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2202      	movs	r2, #2
 800d948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d94c:	e003      	b.n	800d956 <HAL_TIM_OC_Start+0xfe>
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	2202      	movs	r2, #2
 800d952:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	2201      	movs	r2, #1
 800d95c:	6839      	ldr	r1, [r7, #0]
 800d95e:	4618      	mov	r0, r3
 800d960:	f001 fc4a 	bl	800f1f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	4a38      	ldr	r2, [pc, #224]	@ (800da4c <HAL_TIM_OC_Start+0x1f4>)
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d013      	beq.n	800d996 <HAL_TIM_OC_Start+0x13e>
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	4a37      	ldr	r2, [pc, #220]	@ (800da50 <HAL_TIM_OC_Start+0x1f8>)
 800d974:	4293      	cmp	r3, r2
 800d976:	d00e      	beq.n	800d996 <HAL_TIM_OC_Start+0x13e>
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	4a35      	ldr	r2, [pc, #212]	@ (800da54 <HAL_TIM_OC_Start+0x1fc>)
 800d97e:	4293      	cmp	r3, r2
 800d980:	d009      	beq.n	800d996 <HAL_TIM_OC_Start+0x13e>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	4a34      	ldr	r2, [pc, #208]	@ (800da58 <HAL_TIM_OC_Start+0x200>)
 800d988:	4293      	cmp	r3, r2
 800d98a:	d004      	beq.n	800d996 <HAL_TIM_OC_Start+0x13e>
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	4a32      	ldr	r2, [pc, #200]	@ (800da5c <HAL_TIM_OC_Start+0x204>)
 800d992:	4293      	cmp	r3, r2
 800d994:	d101      	bne.n	800d99a <HAL_TIM_OC_Start+0x142>
 800d996:	2301      	movs	r3, #1
 800d998:	e000      	b.n	800d99c <HAL_TIM_OC_Start+0x144>
 800d99a:	2300      	movs	r3, #0
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	d007      	beq.n	800d9b0 <HAL_TIM_OC_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	681b      	ldr	r3, [r3, #0]
 800d9a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d9ae:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4a25      	ldr	r2, [pc, #148]	@ (800da4c <HAL_TIM_OC_Start+0x1f4>)
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	d022      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9c2:	d01d      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	4a25      	ldr	r2, [pc, #148]	@ (800da60 <HAL_TIM_OC_Start+0x208>)
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	d018      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	4a24      	ldr	r2, [pc, #144]	@ (800da64 <HAL_TIM_OC_Start+0x20c>)
 800d9d4:	4293      	cmp	r3, r2
 800d9d6:	d013      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	4a22      	ldr	r2, [pc, #136]	@ (800da68 <HAL_TIM_OC_Start+0x210>)
 800d9de:	4293      	cmp	r3, r2
 800d9e0:	d00e      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	4a1a      	ldr	r2, [pc, #104]	@ (800da50 <HAL_TIM_OC_Start+0x1f8>)
 800d9e8:	4293      	cmp	r3, r2
 800d9ea:	d009      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	4a1e      	ldr	r2, [pc, #120]	@ (800da6c <HAL_TIM_OC_Start+0x214>)
 800d9f2:	4293      	cmp	r3, r2
 800d9f4:	d004      	beq.n	800da00 <HAL_TIM_OC_Start+0x1a8>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	4a16      	ldr	r2, [pc, #88]	@ (800da54 <HAL_TIM_OC_Start+0x1fc>)
 800d9fc:	4293      	cmp	r3, r2
 800d9fe:	d115      	bne.n	800da2c <HAL_TIM_OC_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	689a      	ldr	r2, [r3, #8]
 800da06:	4b1a      	ldr	r3, [pc, #104]	@ (800da70 <HAL_TIM_OC_Start+0x218>)
 800da08:	4013      	ands	r3, r2
 800da0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	2b06      	cmp	r3, #6
 800da10:	d015      	beq.n	800da3e <HAL_TIM_OC_Start+0x1e6>
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800da18:	d011      	beq.n	800da3e <HAL_TIM_OC_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	681a      	ldr	r2, [r3, #0]
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f042 0201 	orr.w	r2, r2, #1
 800da28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da2a:	e008      	b.n	800da3e <HAL_TIM_OC_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	681a      	ldr	r2, [r3, #0]
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	681b      	ldr	r3, [r3, #0]
 800da36:	f042 0201 	orr.w	r2, r2, #1
 800da3a:	601a      	str	r2, [r3, #0]
 800da3c:	e000      	b.n	800da40 <HAL_TIM_OC_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800da3e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800da40:	2300      	movs	r3, #0
}
 800da42:	4618      	mov	r0, r3
 800da44:	3710      	adds	r7, #16
 800da46:	46bd      	mov	sp, r7
 800da48:	bd80      	pop	{r7, pc}
 800da4a:	bf00      	nop
 800da4c:	40010000 	.word	0x40010000
 800da50:	40010400 	.word	0x40010400
 800da54:	40014000 	.word	0x40014000
 800da58:	40014400 	.word	0x40014400
 800da5c:	40014800 	.word	0x40014800
 800da60:	40000400 	.word	0x40000400
 800da64:	40000800 	.word	0x40000800
 800da68:	40000c00 	.word	0x40000c00
 800da6c:	40001800 	.word	0x40001800
 800da70:	00010007 	.word	0x00010007

0800da74 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b084      	sub	sp, #16
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
 800da7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800da7e:	2300      	movs	r3, #0
 800da80:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800da82:	683b      	ldr	r3, [r7, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d109      	bne.n	800da9c <HAL_TIM_OC_Start_IT+0x28>
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800da8e:	b2db      	uxtb	r3, r3
 800da90:	2b01      	cmp	r3, #1
 800da92:	bf14      	ite	ne
 800da94:	2301      	movne	r3, #1
 800da96:	2300      	moveq	r3, #0
 800da98:	b2db      	uxtb	r3, r3
 800da9a:	e03c      	b.n	800db16 <HAL_TIM_OC_Start_IT+0xa2>
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	2b04      	cmp	r3, #4
 800daa0:	d109      	bne.n	800dab6 <HAL_TIM_OC_Start_IT+0x42>
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800daa8:	b2db      	uxtb	r3, r3
 800daaa:	2b01      	cmp	r3, #1
 800daac:	bf14      	ite	ne
 800daae:	2301      	movne	r3, #1
 800dab0:	2300      	moveq	r3, #0
 800dab2:	b2db      	uxtb	r3, r3
 800dab4:	e02f      	b.n	800db16 <HAL_TIM_OC_Start_IT+0xa2>
 800dab6:	683b      	ldr	r3, [r7, #0]
 800dab8:	2b08      	cmp	r3, #8
 800daba:	d109      	bne.n	800dad0 <HAL_TIM_OC_Start_IT+0x5c>
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800dac2:	b2db      	uxtb	r3, r3
 800dac4:	2b01      	cmp	r3, #1
 800dac6:	bf14      	ite	ne
 800dac8:	2301      	movne	r3, #1
 800daca:	2300      	moveq	r3, #0
 800dacc:	b2db      	uxtb	r3, r3
 800dace:	e022      	b.n	800db16 <HAL_TIM_OC_Start_IT+0xa2>
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	2b0c      	cmp	r3, #12
 800dad4:	d109      	bne.n	800daea <HAL_TIM_OC_Start_IT+0x76>
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	2b01      	cmp	r3, #1
 800dae0:	bf14      	ite	ne
 800dae2:	2301      	movne	r3, #1
 800dae4:	2300      	moveq	r3, #0
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	e015      	b.n	800db16 <HAL_TIM_OC_Start_IT+0xa2>
 800daea:	683b      	ldr	r3, [r7, #0]
 800daec:	2b10      	cmp	r3, #16
 800daee:	d109      	bne.n	800db04 <HAL_TIM_OC_Start_IT+0x90>
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	2b01      	cmp	r3, #1
 800dafa:	bf14      	ite	ne
 800dafc:	2301      	movne	r3, #1
 800dafe:	2300      	moveq	r3, #0
 800db00:	b2db      	uxtb	r3, r3
 800db02:	e008      	b.n	800db16 <HAL_TIM_OC_Start_IT+0xa2>
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	2b01      	cmp	r3, #1
 800db0e:	bf14      	ite	ne
 800db10:	2301      	movne	r3, #1
 800db12:	2300      	moveq	r3, #0
 800db14:	b2db      	uxtb	r3, r3
 800db16:	2b00      	cmp	r3, #0
 800db18:	d001      	beq.n	800db1e <HAL_TIM_OC_Start_IT+0xaa>
  {
    return HAL_ERROR;
 800db1a:	2301      	movs	r3, #1
 800db1c:	e0ec      	b.n	800dcf8 <HAL_TIM_OC_Start_IT+0x284>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d104      	bne.n	800db2e <HAL_TIM_OC_Start_IT+0xba>
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	2202      	movs	r2, #2
 800db28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800db2c:	e023      	b.n	800db76 <HAL_TIM_OC_Start_IT+0x102>
 800db2e:	683b      	ldr	r3, [r7, #0]
 800db30:	2b04      	cmp	r3, #4
 800db32:	d104      	bne.n	800db3e <HAL_TIM_OC_Start_IT+0xca>
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2202      	movs	r2, #2
 800db38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800db3c:	e01b      	b.n	800db76 <HAL_TIM_OC_Start_IT+0x102>
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	2b08      	cmp	r3, #8
 800db42:	d104      	bne.n	800db4e <HAL_TIM_OC_Start_IT+0xda>
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2202      	movs	r2, #2
 800db48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800db4c:	e013      	b.n	800db76 <HAL_TIM_OC_Start_IT+0x102>
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	2b0c      	cmp	r3, #12
 800db52:	d104      	bne.n	800db5e <HAL_TIM_OC_Start_IT+0xea>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	2202      	movs	r2, #2
 800db58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800db5c:	e00b      	b.n	800db76 <HAL_TIM_OC_Start_IT+0x102>
 800db5e:	683b      	ldr	r3, [r7, #0]
 800db60:	2b10      	cmp	r3, #16
 800db62:	d104      	bne.n	800db6e <HAL_TIM_OC_Start_IT+0xfa>
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	2202      	movs	r2, #2
 800db68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800db6c:	e003      	b.n	800db76 <HAL_TIM_OC_Start_IT+0x102>
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2202      	movs	r2, #2
 800db72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	2b0c      	cmp	r3, #12
 800db7a:	d841      	bhi.n	800dc00 <HAL_TIM_OC_Start_IT+0x18c>
 800db7c:	a201      	add	r2, pc, #4	@ (adr r2, 800db84 <HAL_TIM_OC_Start_IT+0x110>)
 800db7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800db82:	bf00      	nop
 800db84:	0800dbb9 	.word	0x0800dbb9
 800db88:	0800dc01 	.word	0x0800dc01
 800db8c:	0800dc01 	.word	0x0800dc01
 800db90:	0800dc01 	.word	0x0800dc01
 800db94:	0800dbcb 	.word	0x0800dbcb
 800db98:	0800dc01 	.word	0x0800dc01
 800db9c:	0800dc01 	.word	0x0800dc01
 800dba0:	0800dc01 	.word	0x0800dc01
 800dba4:	0800dbdd 	.word	0x0800dbdd
 800dba8:	0800dc01 	.word	0x0800dc01
 800dbac:	0800dc01 	.word	0x0800dc01
 800dbb0:	0800dc01 	.word	0x0800dc01
 800dbb4:	0800dbef 	.word	0x0800dbef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	68da      	ldr	r2, [r3, #12]
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f042 0202 	orr.w	r2, r2, #2
 800dbc6:	60da      	str	r2, [r3, #12]
      break;
 800dbc8:	e01d      	b.n	800dc06 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	68da      	ldr	r2, [r3, #12]
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	f042 0204 	orr.w	r2, r2, #4
 800dbd8:	60da      	str	r2, [r3, #12]
      break;
 800dbda:	e014      	b.n	800dc06 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	68da      	ldr	r2, [r3, #12]
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	f042 0208 	orr.w	r2, r2, #8
 800dbea:	60da      	str	r2, [r3, #12]
      break;
 800dbec:	e00b      	b.n	800dc06 <HAL_TIM_OC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	68da      	ldr	r2, [r3, #12]
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	f042 0210 	orr.w	r2, r2, #16
 800dbfc:	60da      	str	r2, [r3, #12]
      break;
 800dbfe:	e002      	b.n	800dc06 <HAL_TIM_OC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800dc00:	2301      	movs	r3, #1
 800dc02:	73fb      	strb	r3, [r7, #15]
      break;
 800dc04:	bf00      	nop
  }

  if (status == HAL_OK)
 800dc06:	7bfb      	ldrb	r3, [r7, #15]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d174      	bne.n	800dcf6 <HAL_TIM_OC_Start_IT+0x282>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2201      	movs	r2, #1
 800dc12:	6839      	ldr	r1, [r7, #0]
 800dc14:	4618      	mov	r0, r3
 800dc16:	f001 faef 	bl	800f1f8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	4a38      	ldr	r2, [pc, #224]	@ (800dd00 <HAL_TIM_OC_Start_IT+0x28c>)
 800dc20:	4293      	cmp	r3, r2
 800dc22:	d013      	beq.n	800dc4c <HAL_TIM_OC_Start_IT+0x1d8>
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	4a36      	ldr	r2, [pc, #216]	@ (800dd04 <HAL_TIM_OC_Start_IT+0x290>)
 800dc2a:	4293      	cmp	r3, r2
 800dc2c:	d00e      	beq.n	800dc4c <HAL_TIM_OC_Start_IT+0x1d8>
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	4a35      	ldr	r2, [pc, #212]	@ (800dd08 <HAL_TIM_OC_Start_IT+0x294>)
 800dc34:	4293      	cmp	r3, r2
 800dc36:	d009      	beq.n	800dc4c <HAL_TIM_OC_Start_IT+0x1d8>
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	681b      	ldr	r3, [r3, #0]
 800dc3c:	4a33      	ldr	r2, [pc, #204]	@ (800dd0c <HAL_TIM_OC_Start_IT+0x298>)
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	d004      	beq.n	800dc4c <HAL_TIM_OC_Start_IT+0x1d8>
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	4a32      	ldr	r2, [pc, #200]	@ (800dd10 <HAL_TIM_OC_Start_IT+0x29c>)
 800dc48:	4293      	cmp	r3, r2
 800dc4a:	d101      	bne.n	800dc50 <HAL_TIM_OC_Start_IT+0x1dc>
 800dc4c:	2301      	movs	r3, #1
 800dc4e:	e000      	b.n	800dc52 <HAL_TIM_OC_Start_IT+0x1de>
 800dc50:	2300      	movs	r3, #0
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d007      	beq.n	800dc66 <HAL_TIM_OC_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800dc64:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	4a25      	ldr	r2, [pc, #148]	@ (800dd00 <HAL_TIM_OC_Start_IT+0x28c>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d022      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dc78:	d01d      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	681b      	ldr	r3, [r3, #0]
 800dc7e:	4a25      	ldr	r2, [pc, #148]	@ (800dd14 <HAL_TIM_OC_Start_IT+0x2a0>)
 800dc80:	4293      	cmp	r3, r2
 800dc82:	d018      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	4a23      	ldr	r2, [pc, #140]	@ (800dd18 <HAL_TIM_OC_Start_IT+0x2a4>)
 800dc8a:	4293      	cmp	r3, r2
 800dc8c:	d013      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	4a22      	ldr	r2, [pc, #136]	@ (800dd1c <HAL_TIM_OC_Start_IT+0x2a8>)
 800dc94:	4293      	cmp	r3, r2
 800dc96:	d00e      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	4a19      	ldr	r2, [pc, #100]	@ (800dd04 <HAL_TIM_OC_Start_IT+0x290>)
 800dc9e:	4293      	cmp	r3, r2
 800dca0:	d009      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dca2:	687b      	ldr	r3, [r7, #4]
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	4a1e      	ldr	r2, [pc, #120]	@ (800dd20 <HAL_TIM_OC_Start_IT+0x2ac>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d004      	beq.n	800dcb6 <HAL_TIM_OC_Start_IT+0x242>
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	4a15      	ldr	r2, [pc, #84]	@ (800dd08 <HAL_TIM_OC_Start_IT+0x294>)
 800dcb2:	4293      	cmp	r3, r2
 800dcb4:	d115      	bne.n	800dce2 <HAL_TIM_OC_Start_IT+0x26e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	681b      	ldr	r3, [r3, #0]
 800dcba:	689a      	ldr	r2, [r3, #8]
 800dcbc:	4b19      	ldr	r3, [pc, #100]	@ (800dd24 <HAL_TIM_OC_Start_IT+0x2b0>)
 800dcbe:	4013      	ands	r3, r2
 800dcc0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	2b06      	cmp	r3, #6
 800dcc6:	d015      	beq.n	800dcf4 <HAL_TIM_OC_Start_IT+0x280>
 800dcc8:	68bb      	ldr	r3, [r7, #8]
 800dcca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dcce:	d011      	beq.n	800dcf4 <HAL_TIM_OC_Start_IT+0x280>
      {
        __HAL_TIM_ENABLE(htim);
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	681b      	ldr	r3, [r3, #0]
 800dcd4:	681a      	ldr	r2, [r3, #0]
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f042 0201 	orr.w	r2, r2, #1
 800dcde:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dce0:	e008      	b.n	800dcf4 <HAL_TIM_OC_Start_IT+0x280>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	681a      	ldr	r2, [r3, #0]
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	f042 0201 	orr.w	r2, r2, #1
 800dcf0:	601a      	str	r2, [r3, #0]
 800dcf2:	e000      	b.n	800dcf6 <HAL_TIM_OC_Start_IT+0x282>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dcf4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800dcf6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcf8:	4618      	mov	r0, r3
 800dcfa:	3710      	adds	r7, #16
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	bd80      	pop	{r7, pc}
 800dd00:	40010000 	.word	0x40010000
 800dd04:	40010400 	.word	0x40010400
 800dd08:	40014000 	.word	0x40014000
 800dd0c:	40014400 	.word	0x40014400
 800dd10:	40014800 	.word	0x40014800
 800dd14:	40000400 	.word	0x40000400
 800dd18:	40000800 	.word	0x40000800
 800dd1c:	40000c00 	.word	0x40000c00
 800dd20:	40001800 	.word	0x40001800
 800dd24:	00010007 	.word	0x00010007

0800dd28 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b082      	sub	sp, #8
 800dd2c:	af00      	add	r7, sp, #0
 800dd2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d101      	bne.n	800dd3a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800dd36:	2301      	movs	r3, #1
 800dd38:	e049      	b.n	800ddce <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d106      	bne.n	800dd54 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	2200      	movs	r2, #0
 800dd4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800dd4e:	6878      	ldr	r0, [r7, #4]
 800dd50:	f000 f841 	bl	800ddd6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2202      	movs	r2, #2
 800dd58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681a      	ldr	r2, [r3, #0]
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	3304      	adds	r3, #4
 800dd64:	4619      	mov	r1, r3
 800dd66:	4610      	mov	r0, r2
 800dd68:	f000 fd08 	bl	800e77c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2201      	movs	r2, #1
 800dd70:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	2201      	movs	r2, #1
 800dd78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2201      	movs	r2, #1
 800dd80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2201      	movs	r2, #1
 800dd88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2201      	movs	r2, #1
 800dd90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	2201      	movs	r2, #1
 800dd98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2201      	movs	r2, #1
 800dda0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2201      	movs	r2, #1
 800dda8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	2201      	movs	r2, #1
 800ddb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2201      	movs	r2, #1
 800ddb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	2201      	movs	r2, #1
 800ddc0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2201      	movs	r2, #1
 800ddc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ddcc:	2300      	movs	r3, #0
}
 800ddce:	4618      	mov	r0, r3
 800ddd0:	3708      	adds	r7, #8
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}

0800ddd6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800ddd6:	b480      	push	{r7}
 800ddd8:	b083      	sub	sp, #12
 800ddda:	af00      	add	r7, sp, #0
 800dddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800ddde:	bf00      	nop
 800dde0:	370c      	adds	r7, #12
 800dde2:	46bd      	mov	sp, r7
 800dde4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde8:	4770      	bx	lr
	...

0800ddec <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b084      	sub	sp, #16
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
 800ddf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ddf6:	2300      	movs	r3, #0
 800ddf8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d104      	bne.n	800de0a <HAL_TIM_IC_Start_IT+0x1e>
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800de06:	b2db      	uxtb	r3, r3
 800de08:	e023      	b.n	800de52 <HAL_TIM_IC_Start_IT+0x66>
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	2b04      	cmp	r3, #4
 800de0e:	d104      	bne.n	800de1a <HAL_TIM_IC_Start_IT+0x2e>
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800de16:	b2db      	uxtb	r3, r3
 800de18:	e01b      	b.n	800de52 <HAL_TIM_IC_Start_IT+0x66>
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	2b08      	cmp	r3, #8
 800de1e:	d104      	bne.n	800de2a <HAL_TIM_IC_Start_IT+0x3e>
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800de26:	b2db      	uxtb	r3, r3
 800de28:	e013      	b.n	800de52 <HAL_TIM_IC_Start_IT+0x66>
 800de2a:	683b      	ldr	r3, [r7, #0]
 800de2c:	2b0c      	cmp	r3, #12
 800de2e:	d104      	bne.n	800de3a <HAL_TIM_IC_Start_IT+0x4e>
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800de36:	b2db      	uxtb	r3, r3
 800de38:	e00b      	b.n	800de52 <HAL_TIM_IC_Start_IT+0x66>
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	2b10      	cmp	r3, #16
 800de3e:	d104      	bne.n	800de4a <HAL_TIM_IC_Start_IT+0x5e>
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800de46:	b2db      	uxtb	r3, r3
 800de48:	e003      	b.n	800de52 <HAL_TIM_IC_Start_IT+0x66>
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800de50:	b2db      	uxtb	r3, r3
 800de52:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d104      	bne.n	800de64 <HAL_TIM_IC_Start_IT+0x78>
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800de60:	b2db      	uxtb	r3, r3
 800de62:	e013      	b.n	800de8c <HAL_TIM_IC_Start_IT+0xa0>
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2b04      	cmp	r3, #4
 800de68:	d104      	bne.n	800de74 <HAL_TIM_IC_Start_IT+0x88>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800de70:	b2db      	uxtb	r3, r3
 800de72:	e00b      	b.n	800de8c <HAL_TIM_IC_Start_IT+0xa0>
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	2b08      	cmp	r3, #8
 800de78:	d104      	bne.n	800de84 <HAL_TIM_IC_Start_IT+0x98>
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800de80:	b2db      	uxtb	r3, r3
 800de82:	e003      	b.n	800de8c <HAL_TIM_IC_Start_IT+0xa0>
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800de8a:	b2db      	uxtb	r3, r3
 800de8c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800de8e:	7bbb      	ldrb	r3, [r7, #14]
 800de90:	2b01      	cmp	r3, #1
 800de92:	d102      	bne.n	800de9a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800de94:	7b7b      	ldrb	r3, [r7, #13]
 800de96:	2b01      	cmp	r3, #1
 800de98:	d001      	beq.n	800de9e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800de9a:	2301      	movs	r3, #1
 800de9c:	e0e2      	b.n	800e064 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d104      	bne.n	800deae <HAL_TIM_IC_Start_IT+0xc2>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2202      	movs	r2, #2
 800dea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800deac:	e023      	b.n	800def6 <HAL_TIM_IC_Start_IT+0x10a>
 800deae:	683b      	ldr	r3, [r7, #0]
 800deb0:	2b04      	cmp	r3, #4
 800deb2:	d104      	bne.n	800debe <HAL_TIM_IC_Start_IT+0xd2>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2202      	movs	r2, #2
 800deb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800debc:	e01b      	b.n	800def6 <HAL_TIM_IC_Start_IT+0x10a>
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	2b08      	cmp	r3, #8
 800dec2:	d104      	bne.n	800dece <HAL_TIM_IC_Start_IT+0xe2>
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	2202      	movs	r2, #2
 800dec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800decc:	e013      	b.n	800def6 <HAL_TIM_IC_Start_IT+0x10a>
 800dece:	683b      	ldr	r3, [r7, #0]
 800ded0:	2b0c      	cmp	r3, #12
 800ded2:	d104      	bne.n	800dede <HAL_TIM_IC_Start_IT+0xf2>
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2202      	movs	r2, #2
 800ded8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dedc:	e00b      	b.n	800def6 <HAL_TIM_IC_Start_IT+0x10a>
 800dede:	683b      	ldr	r3, [r7, #0]
 800dee0:	2b10      	cmp	r3, #16
 800dee2:	d104      	bne.n	800deee <HAL_TIM_IC_Start_IT+0x102>
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2202      	movs	r2, #2
 800dee8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800deec:	e003      	b.n	800def6 <HAL_TIM_IC_Start_IT+0x10a>
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2202      	movs	r2, #2
 800def2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800def6:	683b      	ldr	r3, [r7, #0]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d104      	bne.n	800df06 <HAL_TIM_IC_Start_IT+0x11a>
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2202      	movs	r2, #2
 800df00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800df04:	e013      	b.n	800df2e <HAL_TIM_IC_Start_IT+0x142>
 800df06:	683b      	ldr	r3, [r7, #0]
 800df08:	2b04      	cmp	r3, #4
 800df0a:	d104      	bne.n	800df16 <HAL_TIM_IC_Start_IT+0x12a>
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	2202      	movs	r2, #2
 800df10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800df14:	e00b      	b.n	800df2e <HAL_TIM_IC_Start_IT+0x142>
 800df16:	683b      	ldr	r3, [r7, #0]
 800df18:	2b08      	cmp	r3, #8
 800df1a:	d104      	bne.n	800df26 <HAL_TIM_IC_Start_IT+0x13a>
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	2202      	movs	r2, #2
 800df20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800df24:	e003      	b.n	800df2e <HAL_TIM_IC_Start_IT+0x142>
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	2202      	movs	r2, #2
 800df2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	2b0c      	cmp	r3, #12
 800df32:	d841      	bhi.n	800dfb8 <HAL_TIM_IC_Start_IT+0x1cc>
 800df34:	a201      	add	r2, pc, #4	@ (adr r2, 800df3c <HAL_TIM_IC_Start_IT+0x150>)
 800df36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df3a:	bf00      	nop
 800df3c:	0800df71 	.word	0x0800df71
 800df40:	0800dfb9 	.word	0x0800dfb9
 800df44:	0800dfb9 	.word	0x0800dfb9
 800df48:	0800dfb9 	.word	0x0800dfb9
 800df4c:	0800df83 	.word	0x0800df83
 800df50:	0800dfb9 	.word	0x0800dfb9
 800df54:	0800dfb9 	.word	0x0800dfb9
 800df58:	0800dfb9 	.word	0x0800dfb9
 800df5c:	0800df95 	.word	0x0800df95
 800df60:	0800dfb9 	.word	0x0800dfb9
 800df64:	0800dfb9 	.word	0x0800dfb9
 800df68:	0800dfb9 	.word	0x0800dfb9
 800df6c:	0800dfa7 	.word	0x0800dfa7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	68da      	ldr	r2, [r3, #12]
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	f042 0202 	orr.w	r2, r2, #2
 800df7e:	60da      	str	r2, [r3, #12]
      break;
 800df80:	e01d      	b.n	800dfbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	68da      	ldr	r2, [r3, #12]
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	f042 0204 	orr.w	r2, r2, #4
 800df90:	60da      	str	r2, [r3, #12]
      break;
 800df92:	e014      	b.n	800dfbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	68da      	ldr	r2, [r3, #12]
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	f042 0208 	orr.w	r2, r2, #8
 800dfa2:	60da      	str	r2, [r3, #12]
      break;
 800dfa4:	e00b      	b.n	800dfbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	68da      	ldr	r2, [r3, #12]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	f042 0210 	orr.w	r2, r2, #16
 800dfb4:	60da      	str	r2, [r3, #12]
      break;
 800dfb6:	e002      	b.n	800dfbe <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800dfb8:	2301      	movs	r3, #1
 800dfba:	73fb      	strb	r3, [r7, #15]
      break;
 800dfbc:	bf00      	nop
  }

  if (status == HAL_OK)
 800dfbe:	7bfb      	ldrb	r3, [r7, #15]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d14e      	bne.n	800e062 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	2201      	movs	r2, #1
 800dfca:	6839      	ldr	r1, [r7, #0]
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f001 f913 	bl	800f1f8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	4a25      	ldr	r2, [pc, #148]	@ (800e06c <HAL_TIM_IC_Start_IT+0x280>)
 800dfd8:	4293      	cmp	r3, r2
 800dfda:	d022      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	681b      	ldr	r3, [r3, #0]
 800dfe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dfe4:	d01d      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a21      	ldr	r2, [pc, #132]	@ (800e070 <HAL_TIM_IC_Start_IT+0x284>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d018      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	4a1f      	ldr	r2, [pc, #124]	@ (800e074 <HAL_TIM_IC_Start_IT+0x288>)
 800dff6:	4293      	cmp	r3, r2
 800dff8:	d013      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	4a1e      	ldr	r2, [pc, #120]	@ (800e078 <HAL_TIM_IC_Start_IT+0x28c>)
 800e000:	4293      	cmp	r3, r2
 800e002:	d00e      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	4a1c      	ldr	r2, [pc, #112]	@ (800e07c <HAL_TIM_IC_Start_IT+0x290>)
 800e00a:	4293      	cmp	r3, r2
 800e00c:	d009      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	4a1b      	ldr	r2, [pc, #108]	@ (800e080 <HAL_TIM_IC_Start_IT+0x294>)
 800e014:	4293      	cmp	r3, r2
 800e016:	d004      	beq.n	800e022 <HAL_TIM_IC_Start_IT+0x236>
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	4a19      	ldr	r2, [pc, #100]	@ (800e084 <HAL_TIM_IC_Start_IT+0x298>)
 800e01e:	4293      	cmp	r3, r2
 800e020:	d115      	bne.n	800e04e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	689a      	ldr	r2, [r3, #8]
 800e028:	4b17      	ldr	r3, [pc, #92]	@ (800e088 <HAL_TIM_IC_Start_IT+0x29c>)
 800e02a:	4013      	ands	r3, r2
 800e02c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	2b06      	cmp	r3, #6
 800e032:	d015      	beq.n	800e060 <HAL_TIM_IC_Start_IT+0x274>
 800e034:	68bb      	ldr	r3, [r7, #8]
 800e036:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e03a:	d011      	beq.n	800e060 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	681a      	ldr	r2, [r3, #0]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	f042 0201 	orr.w	r2, r2, #1
 800e04a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e04c:	e008      	b.n	800e060 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	681a      	ldr	r2, [r3, #0]
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	f042 0201 	orr.w	r2, r2, #1
 800e05c:	601a      	str	r2, [r3, #0]
 800e05e:	e000      	b.n	800e062 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e060:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800e062:	7bfb      	ldrb	r3, [r7, #15]
}
 800e064:	4618      	mov	r0, r3
 800e066:	3710      	adds	r7, #16
 800e068:	46bd      	mov	sp, r7
 800e06a:	bd80      	pop	{r7, pc}
 800e06c:	40010000 	.word	0x40010000
 800e070:	40000400 	.word	0x40000400
 800e074:	40000800 	.word	0x40000800
 800e078:	40000c00 	.word	0x40000c00
 800e07c:	40010400 	.word	0x40010400
 800e080:	40001800 	.word	0x40001800
 800e084:	40014000 	.word	0x40014000
 800e088:	00010007 	.word	0x00010007

0800e08c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b084      	sub	sp, #16
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	68db      	ldr	r3, [r3, #12]
 800e09a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	691b      	ldr	r3, [r3, #16]
 800e0a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e0a4:	68bb      	ldr	r3, [r7, #8]
 800e0a6:	f003 0302 	and.w	r3, r3, #2
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	d020      	beq.n	800e0f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	f003 0302 	and.w	r3, r3, #2
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d01b      	beq.n	800e0f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	681b      	ldr	r3, [r3, #0]
 800e0bc:	f06f 0202 	mvn.w	r2, #2
 800e0c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2201      	movs	r2, #1
 800e0c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	699b      	ldr	r3, [r3, #24]
 800e0ce:	f003 0303 	and.w	r3, r3, #3
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d003      	beq.n	800e0de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e0d6:	6878      	ldr	r0, [r7, #4]
 800e0d8:	f7f5 fd40 	bl	8003b5c <HAL_TIM_IC_CaptureCallback>
 800e0dc:	e005      	b.n	800e0ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e0de:	6878      	ldr	r0, [r7, #4]
 800e0e0:	f7f5 fd5e 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e0e4:	6878      	ldr	r0, [r7, #4]
 800e0e6:	f000 fb35 	bl	800e754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e0f0:	68bb      	ldr	r3, [r7, #8]
 800e0f2:	f003 0304 	and.w	r3, r3, #4
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d020      	beq.n	800e13c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	f003 0304 	and.w	r3, r3, #4
 800e100:	2b00      	cmp	r3, #0
 800e102:	d01b      	beq.n	800e13c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	f06f 0204 	mvn.w	r2, #4
 800e10c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2202      	movs	r2, #2
 800e112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	699b      	ldr	r3, [r3, #24]
 800e11a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d003      	beq.n	800e12a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e122:	6878      	ldr	r0, [r7, #4]
 800e124:	f7f5 fd1a 	bl	8003b5c <HAL_TIM_IC_CaptureCallback>
 800e128:	e005      	b.n	800e136 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e12a:	6878      	ldr	r0, [r7, #4]
 800e12c:	f7f5 fd38 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f000 fb0f 	bl	800e754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	2200      	movs	r2, #0
 800e13a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e13c:	68bb      	ldr	r3, [r7, #8]
 800e13e:	f003 0308 	and.w	r3, r3, #8
 800e142:	2b00      	cmp	r3, #0
 800e144:	d020      	beq.n	800e188 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f003 0308 	and.w	r3, r3, #8
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	d01b      	beq.n	800e188 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f06f 0208 	mvn.w	r2, #8
 800e158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	2204      	movs	r2, #4
 800e15e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	69db      	ldr	r3, [r3, #28]
 800e166:	f003 0303 	and.w	r3, r3, #3
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d003      	beq.n	800e176 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e16e:	6878      	ldr	r0, [r7, #4]
 800e170:	f7f5 fcf4 	bl	8003b5c <HAL_TIM_IC_CaptureCallback>
 800e174:	e005      	b.n	800e182 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e176:	6878      	ldr	r0, [r7, #4]
 800e178:	f7f5 fd12 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e17c:	6878      	ldr	r0, [r7, #4]
 800e17e:	f000 fae9 	bl	800e754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	2200      	movs	r2, #0
 800e186:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e188:	68bb      	ldr	r3, [r7, #8]
 800e18a:	f003 0310 	and.w	r3, r3, #16
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d020      	beq.n	800e1d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f003 0310 	and.w	r3, r3, #16
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d01b      	beq.n	800e1d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	f06f 0210 	mvn.w	r2, #16
 800e1a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	2208      	movs	r2, #8
 800e1aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	69db      	ldr	r3, [r3, #28]
 800e1b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d003      	beq.n	800e1c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e1ba:	6878      	ldr	r0, [r7, #4]
 800e1bc:	f7f5 fcce 	bl	8003b5c <HAL_TIM_IC_CaptureCallback>
 800e1c0:	e005      	b.n	800e1ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f7f5 fcec 	bl	8003ba0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f000 fac3 	bl	800e754 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	f003 0301 	and.w	r3, r3, #1
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d00c      	beq.n	800e1f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	f003 0301 	and.w	r3, r3, #1
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d007      	beq.n	800e1f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	f06f 0201 	mvn.w	r2, #1
 800e1f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e1f2:	6878      	ldr	r0, [r7, #4]
 800e1f4:	f000 faa4 	bl	800e740 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e1f8:	68bb      	ldr	r3, [r7, #8]
 800e1fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d104      	bne.n	800e20c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800e202:	68bb      	ldr	r3, [r7, #8]
 800e204:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d00c      	beq.n	800e226 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e212:	2b00      	cmp	r3, #0
 800e214:	d007      	beq.n	800e226 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800e21e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f001 f925 	bl	800f470 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800e226:	68bb      	ldr	r3, [r7, #8]
 800e228:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d00c      	beq.n	800e24a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e236:	2b00      	cmp	r3, #0
 800e238:	d007      	beq.n	800e24a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800e242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f001 f91d 	bl	800f484 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e250:	2b00      	cmp	r3, #0
 800e252:	d00c      	beq.n	800e26e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d007      	beq.n	800e26e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e268:	6878      	ldr	r0, [r7, #4]
 800e26a:	f000 fa7d 	bl	800e768 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e26e:	68bb      	ldr	r3, [r7, #8]
 800e270:	f003 0320 	and.w	r3, r3, #32
 800e274:	2b00      	cmp	r3, #0
 800e276:	d00c      	beq.n	800e292 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	f003 0320 	and.w	r3, r3, #32
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d007      	beq.n	800e292 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	f06f 0220 	mvn.w	r2, #32
 800e28a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e28c:	6878      	ldr	r0, [r7, #4]
 800e28e:	f001 f8e5 	bl	800f45c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e292:	bf00      	nop
 800e294:	3710      	adds	r7, #16
 800e296:	46bd      	mov	sp, r7
 800e298:	bd80      	pop	{r7, pc}
	...

0800e29c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b086      	sub	sp, #24
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	60f8      	str	r0, [r7, #12]
 800e2a4:	60b9      	str	r1, [r7, #8]
 800e2a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e2b2:	2b01      	cmp	r3, #1
 800e2b4:	d101      	bne.n	800e2ba <HAL_TIM_OC_ConfigChannel+0x1e>
 800e2b6:	2302      	movs	r3, #2
 800e2b8:	e066      	b.n	800e388 <HAL_TIM_OC_ConfigChannel+0xec>
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	2201      	movs	r2, #1
 800e2be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2b14      	cmp	r3, #20
 800e2c6:	d857      	bhi.n	800e378 <HAL_TIM_OC_ConfigChannel+0xdc>
 800e2c8:	a201      	add	r2, pc, #4	@ (adr r2, 800e2d0 <HAL_TIM_OC_ConfigChannel+0x34>)
 800e2ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ce:	bf00      	nop
 800e2d0:	0800e325 	.word	0x0800e325
 800e2d4:	0800e379 	.word	0x0800e379
 800e2d8:	0800e379 	.word	0x0800e379
 800e2dc:	0800e379 	.word	0x0800e379
 800e2e0:	0800e333 	.word	0x0800e333
 800e2e4:	0800e379 	.word	0x0800e379
 800e2e8:	0800e379 	.word	0x0800e379
 800e2ec:	0800e379 	.word	0x0800e379
 800e2f0:	0800e341 	.word	0x0800e341
 800e2f4:	0800e379 	.word	0x0800e379
 800e2f8:	0800e379 	.word	0x0800e379
 800e2fc:	0800e379 	.word	0x0800e379
 800e300:	0800e34f 	.word	0x0800e34f
 800e304:	0800e379 	.word	0x0800e379
 800e308:	0800e379 	.word	0x0800e379
 800e30c:	0800e379 	.word	0x0800e379
 800e310:	0800e35d 	.word	0x0800e35d
 800e314:	0800e379 	.word	0x0800e379
 800e318:	0800e379 	.word	0x0800e379
 800e31c:	0800e379 	.word	0x0800e379
 800e320:	0800e36b 	.word	0x0800e36b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	68b9      	ldr	r1, [r7, #8]
 800e32a:	4618      	mov	r0, r3
 800e32c:	f000 fac6 	bl	800e8bc <TIM_OC1_SetConfig>
      break;
 800e330:	e025      	b.n	800e37e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e332:	68fb      	ldr	r3, [r7, #12]
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	68b9      	ldr	r1, [r7, #8]
 800e338:	4618      	mov	r0, r3
 800e33a:	f000 fb4f 	bl	800e9dc <TIM_OC2_SetConfig>
      break;
 800e33e:	e01e      	b.n	800e37e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	68b9      	ldr	r1, [r7, #8]
 800e346:	4618      	mov	r0, r3
 800e348:	f000 fbd2 	bl	800eaf0 <TIM_OC3_SetConfig>
      break;
 800e34c:	e017      	b.n	800e37e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	68b9      	ldr	r1, [r7, #8]
 800e354:	4618      	mov	r0, r3
 800e356:	f000 fc53 	bl	800ec00 <TIM_OC4_SetConfig>
      break;
 800e35a:	e010      	b.n	800e37e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	68b9      	ldr	r1, [r7, #8]
 800e362:	4618      	mov	r0, r3
 800e364:	f000 fcb6 	bl	800ecd4 <TIM_OC5_SetConfig>
      break;
 800e368:	e009      	b.n	800e37e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	68b9      	ldr	r1, [r7, #8]
 800e370:	4618      	mov	r0, r3
 800e372:	f000 fd13 	bl	800ed9c <TIM_OC6_SetConfig>
      break;
 800e376:	e002      	b.n	800e37e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 800e378:	2301      	movs	r3, #1
 800e37a:	75fb      	strb	r3, [r7, #23]
      break;
 800e37c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	2200      	movs	r2, #0
 800e382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e386:	7dfb      	ldrb	r3, [r7, #23]
}
 800e388:	4618      	mov	r0, r3
 800e38a:	3718      	adds	r7, #24
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}

0800e390 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800e390:	b580      	push	{r7, lr}
 800e392:	b086      	sub	sp, #24
 800e394:	af00      	add	r7, sp, #0
 800e396:	60f8      	str	r0, [r7, #12]
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e39c:	2300      	movs	r3, #0
 800e39e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e3a6:	2b01      	cmp	r3, #1
 800e3a8:	d101      	bne.n	800e3ae <HAL_TIM_IC_ConfigChannel+0x1e>
 800e3aa:	2302      	movs	r3, #2
 800e3ac:	e088      	b.n	800e4c0 <HAL_TIM_IC_ConfigChannel+0x130>
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800e3b6:	687b      	ldr	r3, [r7, #4]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d11b      	bne.n	800e3f4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e3c4:	68bb      	ldr	r3, [r7, #8]
 800e3c6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e3c8:	68bb      	ldr	r3, [r7, #8]
 800e3ca:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800e3cc:	f000 fd4c 	bl	800ee68 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	699a      	ldr	r2, [r3, #24]
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	f022 020c 	bic.w	r2, r2, #12
 800e3de:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	6999      	ldr	r1, [r3, #24]
 800e3e6:	68bb      	ldr	r3, [r7, #8]
 800e3e8:	689a      	ldr	r2, [r3, #8]
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	430a      	orrs	r2, r1
 800e3f0:	619a      	str	r2, [r3, #24]
 800e3f2:	e060      	b.n	800e4b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2b04      	cmp	r3, #4
 800e3f8:	d11c      	bne.n	800e434 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e402:	68bb      	ldr	r3, [r7, #8]
 800e404:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800e40a:	f000 fdd0 	bl	800efae <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	699a      	ldr	r2, [r3, #24]
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800e41c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	6999      	ldr	r1, [r3, #24]
 800e424:	68bb      	ldr	r3, [r7, #8]
 800e426:	689b      	ldr	r3, [r3, #8]
 800e428:	021a      	lsls	r2, r3, #8
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	430a      	orrs	r2, r1
 800e430:	619a      	str	r2, [r3, #24]
 800e432:	e040      	b.n	800e4b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2b08      	cmp	r3, #8
 800e438:	d11b      	bne.n	800e472 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e442:	68bb      	ldr	r3, [r7, #8]
 800e444:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e446:	68bb      	ldr	r3, [r7, #8]
 800e448:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800e44a:	f000 fe1d 	bl	800f088 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	69da      	ldr	r2, [r3, #28]
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	f022 020c 	bic.w	r2, r2, #12
 800e45c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800e45e:	68fb      	ldr	r3, [r7, #12]
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	69d9      	ldr	r1, [r3, #28]
 800e464:	68bb      	ldr	r3, [r7, #8]
 800e466:	689a      	ldr	r2, [r3, #8]
 800e468:	68fb      	ldr	r3, [r7, #12]
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	430a      	orrs	r2, r1
 800e46e:	61da      	str	r2, [r3, #28]
 800e470:	e021      	b.n	800e4b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	2b0c      	cmp	r3, #12
 800e476:	d11c      	bne.n	800e4b2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800e478:	68fb      	ldr	r3, [r7, #12]
 800e47a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800e47c:	68bb      	ldr	r3, [r7, #8]
 800e47e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800e480:	68bb      	ldr	r3, [r7, #8]
 800e482:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800e484:	68bb      	ldr	r3, [r7, #8]
 800e486:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800e488:	f000 fe3a 	bl	800f100 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	69da      	ldr	r2, [r3, #28]
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800e49a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	69d9      	ldr	r1, [r3, #28]
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	689b      	ldr	r3, [r3, #8]
 800e4a6:	021a      	lsls	r2, r3, #8
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	430a      	orrs	r2, r1
 800e4ae:	61da      	str	r2, [r3, #28]
 800e4b0:	e001      	b.n	800e4b6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800e4b6:	68fb      	ldr	r3, [r7, #12]
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e4be:	7dfb      	ldrb	r3, [r7, #23]
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3718      	adds	r7, #24
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}

0800e4c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b084      	sub	sp, #16
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e4dc:	2b01      	cmp	r3, #1
 800e4de:	d101      	bne.n	800e4e4 <HAL_TIM_ConfigClockSource+0x1c>
 800e4e0:	2302      	movs	r3, #2
 800e4e2:	e0dc      	b.n	800e69e <HAL_TIM_ConfigClockSource+0x1d6>
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	2201      	movs	r2, #1
 800e4e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	2202      	movs	r2, #2
 800e4f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	689b      	ldr	r3, [r3, #8]
 800e4fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e4fc:	68ba      	ldr	r2, [r7, #8]
 800e4fe:	4b6a      	ldr	r3, [pc, #424]	@ (800e6a8 <HAL_TIM_ConfigClockSource+0x1e0>)
 800e500:	4013      	ands	r3, r2
 800e502:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e504:	68bb      	ldr	r3, [r7, #8]
 800e506:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e50a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	68ba      	ldr	r2, [r7, #8]
 800e512:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e514:	683b      	ldr	r3, [r7, #0]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	4a64      	ldr	r2, [pc, #400]	@ (800e6ac <HAL_TIM_ConfigClockSource+0x1e4>)
 800e51a:	4293      	cmp	r3, r2
 800e51c:	f000 80a9 	beq.w	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e520:	4a62      	ldr	r2, [pc, #392]	@ (800e6ac <HAL_TIM_ConfigClockSource+0x1e4>)
 800e522:	4293      	cmp	r3, r2
 800e524:	f200 80ae 	bhi.w	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e528:	4a61      	ldr	r2, [pc, #388]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800e52a:	4293      	cmp	r3, r2
 800e52c:	f000 80a1 	beq.w	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e530:	4a5f      	ldr	r2, [pc, #380]	@ (800e6b0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800e532:	4293      	cmp	r3, r2
 800e534:	f200 80a6 	bhi.w	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e538:	4a5e      	ldr	r2, [pc, #376]	@ (800e6b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e53a:	4293      	cmp	r3, r2
 800e53c:	f000 8099 	beq.w	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e540:	4a5c      	ldr	r2, [pc, #368]	@ (800e6b4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e542:	4293      	cmp	r3, r2
 800e544:	f200 809e 	bhi.w	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e548:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e54c:	f000 8091 	beq.w	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e550:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e554:	f200 8096 	bhi.w	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e558:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e55c:	f000 8089 	beq.w	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e560:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e564:	f200 808e 	bhi.w	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e568:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e56c:	d03e      	beq.n	800e5ec <HAL_TIM_ConfigClockSource+0x124>
 800e56e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e572:	f200 8087 	bhi.w	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e576:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e57a:	f000 8086 	beq.w	800e68a <HAL_TIM_ConfigClockSource+0x1c2>
 800e57e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e582:	d87f      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e584:	2b70      	cmp	r3, #112	@ 0x70
 800e586:	d01a      	beq.n	800e5be <HAL_TIM_ConfigClockSource+0xf6>
 800e588:	2b70      	cmp	r3, #112	@ 0x70
 800e58a:	d87b      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e58c:	2b60      	cmp	r3, #96	@ 0x60
 800e58e:	d050      	beq.n	800e632 <HAL_TIM_ConfigClockSource+0x16a>
 800e590:	2b60      	cmp	r3, #96	@ 0x60
 800e592:	d877      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e594:	2b50      	cmp	r3, #80	@ 0x50
 800e596:	d03c      	beq.n	800e612 <HAL_TIM_ConfigClockSource+0x14a>
 800e598:	2b50      	cmp	r3, #80	@ 0x50
 800e59a:	d873      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e59c:	2b40      	cmp	r3, #64	@ 0x40
 800e59e:	d058      	beq.n	800e652 <HAL_TIM_ConfigClockSource+0x18a>
 800e5a0:	2b40      	cmp	r3, #64	@ 0x40
 800e5a2:	d86f      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e5a4:	2b30      	cmp	r3, #48	@ 0x30
 800e5a6:	d064      	beq.n	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e5a8:	2b30      	cmp	r3, #48	@ 0x30
 800e5aa:	d86b      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e5ac:	2b20      	cmp	r3, #32
 800e5ae:	d060      	beq.n	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e5b0:	2b20      	cmp	r3, #32
 800e5b2:	d867      	bhi.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d05c      	beq.n	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e5b8:	2b10      	cmp	r3, #16
 800e5ba:	d05a      	beq.n	800e672 <HAL_TIM_ConfigClockSource+0x1aa>
 800e5bc:	e062      	b.n	800e684 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e5ca:	683b      	ldr	r3, [r7, #0]
 800e5cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e5ce:	f000 fdf3 	bl	800f1b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	689b      	ldr	r3, [r3, #8]
 800e5d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e5e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	681b      	ldr	r3, [r3, #0]
 800e5e6:	68ba      	ldr	r2, [r7, #8]
 800e5e8:	609a      	str	r2, [r3, #8]
      break;
 800e5ea:	e04f      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e5f0:	683b      	ldr	r3, [r7, #0]
 800e5f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e5fc:	f000 fddc 	bl	800f1b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	681b      	ldr	r3, [r3, #0]
 800e604:	689a      	ldr	r2, [r3, #8]
 800e606:	687b      	ldr	r3, [r7, #4]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e60e:	609a      	str	r2, [r3, #8]
      break;
 800e610:	e03c      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e61a:	683b      	ldr	r3, [r7, #0]
 800e61c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e61e:	461a      	mov	r2, r3
 800e620:	f000 fc96 	bl	800ef50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	2150      	movs	r1, #80	@ 0x50
 800e62a:	4618      	mov	r0, r3
 800e62c:	f000 fda6 	bl	800f17c <TIM_ITRx_SetConfig>
      break;
 800e630:	e02c      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e636:	683b      	ldr	r3, [r7, #0]
 800e638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e63a:	683b      	ldr	r3, [r7, #0]
 800e63c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e63e:	461a      	mov	r2, r3
 800e640:	f000 fcf2 	bl	800f028 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	2160      	movs	r1, #96	@ 0x60
 800e64a:	4618      	mov	r0, r3
 800e64c:	f000 fd96 	bl	800f17c <TIM_ITRx_SetConfig>
      break;
 800e650:	e01c      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e656:	683b      	ldr	r3, [r7, #0]
 800e658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e65a:	683b      	ldr	r3, [r7, #0]
 800e65c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e65e:	461a      	mov	r2, r3
 800e660:	f000 fc76 	bl	800ef50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	2140      	movs	r1, #64	@ 0x40
 800e66a:	4618      	mov	r0, r3
 800e66c:	f000 fd86 	bl	800f17c <TIM_ITRx_SetConfig>
      break;
 800e670:	e00c      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681a      	ldr	r2, [r3, #0]
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	4619      	mov	r1, r3
 800e67c:	4610      	mov	r0, r2
 800e67e:	f000 fd7d 	bl	800f17c <TIM_ITRx_SetConfig>
      break;
 800e682:	e003      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e684:	2301      	movs	r3, #1
 800e686:	73fb      	strb	r3, [r7, #15]
      break;
 800e688:	e000      	b.n	800e68c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e68a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2201      	movs	r2, #1
 800e690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2200      	movs	r2, #0
 800e698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e69c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e69e:	4618      	mov	r0, r3
 800e6a0:	3710      	adds	r7, #16
 800e6a2:	46bd      	mov	sp, r7
 800e6a4:	bd80      	pop	{r7, pc}
 800e6a6:	bf00      	nop
 800e6a8:	ffceff88 	.word	0xffceff88
 800e6ac:	00100040 	.word	0x00100040
 800e6b0:	00100030 	.word	0x00100030
 800e6b4:	00100020 	.word	0x00100020

0800e6b8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b085      	sub	sp, #20
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
 800e6c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800e6c2:	2300      	movs	r3, #0
 800e6c4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800e6c6:	683b      	ldr	r3, [r7, #0]
 800e6c8:	2b0c      	cmp	r3, #12
 800e6ca:	d831      	bhi.n	800e730 <HAL_TIM_ReadCapturedValue+0x78>
 800e6cc:	a201      	add	r2, pc, #4	@ (adr r2, 800e6d4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800e6ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6d2:	bf00      	nop
 800e6d4:	0800e709 	.word	0x0800e709
 800e6d8:	0800e731 	.word	0x0800e731
 800e6dc:	0800e731 	.word	0x0800e731
 800e6e0:	0800e731 	.word	0x0800e731
 800e6e4:	0800e713 	.word	0x0800e713
 800e6e8:	0800e731 	.word	0x0800e731
 800e6ec:	0800e731 	.word	0x0800e731
 800e6f0:	0800e731 	.word	0x0800e731
 800e6f4:	0800e71d 	.word	0x0800e71d
 800e6f8:	0800e731 	.word	0x0800e731
 800e6fc:	0800e731 	.word	0x0800e731
 800e700:	0800e731 	.word	0x0800e731
 800e704:	0800e727 	.word	0x0800e727
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e70e:	60fb      	str	r3, [r7, #12]

      break;
 800e710:	e00f      	b.n	800e732 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e718:	60fb      	str	r3, [r7, #12]

      break;
 800e71a:	e00a      	b.n	800e732 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e722:	60fb      	str	r3, [r7, #12]

      break;
 800e724:	e005      	b.n	800e732 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e72c:	60fb      	str	r3, [r7, #12]

      break;
 800e72e:	e000      	b.n	800e732 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800e730:	bf00      	nop
  }

  return tmpreg;
 800e732:	68fb      	ldr	r3, [r7, #12]
}
 800e734:	4618      	mov	r0, r3
 800e736:	3714      	adds	r7, #20
 800e738:	46bd      	mov	sp, r7
 800e73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73e:	4770      	bx	lr

0800e740 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e740:	b480      	push	{r7}
 800e742:	b083      	sub	sp, #12
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800e748:	bf00      	nop
 800e74a:	370c      	adds	r7, #12
 800e74c:	46bd      	mov	sp, r7
 800e74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e752:	4770      	bx	lr

0800e754 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e754:	b480      	push	{r7}
 800e756:	b083      	sub	sp, #12
 800e758:	af00      	add	r7, sp, #0
 800e75a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e75c:	bf00      	nop
 800e75e:	370c      	adds	r7, #12
 800e760:	46bd      	mov	sp, r7
 800e762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e766:	4770      	bx	lr

0800e768 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e768:	b480      	push	{r7}
 800e76a:	b083      	sub	sp, #12
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e770:	bf00      	nop
 800e772:	370c      	adds	r7, #12
 800e774:	46bd      	mov	sp, r7
 800e776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e77a:	4770      	bx	lr

0800e77c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e77c:	b480      	push	{r7}
 800e77e:	b085      	sub	sp, #20
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
 800e784:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	4a43      	ldr	r2, [pc, #268]	@ (800e89c <TIM_Base_SetConfig+0x120>)
 800e790:	4293      	cmp	r3, r2
 800e792:	d013      	beq.n	800e7bc <TIM_Base_SetConfig+0x40>
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e79a:	d00f      	beq.n	800e7bc <TIM_Base_SetConfig+0x40>
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	4a40      	ldr	r2, [pc, #256]	@ (800e8a0 <TIM_Base_SetConfig+0x124>)
 800e7a0:	4293      	cmp	r3, r2
 800e7a2:	d00b      	beq.n	800e7bc <TIM_Base_SetConfig+0x40>
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	4a3f      	ldr	r2, [pc, #252]	@ (800e8a4 <TIM_Base_SetConfig+0x128>)
 800e7a8:	4293      	cmp	r3, r2
 800e7aa:	d007      	beq.n	800e7bc <TIM_Base_SetConfig+0x40>
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	4a3e      	ldr	r2, [pc, #248]	@ (800e8a8 <TIM_Base_SetConfig+0x12c>)
 800e7b0:	4293      	cmp	r3, r2
 800e7b2:	d003      	beq.n	800e7bc <TIM_Base_SetConfig+0x40>
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	4a3d      	ldr	r2, [pc, #244]	@ (800e8ac <TIM_Base_SetConfig+0x130>)
 800e7b8:	4293      	cmp	r3, r2
 800e7ba:	d108      	bne.n	800e7ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e7c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e7c4:	683b      	ldr	r3, [r7, #0]
 800e7c6:	685b      	ldr	r3, [r3, #4]
 800e7c8:	68fa      	ldr	r2, [r7, #12]
 800e7ca:	4313      	orrs	r3, r2
 800e7cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	4a32      	ldr	r2, [pc, #200]	@ (800e89c <TIM_Base_SetConfig+0x120>)
 800e7d2:	4293      	cmp	r3, r2
 800e7d4:	d01f      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e7dc:	d01b      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	4a2f      	ldr	r2, [pc, #188]	@ (800e8a0 <TIM_Base_SetConfig+0x124>)
 800e7e2:	4293      	cmp	r3, r2
 800e7e4:	d017      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	4a2e      	ldr	r2, [pc, #184]	@ (800e8a4 <TIM_Base_SetConfig+0x128>)
 800e7ea:	4293      	cmp	r3, r2
 800e7ec:	d013      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	4a2d      	ldr	r2, [pc, #180]	@ (800e8a8 <TIM_Base_SetConfig+0x12c>)
 800e7f2:	4293      	cmp	r3, r2
 800e7f4:	d00f      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	4a2c      	ldr	r2, [pc, #176]	@ (800e8ac <TIM_Base_SetConfig+0x130>)
 800e7fa:	4293      	cmp	r3, r2
 800e7fc:	d00b      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	4a2b      	ldr	r2, [pc, #172]	@ (800e8b0 <TIM_Base_SetConfig+0x134>)
 800e802:	4293      	cmp	r3, r2
 800e804:	d007      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	4a2a      	ldr	r2, [pc, #168]	@ (800e8b4 <TIM_Base_SetConfig+0x138>)
 800e80a:	4293      	cmp	r3, r2
 800e80c:	d003      	beq.n	800e816 <TIM_Base_SetConfig+0x9a>
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	4a29      	ldr	r2, [pc, #164]	@ (800e8b8 <TIM_Base_SetConfig+0x13c>)
 800e812:	4293      	cmp	r3, r2
 800e814:	d108      	bne.n	800e828 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e81c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	68db      	ldr	r3, [r3, #12]
 800e822:	68fa      	ldr	r2, [r7, #12]
 800e824:	4313      	orrs	r3, r2
 800e826:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e82e:	683b      	ldr	r3, [r7, #0]
 800e830:	695b      	ldr	r3, [r3, #20]
 800e832:	4313      	orrs	r3, r2
 800e834:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	689a      	ldr	r2, [r3, #8]
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	681a      	ldr	r2, [r3, #0]
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	4a14      	ldr	r2, [pc, #80]	@ (800e89c <TIM_Base_SetConfig+0x120>)
 800e84a:	4293      	cmp	r3, r2
 800e84c:	d00f      	beq.n	800e86e <TIM_Base_SetConfig+0xf2>
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	4a16      	ldr	r2, [pc, #88]	@ (800e8ac <TIM_Base_SetConfig+0x130>)
 800e852:	4293      	cmp	r3, r2
 800e854:	d00b      	beq.n	800e86e <TIM_Base_SetConfig+0xf2>
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	4a15      	ldr	r2, [pc, #84]	@ (800e8b0 <TIM_Base_SetConfig+0x134>)
 800e85a:	4293      	cmp	r3, r2
 800e85c:	d007      	beq.n	800e86e <TIM_Base_SetConfig+0xf2>
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	4a14      	ldr	r2, [pc, #80]	@ (800e8b4 <TIM_Base_SetConfig+0x138>)
 800e862:	4293      	cmp	r3, r2
 800e864:	d003      	beq.n	800e86e <TIM_Base_SetConfig+0xf2>
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	4a13      	ldr	r2, [pc, #76]	@ (800e8b8 <TIM_Base_SetConfig+0x13c>)
 800e86a:	4293      	cmp	r3, r2
 800e86c:	d103      	bne.n	800e876 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e86e:	683b      	ldr	r3, [r7, #0]
 800e870:	691a      	ldr	r2, [r3, #16]
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	f043 0204 	orr.w	r2, r3, #4
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	2201      	movs	r2, #1
 800e886:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e888:	687b      	ldr	r3, [r7, #4]
 800e88a:	68fa      	ldr	r2, [r7, #12]
 800e88c:	601a      	str	r2, [r3, #0]
}
 800e88e:	bf00      	nop
 800e890:	3714      	adds	r7, #20
 800e892:	46bd      	mov	sp, r7
 800e894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e898:	4770      	bx	lr
 800e89a:	bf00      	nop
 800e89c:	40010000 	.word	0x40010000
 800e8a0:	40000400 	.word	0x40000400
 800e8a4:	40000800 	.word	0x40000800
 800e8a8:	40000c00 	.word	0x40000c00
 800e8ac:	40010400 	.word	0x40010400
 800e8b0:	40014000 	.word	0x40014000
 800e8b4:	40014400 	.word	0x40014400
 800e8b8:	40014800 	.word	0x40014800

0800e8bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e8bc:	b480      	push	{r7}
 800e8be:	b087      	sub	sp, #28
 800e8c0:	af00      	add	r7, sp, #0
 800e8c2:	6078      	str	r0, [r7, #4]
 800e8c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6a1b      	ldr	r3, [r3, #32]
 800e8ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	6a1b      	ldr	r3, [r3, #32]
 800e8d0:	f023 0201 	bic.w	r2, r3, #1
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	685b      	ldr	r3, [r3, #4]
 800e8dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	699b      	ldr	r3, [r3, #24]
 800e8e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e8e4:	68fa      	ldr	r2, [r7, #12]
 800e8e6:	4b37      	ldr	r3, [pc, #220]	@ (800e9c4 <TIM_OC1_SetConfig+0x108>)
 800e8e8:	4013      	ands	r3, r2
 800e8ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e8ec:	68fb      	ldr	r3, [r7, #12]
 800e8ee:	f023 0303 	bic.w	r3, r3, #3
 800e8f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	68fa      	ldr	r2, [r7, #12]
 800e8fa:	4313      	orrs	r3, r2
 800e8fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e8fe:	697b      	ldr	r3, [r7, #20]
 800e900:	f023 0302 	bic.w	r3, r3, #2
 800e904:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	689b      	ldr	r3, [r3, #8]
 800e90a:	697a      	ldr	r2, [r7, #20]
 800e90c:	4313      	orrs	r3, r2
 800e90e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	4a2d      	ldr	r2, [pc, #180]	@ (800e9c8 <TIM_OC1_SetConfig+0x10c>)
 800e914:	4293      	cmp	r3, r2
 800e916:	d00f      	beq.n	800e938 <TIM_OC1_SetConfig+0x7c>
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	4a2c      	ldr	r2, [pc, #176]	@ (800e9cc <TIM_OC1_SetConfig+0x110>)
 800e91c:	4293      	cmp	r3, r2
 800e91e:	d00b      	beq.n	800e938 <TIM_OC1_SetConfig+0x7c>
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	4a2b      	ldr	r2, [pc, #172]	@ (800e9d0 <TIM_OC1_SetConfig+0x114>)
 800e924:	4293      	cmp	r3, r2
 800e926:	d007      	beq.n	800e938 <TIM_OC1_SetConfig+0x7c>
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	4a2a      	ldr	r2, [pc, #168]	@ (800e9d4 <TIM_OC1_SetConfig+0x118>)
 800e92c:	4293      	cmp	r3, r2
 800e92e:	d003      	beq.n	800e938 <TIM_OC1_SetConfig+0x7c>
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	4a29      	ldr	r2, [pc, #164]	@ (800e9d8 <TIM_OC1_SetConfig+0x11c>)
 800e934:	4293      	cmp	r3, r2
 800e936:	d10c      	bne.n	800e952 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	f023 0308 	bic.w	r3, r3, #8
 800e93e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	68db      	ldr	r3, [r3, #12]
 800e944:	697a      	ldr	r2, [r7, #20]
 800e946:	4313      	orrs	r3, r2
 800e948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e94a:	697b      	ldr	r3, [r7, #20]
 800e94c:	f023 0304 	bic.w	r3, r3, #4
 800e950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	4a1c      	ldr	r2, [pc, #112]	@ (800e9c8 <TIM_OC1_SetConfig+0x10c>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d00f      	beq.n	800e97a <TIM_OC1_SetConfig+0xbe>
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	4a1b      	ldr	r2, [pc, #108]	@ (800e9cc <TIM_OC1_SetConfig+0x110>)
 800e95e:	4293      	cmp	r3, r2
 800e960:	d00b      	beq.n	800e97a <TIM_OC1_SetConfig+0xbe>
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	4a1a      	ldr	r2, [pc, #104]	@ (800e9d0 <TIM_OC1_SetConfig+0x114>)
 800e966:	4293      	cmp	r3, r2
 800e968:	d007      	beq.n	800e97a <TIM_OC1_SetConfig+0xbe>
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	4a19      	ldr	r2, [pc, #100]	@ (800e9d4 <TIM_OC1_SetConfig+0x118>)
 800e96e:	4293      	cmp	r3, r2
 800e970:	d003      	beq.n	800e97a <TIM_OC1_SetConfig+0xbe>
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	4a18      	ldr	r2, [pc, #96]	@ (800e9d8 <TIM_OC1_SetConfig+0x11c>)
 800e976:	4293      	cmp	r3, r2
 800e978:	d111      	bne.n	800e99e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e97a:	693b      	ldr	r3, [r7, #16]
 800e97c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e982:	693b      	ldr	r3, [r7, #16]
 800e984:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	695b      	ldr	r3, [r3, #20]
 800e98e:	693a      	ldr	r2, [r7, #16]
 800e990:	4313      	orrs	r3, r2
 800e992:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	699b      	ldr	r3, [r3, #24]
 800e998:	693a      	ldr	r2, [r7, #16]
 800e99a:	4313      	orrs	r3, r2
 800e99c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	693a      	ldr	r2, [r7, #16]
 800e9a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	68fa      	ldr	r2, [r7, #12]
 800e9a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	685a      	ldr	r2, [r3, #4]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	697a      	ldr	r2, [r7, #20]
 800e9b6:	621a      	str	r2, [r3, #32]
}
 800e9b8:	bf00      	nop
 800e9ba:	371c      	adds	r7, #28
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c2:	4770      	bx	lr
 800e9c4:	fffeff8f 	.word	0xfffeff8f
 800e9c8:	40010000 	.word	0x40010000
 800e9cc:	40010400 	.word	0x40010400
 800e9d0:	40014000 	.word	0x40014000
 800e9d4:	40014400 	.word	0x40014400
 800e9d8:	40014800 	.word	0x40014800

0800e9dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e9dc:	b480      	push	{r7}
 800e9de:	b087      	sub	sp, #28
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	6078      	str	r0, [r7, #4]
 800e9e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6a1b      	ldr	r3, [r3, #32]
 800e9ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	6a1b      	ldr	r3, [r3, #32]
 800e9f0:	f023 0210 	bic.w	r2, r3, #16
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	699b      	ldr	r3, [r3, #24]
 800ea02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ea04:	68fa      	ldr	r2, [r7, #12]
 800ea06:	4b34      	ldr	r3, [pc, #208]	@ (800ead8 <TIM_OC2_SetConfig+0xfc>)
 800ea08:	4013      	ands	r3, r2
 800ea0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ea12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ea14:	683b      	ldr	r3, [r7, #0]
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	021b      	lsls	r3, r3, #8
 800ea1a:	68fa      	ldr	r2, [r7, #12]
 800ea1c:	4313      	orrs	r3, r2
 800ea1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ea20:	697b      	ldr	r3, [r7, #20]
 800ea22:	f023 0320 	bic.w	r3, r3, #32
 800ea26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	689b      	ldr	r3, [r3, #8]
 800ea2c:	011b      	lsls	r3, r3, #4
 800ea2e:	697a      	ldr	r2, [r7, #20]
 800ea30:	4313      	orrs	r3, r2
 800ea32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	4a29      	ldr	r2, [pc, #164]	@ (800eadc <TIM_OC2_SetConfig+0x100>)
 800ea38:	4293      	cmp	r3, r2
 800ea3a:	d003      	beq.n	800ea44 <TIM_OC2_SetConfig+0x68>
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	4a28      	ldr	r2, [pc, #160]	@ (800eae0 <TIM_OC2_SetConfig+0x104>)
 800ea40:	4293      	cmp	r3, r2
 800ea42:	d10d      	bne.n	800ea60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ea44:	697b      	ldr	r3, [r7, #20]
 800ea46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ea4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ea4c:	683b      	ldr	r3, [r7, #0]
 800ea4e:	68db      	ldr	r3, [r3, #12]
 800ea50:	011b      	lsls	r3, r3, #4
 800ea52:	697a      	ldr	r2, [r7, #20]
 800ea54:	4313      	orrs	r3, r2
 800ea56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ea58:	697b      	ldr	r3, [r7, #20]
 800ea5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea5e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	4a1e      	ldr	r2, [pc, #120]	@ (800eadc <TIM_OC2_SetConfig+0x100>)
 800ea64:	4293      	cmp	r3, r2
 800ea66:	d00f      	beq.n	800ea88 <TIM_OC2_SetConfig+0xac>
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	4a1d      	ldr	r2, [pc, #116]	@ (800eae0 <TIM_OC2_SetConfig+0x104>)
 800ea6c:	4293      	cmp	r3, r2
 800ea6e:	d00b      	beq.n	800ea88 <TIM_OC2_SetConfig+0xac>
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	4a1c      	ldr	r2, [pc, #112]	@ (800eae4 <TIM_OC2_SetConfig+0x108>)
 800ea74:	4293      	cmp	r3, r2
 800ea76:	d007      	beq.n	800ea88 <TIM_OC2_SetConfig+0xac>
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	4a1b      	ldr	r2, [pc, #108]	@ (800eae8 <TIM_OC2_SetConfig+0x10c>)
 800ea7c:	4293      	cmp	r3, r2
 800ea7e:	d003      	beq.n	800ea88 <TIM_OC2_SetConfig+0xac>
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	4a1a      	ldr	r2, [pc, #104]	@ (800eaec <TIM_OC2_SetConfig+0x110>)
 800ea84:	4293      	cmp	r3, r2
 800ea86:	d113      	bne.n	800eab0 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ea88:	693b      	ldr	r3, [r7, #16]
 800ea8a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ea8e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ea90:	693b      	ldr	r3, [r7, #16]
 800ea92:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ea96:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ea98:	683b      	ldr	r3, [r7, #0]
 800ea9a:	695b      	ldr	r3, [r3, #20]
 800ea9c:	009b      	lsls	r3, r3, #2
 800ea9e:	693a      	ldr	r2, [r7, #16]
 800eaa0:	4313      	orrs	r3, r2
 800eaa2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	699b      	ldr	r3, [r3, #24]
 800eaa8:	009b      	lsls	r3, r3, #2
 800eaaa:	693a      	ldr	r2, [r7, #16]
 800eaac:	4313      	orrs	r3, r2
 800eaae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	693a      	ldr	r2, [r7, #16]
 800eab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	68fa      	ldr	r2, [r7, #12]
 800eaba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	685a      	ldr	r2, [r3, #4]
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	697a      	ldr	r2, [r7, #20]
 800eac8:	621a      	str	r2, [r3, #32]
}
 800eaca:	bf00      	nop
 800eacc:	371c      	adds	r7, #28
 800eace:	46bd      	mov	sp, r7
 800ead0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead4:	4770      	bx	lr
 800ead6:	bf00      	nop
 800ead8:	feff8fff 	.word	0xfeff8fff
 800eadc:	40010000 	.word	0x40010000
 800eae0:	40010400 	.word	0x40010400
 800eae4:	40014000 	.word	0x40014000
 800eae8:	40014400 	.word	0x40014400
 800eaec:	40014800 	.word	0x40014800

0800eaf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800eaf0:	b480      	push	{r7}
 800eaf2:	b087      	sub	sp, #28
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	6a1b      	ldr	r3, [r3, #32]
 800eafe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	6a1b      	ldr	r3, [r3, #32]
 800eb04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	685b      	ldr	r3, [r3, #4]
 800eb10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	69db      	ldr	r3, [r3, #28]
 800eb16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800eb18:	68fa      	ldr	r2, [r7, #12]
 800eb1a:	4b33      	ldr	r3, [pc, #204]	@ (800ebe8 <TIM_OC3_SetConfig+0xf8>)
 800eb1c:	4013      	ands	r3, r2
 800eb1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	f023 0303 	bic.w	r3, r3, #3
 800eb26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	681b      	ldr	r3, [r3, #0]
 800eb2c:	68fa      	ldr	r2, [r7, #12]
 800eb2e:	4313      	orrs	r3, r2
 800eb30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800eb38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	689b      	ldr	r3, [r3, #8]
 800eb3e:	021b      	lsls	r3, r3, #8
 800eb40:	697a      	ldr	r2, [r7, #20]
 800eb42:	4313      	orrs	r3, r2
 800eb44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	4a28      	ldr	r2, [pc, #160]	@ (800ebec <TIM_OC3_SetConfig+0xfc>)
 800eb4a:	4293      	cmp	r3, r2
 800eb4c:	d003      	beq.n	800eb56 <TIM_OC3_SetConfig+0x66>
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	4a27      	ldr	r2, [pc, #156]	@ (800ebf0 <TIM_OC3_SetConfig+0x100>)
 800eb52:	4293      	cmp	r3, r2
 800eb54:	d10d      	bne.n	800eb72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800eb56:	697b      	ldr	r3, [r7, #20]
 800eb58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eb5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	68db      	ldr	r3, [r3, #12]
 800eb62:	021b      	lsls	r3, r3, #8
 800eb64:	697a      	ldr	r2, [r7, #20]
 800eb66:	4313      	orrs	r3, r2
 800eb68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eb70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	4a1d      	ldr	r2, [pc, #116]	@ (800ebec <TIM_OC3_SetConfig+0xfc>)
 800eb76:	4293      	cmp	r3, r2
 800eb78:	d00f      	beq.n	800eb9a <TIM_OC3_SetConfig+0xaa>
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	4a1c      	ldr	r2, [pc, #112]	@ (800ebf0 <TIM_OC3_SetConfig+0x100>)
 800eb7e:	4293      	cmp	r3, r2
 800eb80:	d00b      	beq.n	800eb9a <TIM_OC3_SetConfig+0xaa>
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	4a1b      	ldr	r2, [pc, #108]	@ (800ebf4 <TIM_OC3_SetConfig+0x104>)
 800eb86:	4293      	cmp	r3, r2
 800eb88:	d007      	beq.n	800eb9a <TIM_OC3_SetConfig+0xaa>
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	4a1a      	ldr	r2, [pc, #104]	@ (800ebf8 <TIM_OC3_SetConfig+0x108>)
 800eb8e:	4293      	cmp	r3, r2
 800eb90:	d003      	beq.n	800eb9a <TIM_OC3_SetConfig+0xaa>
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	4a19      	ldr	r2, [pc, #100]	@ (800ebfc <TIM_OC3_SetConfig+0x10c>)
 800eb96:	4293      	cmp	r3, r2
 800eb98:	d113      	bne.n	800ebc2 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800eb9a:	693b      	ldr	r3, [r7, #16]
 800eb9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800eba0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800eba2:	693b      	ldr	r3, [r7, #16]
 800eba4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800eba8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ebaa:	683b      	ldr	r3, [r7, #0]
 800ebac:	695b      	ldr	r3, [r3, #20]
 800ebae:	011b      	lsls	r3, r3, #4
 800ebb0:	693a      	ldr	r2, [r7, #16]
 800ebb2:	4313      	orrs	r3, r2
 800ebb4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ebb6:	683b      	ldr	r3, [r7, #0]
 800ebb8:	699b      	ldr	r3, [r3, #24]
 800ebba:	011b      	lsls	r3, r3, #4
 800ebbc:	693a      	ldr	r2, [r7, #16]
 800ebbe:	4313      	orrs	r3, r2
 800ebc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	693a      	ldr	r2, [r7, #16]
 800ebc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	68fa      	ldr	r2, [r7, #12]
 800ebcc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	685a      	ldr	r2, [r3, #4]
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	697a      	ldr	r2, [r7, #20]
 800ebda:	621a      	str	r2, [r3, #32]
}
 800ebdc:	bf00      	nop
 800ebde:	371c      	adds	r7, #28
 800ebe0:	46bd      	mov	sp, r7
 800ebe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe6:	4770      	bx	lr
 800ebe8:	fffeff8f 	.word	0xfffeff8f
 800ebec:	40010000 	.word	0x40010000
 800ebf0:	40010400 	.word	0x40010400
 800ebf4:	40014000 	.word	0x40014000
 800ebf8:	40014400 	.word	0x40014400
 800ebfc:	40014800 	.word	0x40014800

0800ec00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ec00:	b480      	push	{r7}
 800ec02:	b087      	sub	sp, #28
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
 800ec08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	6a1b      	ldr	r3, [r3, #32]
 800ec0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	6a1b      	ldr	r3, [r3, #32]
 800ec14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	685b      	ldr	r3, [r3, #4]
 800ec20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	69db      	ldr	r3, [r3, #28]
 800ec26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ec28:	68fa      	ldr	r2, [r7, #12]
 800ec2a:	4b24      	ldr	r3, [pc, #144]	@ (800ecbc <TIM_OC4_SetConfig+0xbc>)
 800ec2c:	4013      	ands	r3, r2
 800ec2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ec36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	021b      	lsls	r3, r3, #8
 800ec3e:	68fa      	ldr	r2, [r7, #12]
 800ec40:	4313      	orrs	r3, r2
 800ec42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ec44:	693b      	ldr	r3, [r7, #16]
 800ec46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ec4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	689b      	ldr	r3, [r3, #8]
 800ec50:	031b      	lsls	r3, r3, #12
 800ec52:	693a      	ldr	r2, [r7, #16]
 800ec54:	4313      	orrs	r3, r2
 800ec56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	4a19      	ldr	r2, [pc, #100]	@ (800ecc0 <TIM_OC4_SetConfig+0xc0>)
 800ec5c:	4293      	cmp	r3, r2
 800ec5e:	d00f      	beq.n	800ec80 <TIM_OC4_SetConfig+0x80>
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	4a18      	ldr	r2, [pc, #96]	@ (800ecc4 <TIM_OC4_SetConfig+0xc4>)
 800ec64:	4293      	cmp	r3, r2
 800ec66:	d00b      	beq.n	800ec80 <TIM_OC4_SetConfig+0x80>
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	4a17      	ldr	r2, [pc, #92]	@ (800ecc8 <TIM_OC4_SetConfig+0xc8>)
 800ec6c:	4293      	cmp	r3, r2
 800ec6e:	d007      	beq.n	800ec80 <TIM_OC4_SetConfig+0x80>
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	4a16      	ldr	r2, [pc, #88]	@ (800eccc <TIM_OC4_SetConfig+0xcc>)
 800ec74:	4293      	cmp	r3, r2
 800ec76:	d003      	beq.n	800ec80 <TIM_OC4_SetConfig+0x80>
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	4a15      	ldr	r2, [pc, #84]	@ (800ecd0 <TIM_OC4_SetConfig+0xd0>)
 800ec7c:	4293      	cmp	r3, r2
 800ec7e:	d109      	bne.n	800ec94 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ec80:	697b      	ldr	r3, [r7, #20]
 800ec82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ec88:	683b      	ldr	r3, [r7, #0]
 800ec8a:	695b      	ldr	r3, [r3, #20]
 800ec8c:	019b      	lsls	r3, r3, #6
 800ec8e:	697a      	ldr	r2, [r7, #20]
 800ec90:	4313      	orrs	r3, r2
 800ec92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	697a      	ldr	r2, [r7, #20]
 800ec98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	68fa      	ldr	r2, [r7, #12]
 800ec9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eca0:	683b      	ldr	r3, [r7, #0]
 800eca2:	685a      	ldr	r2, [r3, #4]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	693a      	ldr	r2, [r7, #16]
 800ecac:	621a      	str	r2, [r3, #32]
}
 800ecae:	bf00      	nop
 800ecb0:	371c      	adds	r7, #28
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb8:	4770      	bx	lr
 800ecba:	bf00      	nop
 800ecbc:	feff8fff 	.word	0xfeff8fff
 800ecc0:	40010000 	.word	0x40010000
 800ecc4:	40010400 	.word	0x40010400
 800ecc8:	40014000 	.word	0x40014000
 800eccc:	40014400 	.word	0x40014400
 800ecd0:	40014800 	.word	0x40014800

0800ecd4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ecd4:	b480      	push	{r7}
 800ecd6:	b087      	sub	sp, #28
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
 800ecdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	6a1b      	ldr	r3, [r3, #32]
 800ece2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	6a1b      	ldr	r3, [r3, #32]
 800ece8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	685b      	ldr	r3, [r3, #4]
 800ecf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ecfc:	68fa      	ldr	r2, [r7, #12]
 800ecfe:	4b21      	ldr	r3, [pc, #132]	@ (800ed84 <TIM_OC5_SetConfig+0xb0>)
 800ed00:	4013      	ands	r3, r2
 800ed02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	68fa      	ldr	r2, [r7, #12]
 800ed0a:	4313      	orrs	r3, r2
 800ed0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ed0e:	693b      	ldr	r3, [r7, #16]
 800ed10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ed14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	689b      	ldr	r3, [r3, #8]
 800ed1a:	041b      	lsls	r3, r3, #16
 800ed1c:	693a      	ldr	r2, [r7, #16]
 800ed1e:	4313      	orrs	r3, r2
 800ed20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	4a18      	ldr	r2, [pc, #96]	@ (800ed88 <TIM_OC5_SetConfig+0xb4>)
 800ed26:	4293      	cmp	r3, r2
 800ed28:	d00f      	beq.n	800ed4a <TIM_OC5_SetConfig+0x76>
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	4a17      	ldr	r2, [pc, #92]	@ (800ed8c <TIM_OC5_SetConfig+0xb8>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d00b      	beq.n	800ed4a <TIM_OC5_SetConfig+0x76>
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	4a16      	ldr	r2, [pc, #88]	@ (800ed90 <TIM_OC5_SetConfig+0xbc>)
 800ed36:	4293      	cmp	r3, r2
 800ed38:	d007      	beq.n	800ed4a <TIM_OC5_SetConfig+0x76>
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	4a15      	ldr	r2, [pc, #84]	@ (800ed94 <TIM_OC5_SetConfig+0xc0>)
 800ed3e:	4293      	cmp	r3, r2
 800ed40:	d003      	beq.n	800ed4a <TIM_OC5_SetConfig+0x76>
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	4a14      	ldr	r2, [pc, #80]	@ (800ed98 <TIM_OC5_SetConfig+0xc4>)
 800ed46:	4293      	cmp	r3, r2
 800ed48:	d109      	bne.n	800ed5e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ed50:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ed52:	683b      	ldr	r3, [r7, #0]
 800ed54:	695b      	ldr	r3, [r3, #20]
 800ed56:	021b      	lsls	r3, r3, #8
 800ed58:	697a      	ldr	r2, [r7, #20]
 800ed5a:	4313      	orrs	r3, r2
 800ed5c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ed5e:	687b      	ldr	r3, [r7, #4]
 800ed60:	697a      	ldr	r2, [r7, #20]
 800ed62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	68fa      	ldr	r2, [r7, #12]
 800ed68:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	685a      	ldr	r2, [r3, #4]
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	693a      	ldr	r2, [r7, #16]
 800ed76:	621a      	str	r2, [r3, #32]
}
 800ed78:	bf00      	nop
 800ed7a:	371c      	adds	r7, #28
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed82:	4770      	bx	lr
 800ed84:	fffeff8f 	.word	0xfffeff8f
 800ed88:	40010000 	.word	0x40010000
 800ed8c:	40010400 	.word	0x40010400
 800ed90:	40014000 	.word	0x40014000
 800ed94:	40014400 	.word	0x40014400
 800ed98:	40014800 	.word	0x40014800

0800ed9c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	b087      	sub	sp, #28
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
 800eda4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	6a1b      	ldr	r3, [r3, #32]
 800edaa:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	6a1b      	ldr	r3, [r3, #32]
 800edb0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	685b      	ldr	r3, [r3, #4]
 800edbc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800edc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800edc4:	68fa      	ldr	r2, [r7, #12]
 800edc6:	4b22      	ldr	r3, [pc, #136]	@ (800ee50 <TIM_OC6_SetConfig+0xb4>)
 800edc8:	4013      	ands	r3, r2
 800edca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800edcc:	683b      	ldr	r3, [r7, #0]
 800edce:	681b      	ldr	r3, [r3, #0]
 800edd0:	021b      	lsls	r3, r3, #8
 800edd2:	68fa      	ldr	r2, [r7, #12]
 800edd4:	4313      	orrs	r3, r2
 800edd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800edd8:	693b      	ldr	r3, [r7, #16]
 800edda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800edde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	689b      	ldr	r3, [r3, #8]
 800ede4:	051b      	lsls	r3, r3, #20
 800ede6:	693a      	ldr	r2, [r7, #16]
 800ede8:	4313      	orrs	r3, r2
 800edea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	4a19      	ldr	r2, [pc, #100]	@ (800ee54 <TIM_OC6_SetConfig+0xb8>)
 800edf0:	4293      	cmp	r3, r2
 800edf2:	d00f      	beq.n	800ee14 <TIM_OC6_SetConfig+0x78>
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	4a18      	ldr	r2, [pc, #96]	@ (800ee58 <TIM_OC6_SetConfig+0xbc>)
 800edf8:	4293      	cmp	r3, r2
 800edfa:	d00b      	beq.n	800ee14 <TIM_OC6_SetConfig+0x78>
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	4a17      	ldr	r2, [pc, #92]	@ (800ee5c <TIM_OC6_SetConfig+0xc0>)
 800ee00:	4293      	cmp	r3, r2
 800ee02:	d007      	beq.n	800ee14 <TIM_OC6_SetConfig+0x78>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	4a16      	ldr	r2, [pc, #88]	@ (800ee60 <TIM_OC6_SetConfig+0xc4>)
 800ee08:	4293      	cmp	r3, r2
 800ee0a:	d003      	beq.n	800ee14 <TIM_OC6_SetConfig+0x78>
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	4a15      	ldr	r2, [pc, #84]	@ (800ee64 <TIM_OC6_SetConfig+0xc8>)
 800ee10:	4293      	cmp	r3, r2
 800ee12:	d109      	bne.n	800ee28 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ee14:	697b      	ldr	r3, [r7, #20]
 800ee16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ee1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ee1c:	683b      	ldr	r3, [r7, #0]
 800ee1e:	695b      	ldr	r3, [r3, #20]
 800ee20:	029b      	lsls	r3, r3, #10
 800ee22:	697a      	ldr	r2, [r7, #20]
 800ee24:	4313      	orrs	r3, r2
 800ee26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	697a      	ldr	r2, [r7, #20]
 800ee2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	685a      	ldr	r2, [r3, #4]
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	693a      	ldr	r2, [r7, #16]
 800ee40:	621a      	str	r2, [r3, #32]
}
 800ee42:	bf00      	nop
 800ee44:	371c      	adds	r7, #28
 800ee46:	46bd      	mov	sp, r7
 800ee48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee4c:	4770      	bx	lr
 800ee4e:	bf00      	nop
 800ee50:	feff8fff 	.word	0xfeff8fff
 800ee54:	40010000 	.word	0x40010000
 800ee58:	40010400 	.word	0x40010400
 800ee5c:	40014000 	.word	0x40014000
 800ee60:	40014400 	.word	0x40014400
 800ee64:	40014800 	.word	0x40014800

0800ee68 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800ee68:	b480      	push	{r7}
 800ee6a:	b087      	sub	sp, #28
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	60f8      	str	r0, [r7, #12]
 800ee70:	60b9      	str	r1, [r7, #8]
 800ee72:	607a      	str	r2, [r7, #4]
 800ee74:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	6a1b      	ldr	r3, [r3, #32]
 800ee7a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	6a1b      	ldr	r3, [r3, #32]
 800ee80:	f023 0201 	bic.w	r2, r3, #1
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	699b      	ldr	r3, [r3, #24]
 800ee8c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	4a28      	ldr	r2, [pc, #160]	@ (800ef34 <TIM_TI1_SetConfig+0xcc>)
 800ee92:	4293      	cmp	r3, r2
 800ee94:	d01b      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ee9c:	d017      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	4a25      	ldr	r2, [pc, #148]	@ (800ef38 <TIM_TI1_SetConfig+0xd0>)
 800eea2:	4293      	cmp	r3, r2
 800eea4:	d013      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800eea6:	68fb      	ldr	r3, [r7, #12]
 800eea8:	4a24      	ldr	r2, [pc, #144]	@ (800ef3c <TIM_TI1_SetConfig+0xd4>)
 800eeaa:	4293      	cmp	r3, r2
 800eeac:	d00f      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	4a23      	ldr	r2, [pc, #140]	@ (800ef40 <TIM_TI1_SetConfig+0xd8>)
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	d00b      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	4a22      	ldr	r2, [pc, #136]	@ (800ef44 <TIM_TI1_SetConfig+0xdc>)
 800eeba:	4293      	cmp	r3, r2
 800eebc:	d007      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	4a21      	ldr	r2, [pc, #132]	@ (800ef48 <TIM_TI1_SetConfig+0xe0>)
 800eec2:	4293      	cmp	r3, r2
 800eec4:	d003      	beq.n	800eece <TIM_TI1_SetConfig+0x66>
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	4a20      	ldr	r2, [pc, #128]	@ (800ef4c <TIM_TI1_SetConfig+0xe4>)
 800eeca:	4293      	cmp	r3, r2
 800eecc:	d101      	bne.n	800eed2 <TIM_TI1_SetConfig+0x6a>
 800eece:	2301      	movs	r3, #1
 800eed0:	e000      	b.n	800eed4 <TIM_TI1_SetConfig+0x6c>
 800eed2:	2300      	movs	r3, #0
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d008      	beq.n	800eeea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800eed8:	697b      	ldr	r3, [r7, #20]
 800eeda:	f023 0303 	bic.w	r3, r3, #3
 800eede:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800eee0:	697a      	ldr	r2, [r7, #20]
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	4313      	orrs	r3, r2
 800eee6:	617b      	str	r3, [r7, #20]
 800eee8:	e003      	b.n	800eef2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800eeea:	697b      	ldr	r3, [r7, #20]
 800eeec:	f043 0301 	orr.w	r3, r3, #1
 800eef0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800eef2:	697b      	ldr	r3, [r7, #20]
 800eef4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800eef8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800eefa:	683b      	ldr	r3, [r7, #0]
 800eefc:	011b      	lsls	r3, r3, #4
 800eefe:	b2db      	uxtb	r3, r3
 800ef00:	697a      	ldr	r2, [r7, #20]
 800ef02:	4313      	orrs	r3, r2
 800ef04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ef06:	693b      	ldr	r3, [r7, #16]
 800ef08:	f023 030a 	bic.w	r3, r3, #10
 800ef0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ef0e:	68bb      	ldr	r3, [r7, #8]
 800ef10:	f003 030a 	and.w	r3, r3, #10
 800ef14:	693a      	ldr	r2, [r7, #16]
 800ef16:	4313      	orrs	r3, r2
 800ef18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ef1a:	68fb      	ldr	r3, [r7, #12]
 800ef1c:	697a      	ldr	r2, [r7, #20]
 800ef1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	693a      	ldr	r2, [r7, #16]
 800ef24:	621a      	str	r2, [r3, #32]
}
 800ef26:	bf00      	nop
 800ef28:	371c      	adds	r7, #28
 800ef2a:	46bd      	mov	sp, r7
 800ef2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef30:	4770      	bx	lr
 800ef32:	bf00      	nop
 800ef34:	40010000 	.word	0x40010000
 800ef38:	40000400 	.word	0x40000400
 800ef3c:	40000800 	.word	0x40000800
 800ef40:	40000c00 	.word	0x40000c00
 800ef44:	40010400 	.word	0x40010400
 800ef48:	40001800 	.word	0x40001800
 800ef4c:	40014000 	.word	0x40014000

0800ef50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ef50:	b480      	push	{r7}
 800ef52:	b087      	sub	sp, #28
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	60f8      	str	r0, [r7, #12]
 800ef58:	60b9      	str	r1, [r7, #8]
 800ef5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	6a1b      	ldr	r3, [r3, #32]
 800ef60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	6a1b      	ldr	r3, [r3, #32]
 800ef66:	f023 0201 	bic.w	r2, r3, #1
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	699b      	ldr	r3, [r3, #24]
 800ef72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ef74:	693b      	ldr	r3, [r7, #16]
 800ef76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ef7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	011b      	lsls	r3, r3, #4
 800ef80:	693a      	ldr	r2, [r7, #16]
 800ef82:	4313      	orrs	r3, r2
 800ef84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ef86:	697b      	ldr	r3, [r7, #20]
 800ef88:	f023 030a 	bic.w	r3, r3, #10
 800ef8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ef8e:	697a      	ldr	r2, [r7, #20]
 800ef90:	68bb      	ldr	r3, [r7, #8]
 800ef92:	4313      	orrs	r3, r2
 800ef94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	693a      	ldr	r2, [r7, #16]
 800ef9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	697a      	ldr	r2, [r7, #20]
 800efa0:	621a      	str	r2, [r3, #32]
}
 800efa2:	bf00      	nop
 800efa4:	371c      	adds	r7, #28
 800efa6:	46bd      	mov	sp, r7
 800efa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efac:	4770      	bx	lr

0800efae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800efae:	b480      	push	{r7}
 800efb0:	b087      	sub	sp, #28
 800efb2:	af00      	add	r7, sp, #0
 800efb4:	60f8      	str	r0, [r7, #12]
 800efb6:	60b9      	str	r1, [r7, #8]
 800efb8:	607a      	str	r2, [r7, #4]
 800efba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800efbc:	68fb      	ldr	r3, [r7, #12]
 800efbe:	6a1b      	ldr	r3, [r3, #32]
 800efc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	6a1b      	ldr	r3, [r3, #32]
 800efc6:	f023 0210 	bic.w	r2, r3, #16
 800efca:	68fb      	ldr	r3, [r7, #12]
 800efcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	699b      	ldr	r3, [r3, #24]
 800efd2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800efd4:	693b      	ldr	r3, [r7, #16]
 800efd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800efda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	021b      	lsls	r3, r3, #8
 800efe0:	693a      	ldr	r2, [r7, #16]
 800efe2:	4313      	orrs	r3, r2
 800efe4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800efec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800efee:	683b      	ldr	r3, [r7, #0]
 800eff0:	031b      	lsls	r3, r3, #12
 800eff2:	b29b      	uxth	r3, r3
 800eff4:	693a      	ldr	r2, [r7, #16]
 800eff6:	4313      	orrs	r3, r2
 800eff8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800effa:	697b      	ldr	r3, [r7, #20]
 800effc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f000:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	011b      	lsls	r3, r3, #4
 800f006:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800f00a:	697a      	ldr	r2, [r7, #20]
 800f00c:	4313      	orrs	r3, r2
 800f00e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	693a      	ldr	r2, [r7, #16]
 800f014:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	697a      	ldr	r2, [r7, #20]
 800f01a:	621a      	str	r2, [r3, #32]
}
 800f01c:	bf00      	nop
 800f01e:	371c      	adds	r7, #28
 800f020:	46bd      	mov	sp, r7
 800f022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f026:	4770      	bx	lr

0800f028 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f028:	b480      	push	{r7}
 800f02a:	b087      	sub	sp, #28
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	60f8      	str	r0, [r7, #12]
 800f030:	60b9      	str	r1, [r7, #8]
 800f032:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	6a1b      	ldr	r3, [r3, #32]
 800f038:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	6a1b      	ldr	r3, [r3, #32]
 800f03e:	f023 0210 	bic.w	r2, r3, #16
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	699b      	ldr	r3, [r3, #24]
 800f04a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f04c:	693b      	ldr	r3, [r7, #16]
 800f04e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f052:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	031b      	lsls	r3, r3, #12
 800f058:	693a      	ldr	r2, [r7, #16]
 800f05a:	4313      	orrs	r3, r2
 800f05c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f05e:	697b      	ldr	r3, [r7, #20]
 800f060:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f064:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	011b      	lsls	r3, r3, #4
 800f06a:	697a      	ldr	r2, [r7, #20]
 800f06c:	4313      	orrs	r3, r2
 800f06e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	693a      	ldr	r2, [r7, #16]
 800f074:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	697a      	ldr	r2, [r7, #20]
 800f07a:	621a      	str	r2, [r3, #32]
}
 800f07c:	bf00      	nop
 800f07e:	371c      	adds	r7, #28
 800f080:	46bd      	mov	sp, r7
 800f082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f086:	4770      	bx	lr

0800f088 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f088:	b480      	push	{r7}
 800f08a:	b087      	sub	sp, #28
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	60f8      	str	r0, [r7, #12]
 800f090:	60b9      	str	r1, [r7, #8]
 800f092:	607a      	str	r2, [r7, #4]
 800f094:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	6a1b      	ldr	r3, [r3, #32]
 800f09a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	6a1b      	ldr	r3, [r3, #32]
 800f0a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	69db      	ldr	r3, [r3, #28]
 800f0ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800f0ae:	693b      	ldr	r3, [r7, #16]
 800f0b0:	f023 0303 	bic.w	r3, r3, #3
 800f0b4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800f0b6:	693a      	ldr	r2, [r7, #16]
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	4313      	orrs	r3, r2
 800f0bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800f0be:	693b      	ldr	r3, [r7, #16]
 800f0c0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f0c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	011b      	lsls	r3, r3, #4
 800f0ca:	b2db      	uxtb	r3, r3
 800f0cc:	693a      	ldr	r2, [r7, #16]
 800f0ce:	4313      	orrs	r3, r2
 800f0d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800f0d2:	697b      	ldr	r3, [r7, #20]
 800f0d4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800f0d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800f0da:	68bb      	ldr	r3, [r7, #8]
 800f0dc:	021b      	lsls	r3, r3, #8
 800f0de:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800f0e2:	697a      	ldr	r2, [r7, #20]
 800f0e4:	4313      	orrs	r3, r2
 800f0e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	693a      	ldr	r2, [r7, #16]
 800f0ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	697a      	ldr	r2, [r7, #20]
 800f0f2:	621a      	str	r2, [r3, #32]
}
 800f0f4:	bf00      	nop
 800f0f6:	371c      	adds	r7, #28
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fe:	4770      	bx	lr

0800f100 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800f100:	b480      	push	{r7}
 800f102:	b087      	sub	sp, #28
 800f104:	af00      	add	r7, sp, #0
 800f106:	60f8      	str	r0, [r7, #12]
 800f108:	60b9      	str	r1, [r7, #8]
 800f10a:	607a      	str	r2, [r7, #4]
 800f10c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	6a1b      	ldr	r3, [r3, #32]
 800f112:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	6a1b      	ldr	r3, [r3, #32]
 800f118:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	69db      	ldr	r3, [r3, #28]
 800f124:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800f126:	693b      	ldr	r3, [r7, #16]
 800f128:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f12c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	021b      	lsls	r3, r3, #8
 800f132:	693a      	ldr	r2, [r7, #16]
 800f134:	4313      	orrs	r3, r2
 800f136:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800f138:	693b      	ldr	r3, [r7, #16]
 800f13a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f13e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	031b      	lsls	r3, r3, #12
 800f144:	b29b      	uxth	r3, r3
 800f146:	693a      	ldr	r2, [r7, #16]
 800f148:	4313      	orrs	r3, r2
 800f14a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800f14c:	697b      	ldr	r3, [r7, #20]
 800f14e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800f152:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800f154:	68bb      	ldr	r3, [r7, #8]
 800f156:	031b      	lsls	r3, r3, #12
 800f158:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800f15c:	697a      	ldr	r2, [r7, #20]
 800f15e:	4313      	orrs	r3, r2
 800f160:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	693a      	ldr	r2, [r7, #16]
 800f166:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	697a      	ldr	r2, [r7, #20]
 800f16c:	621a      	str	r2, [r3, #32]
}
 800f16e:	bf00      	nop
 800f170:	371c      	adds	r7, #28
 800f172:	46bd      	mov	sp, r7
 800f174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f178:	4770      	bx	lr
	...

0800f17c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f17c:	b480      	push	{r7}
 800f17e:	b085      	sub	sp, #20
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
 800f184:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	689b      	ldr	r3, [r3, #8]
 800f18a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f18c:	68fa      	ldr	r2, [r7, #12]
 800f18e:	4b09      	ldr	r3, [pc, #36]	@ (800f1b4 <TIM_ITRx_SetConfig+0x38>)
 800f190:	4013      	ands	r3, r2
 800f192:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f194:	683a      	ldr	r2, [r7, #0]
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	4313      	orrs	r3, r2
 800f19a:	f043 0307 	orr.w	r3, r3, #7
 800f19e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	68fa      	ldr	r2, [r7, #12]
 800f1a4:	609a      	str	r2, [r3, #8]
}
 800f1a6:	bf00      	nop
 800f1a8:	3714      	adds	r7, #20
 800f1aa:	46bd      	mov	sp, r7
 800f1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1b0:	4770      	bx	lr
 800f1b2:	bf00      	nop
 800f1b4:	ffcfff8f 	.word	0xffcfff8f

0800f1b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b087      	sub	sp, #28
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	60f8      	str	r0, [r7, #12]
 800f1c0:	60b9      	str	r1, [r7, #8]
 800f1c2:	607a      	str	r2, [r7, #4]
 800f1c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	689b      	ldr	r3, [r3, #8]
 800f1ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f1d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	021a      	lsls	r2, r3, #8
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	431a      	orrs	r2, r3
 800f1dc:	68bb      	ldr	r3, [r7, #8]
 800f1de:	4313      	orrs	r3, r2
 800f1e0:	697a      	ldr	r2, [r7, #20]
 800f1e2:	4313      	orrs	r3, r2
 800f1e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	697a      	ldr	r2, [r7, #20]
 800f1ea:	609a      	str	r2, [r3, #8]
}
 800f1ec:	bf00      	nop
 800f1ee:	371c      	adds	r7, #28
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f6:	4770      	bx	lr

0800f1f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f1f8:	b480      	push	{r7}
 800f1fa:	b087      	sub	sp, #28
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	60f8      	str	r0, [r7, #12]
 800f200:	60b9      	str	r1, [r7, #8]
 800f202:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f204:	68bb      	ldr	r3, [r7, #8]
 800f206:	f003 031f 	and.w	r3, r3, #31
 800f20a:	2201      	movs	r2, #1
 800f20c:	fa02 f303 	lsl.w	r3, r2, r3
 800f210:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	6a1a      	ldr	r2, [r3, #32]
 800f216:	697b      	ldr	r3, [r7, #20]
 800f218:	43db      	mvns	r3, r3
 800f21a:	401a      	ands	r2, r3
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	6a1a      	ldr	r2, [r3, #32]
 800f224:	68bb      	ldr	r3, [r7, #8]
 800f226:	f003 031f 	and.w	r3, r3, #31
 800f22a:	6879      	ldr	r1, [r7, #4]
 800f22c:	fa01 f303 	lsl.w	r3, r1, r3
 800f230:	431a      	orrs	r2, r3
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	621a      	str	r2, [r3, #32]
}
 800f236:	bf00      	nop
 800f238:	371c      	adds	r7, #28
 800f23a:	46bd      	mov	sp, r7
 800f23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f240:	4770      	bx	lr
	...

0800f244 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f244:	b480      	push	{r7}
 800f246:	b085      	sub	sp, #20
 800f248:	af00      	add	r7, sp, #0
 800f24a:	6078      	str	r0, [r7, #4]
 800f24c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f254:	2b01      	cmp	r3, #1
 800f256:	d101      	bne.n	800f25c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f258:	2302      	movs	r3, #2
 800f25a:	e06d      	b.n	800f338 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2201      	movs	r2, #1
 800f260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	2202      	movs	r2, #2
 800f268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	685b      	ldr	r3, [r3, #4]
 800f272:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	689b      	ldr	r3, [r3, #8]
 800f27a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	4a30      	ldr	r2, [pc, #192]	@ (800f344 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f282:	4293      	cmp	r3, r2
 800f284:	d004      	beq.n	800f290 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	4a2f      	ldr	r2, [pc, #188]	@ (800f348 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f28c:	4293      	cmp	r3, r2
 800f28e:	d108      	bne.n	800f2a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f296:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	685b      	ldr	r3, [r3, #4]
 800f29c:	68fa      	ldr	r2, [r7, #12]
 800f29e:	4313      	orrs	r3, r2
 800f2a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f2aa:	683b      	ldr	r3, [r7, #0]
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	68fa      	ldr	r2, [r7, #12]
 800f2b0:	4313      	orrs	r3, r2
 800f2b2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	681b      	ldr	r3, [r3, #0]
 800f2b8:	68fa      	ldr	r2, [r7, #12]
 800f2ba:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	4a20      	ldr	r2, [pc, #128]	@ (800f344 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f2c2:	4293      	cmp	r3, r2
 800f2c4:	d022      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f2ce:	d01d      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	4a1d      	ldr	r2, [pc, #116]	@ (800f34c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f2d6:	4293      	cmp	r3, r2
 800f2d8:	d018      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	681b      	ldr	r3, [r3, #0]
 800f2de:	4a1c      	ldr	r2, [pc, #112]	@ (800f350 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f2e0:	4293      	cmp	r3, r2
 800f2e2:	d013      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	4a1a      	ldr	r2, [pc, #104]	@ (800f354 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f2ea:	4293      	cmp	r3, r2
 800f2ec:	d00e      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	4a15      	ldr	r2, [pc, #84]	@ (800f348 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f2f4:	4293      	cmp	r3, r2
 800f2f6:	d009      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	4a16      	ldr	r2, [pc, #88]	@ (800f358 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f2fe:	4293      	cmp	r3, r2
 800f300:	d004      	beq.n	800f30c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	681b      	ldr	r3, [r3, #0]
 800f306:	4a15      	ldr	r2, [pc, #84]	@ (800f35c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f308:	4293      	cmp	r3, r2
 800f30a:	d10c      	bne.n	800f326 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f30c:	68bb      	ldr	r3, [r7, #8]
 800f30e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f312:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f314:	683b      	ldr	r3, [r7, #0]
 800f316:	689b      	ldr	r3, [r3, #8]
 800f318:	68ba      	ldr	r2, [r7, #8]
 800f31a:	4313      	orrs	r3, r2
 800f31c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	68ba      	ldr	r2, [r7, #8]
 800f324:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	2201      	movs	r2, #1
 800f32a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	2200      	movs	r2, #0
 800f332:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f336:	2300      	movs	r3, #0
}
 800f338:	4618      	mov	r0, r3
 800f33a:	3714      	adds	r7, #20
 800f33c:	46bd      	mov	sp, r7
 800f33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f342:	4770      	bx	lr
 800f344:	40010000 	.word	0x40010000
 800f348:	40010400 	.word	0x40010400
 800f34c:	40000400 	.word	0x40000400
 800f350:	40000800 	.word	0x40000800
 800f354:	40000c00 	.word	0x40000c00
 800f358:	40001800 	.word	0x40001800
 800f35c:	40014000 	.word	0x40014000

0800f360 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f360:	b480      	push	{r7}
 800f362:	b085      	sub	sp, #20
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f36a:	2300      	movs	r3, #0
 800f36c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f374:	2b01      	cmp	r3, #1
 800f376:	d101      	bne.n	800f37c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f378:	2302      	movs	r3, #2
 800f37a:	e065      	b.n	800f448 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	2201      	movs	r2, #1
 800f380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	68db      	ldr	r3, [r3, #12]
 800f38e:	4313      	orrs	r3, r2
 800f390:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f398:	683b      	ldr	r3, [r7, #0]
 800f39a:	689b      	ldr	r3, [r3, #8]
 800f39c:	4313      	orrs	r3, r2
 800f39e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	685b      	ldr	r3, [r3, #4]
 800f3aa:	4313      	orrs	r3, r2
 800f3ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	4313      	orrs	r3, r2
 800f3ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f3c2:	683b      	ldr	r3, [r7, #0]
 800f3c4:	691b      	ldr	r3, [r3, #16]
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f3d0:	683b      	ldr	r3, [r7, #0]
 800f3d2:	695b      	ldr	r3, [r3, #20]
 800f3d4:	4313      	orrs	r3, r2
 800f3d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f3de:	683b      	ldr	r3, [r7, #0]
 800f3e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f3e2:	4313      	orrs	r3, r2
 800f3e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800f3e6:	68fb      	ldr	r3, [r7, #12]
 800f3e8:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	699b      	ldr	r3, [r3, #24]
 800f3f0:	041b      	lsls	r3, r3, #16
 800f3f2:	4313      	orrs	r3, r2
 800f3f4:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	4a16      	ldr	r2, [pc, #88]	@ (800f454 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800f3fc:	4293      	cmp	r3, r2
 800f3fe:	d004      	beq.n	800f40a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	4a14      	ldr	r2, [pc, #80]	@ (800f458 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800f406:	4293      	cmp	r3, r2
 800f408:	d115      	bne.n	800f436 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800f40a:	68fb      	ldr	r3, [r7, #12]
 800f40c:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800f410:	683b      	ldr	r3, [r7, #0]
 800f412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f414:	051b      	lsls	r3, r3, #20
 800f416:	4313      	orrs	r3, r2
 800f418:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800f420:	683b      	ldr	r3, [r7, #0]
 800f422:	69db      	ldr	r3, [r3, #28]
 800f424:	4313      	orrs	r3, r2
 800f426:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	6a1b      	ldr	r3, [r3, #32]
 800f432:	4313      	orrs	r3, r2
 800f434:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	68fa      	ldr	r2, [r7, #12]
 800f43c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	2200      	movs	r2, #0
 800f442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f446:	2300      	movs	r3, #0
}
 800f448:	4618      	mov	r0, r3
 800f44a:	3714      	adds	r7, #20
 800f44c:	46bd      	mov	sp, r7
 800f44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f452:	4770      	bx	lr
 800f454:	40010000 	.word	0x40010000
 800f458:	40010400 	.word	0x40010400

0800f45c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f45c:	b480      	push	{r7}
 800f45e:	b083      	sub	sp, #12
 800f460:	af00      	add	r7, sp, #0
 800f462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f464:	bf00      	nop
 800f466:	370c      	adds	r7, #12
 800f468:	46bd      	mov	sp, r7
 800f46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f46e:	4770      	bx	lr

0800f470 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f470:	b480      	push	{r7}
 800f472:	b083      	sub	sp, #12
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f478:	bf00      	nop
 800f47a:	370c      	adds	r7, #12
 800f47c:	46bd      	mov	sp, r7
 800f47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f482:	4770      	bx	lr

0800f484 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f484:	b480      	push	{r7}
 800f486:	b083      	sub	sp, #12
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f48c:	bf00      	nop
 800f48e:	370c      	adds	r7, #12
 800f490:	46bd      	mov	sp, r7
 800f492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f496:	4770      	bx	lr

0800f498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	b082      	sub	sp, #8
 800f49c:	af00      	add	r7, sp, #0
 800f49e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d101      	bne.n	800f4aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f4a6:	2301      	movs	r3, #1
 800f4a8:	e042      	b.n	800f530 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d106      	bne.n	800f4c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f4bc:	6878      	ldr	r0, [r7, #4]
 800f4be:	f7f6 fb3f 	bl	8005b40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2224      	movs	r2, #36	@ 0x24
 800f4c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	681a      	ldr	r2, [r3, #0]
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	f022 0201 	bic.w	r2, r2, #1
 800f4d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d002      	beq.n	800f4e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f001 faea 	bl	8010abc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f4e8:	6878      	ldr	r0, [r7, #4]
 800f4ea:	f000 fd7f 	bl	800ffec <UART_SetConfig>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	2b01      	cmp	r3, #1
 800f4f2:	d101      	bne.n	800f4f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f4f4:	2301      	movs	r3, #1
 800f4f6:	e01b      	b.n	800f530 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	685a      	ldr	r2, [r3, #4]
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f506:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	689a      	ldr	r2, [r3, #8]
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f516:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	681a      	ldr	r2, [r3, #0]
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	f042 0201 	orr.w	r2, r2, #1
 800f526:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f001 fb69 	bl	8010c00 <UART_CheckIdleState>
 800f52e:	4603      	mov	r3, r0
}
 800f530:	4618      	mov	r0, r3
 800f532:	3708      	adds	r7, #8
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}

0800f538 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f538:	b580      	push	{r7, lr}
 800f53a:	b08a      	sub	sp, #40	@ 0x28
 800f53c:	af02      	add	r7, sp, #8
 800f53e:	60f8      	str	r0, [r7, #12]
 800f540:	60b9      	str	r1, [r7, #8]
 800f542:	603b      	str	r3, [r7, #0]
 800f544:	4613      	mov	r3, r2
 800f546:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f54e:	2b20      	cmp	r3, #32
 800f550:	d17b      	bne.n	800f64a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d002      	beq.n	800f55e <HAL_UART_Transmit+0x26>
 800f558:	88fb      	ldrh	r3, [r7, #6]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d101      	bne.n	800f562 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f55e:	2301      	movs	r3, #1
 800f560:	e074      	b.n	800f64c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	2200      	movs	r2, #0
 800f566:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f56a:	68fb      	ldr	r3, [r7, #12]
 800f56c:	2221      	movs	r2, #33	@ 0x21
 800f56e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f572:	f7f6 fe1d 	bl	80061b0 <HAL_GetTick>
 800f576:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	88fa      	ldrh	r2, [r7, #6]
 800f57c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	88fa      	ldrh	r2, [r7, #6]
 800f584:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f588:	68fb      	ldr	r3, [r7, #12]
 800f58a:	689b      	ldr	r3, [r3, #8]
 800f58c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f590:	d108      	bne.n	800f5a4 <HAL_UART_Transmit+0x6c>
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	691b      	ldr	r3, [r3, #16]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d104      	bne.n	800f5a4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f59a:	2300      	movs	r3, #0
 800f59c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f59e:	68bb      	ldr	r3, [r7, #8]
 800f5a0:	61bb      	str	r3, [r7, #24]
 800f5a2:	e003      	b.n	800f5ac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f5a4:	68bb      	ldr	r3, [r7, #8]
 800f5a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f5ac:	e030      	b.n	800f610 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f5ae:	683b      	ldr	r3, [r7, #0]
 800f5b0:	9300      	str	r3, [sp, #0]
 800f5b2:	697b      	ldr	r3, [r7, #20]
 800f5b4:	2200      	movs	r2, #0
 800f5b6:	2180      	movs	r1, #128	@ 0x80
 800f5b8:	68f8      	ldr	r0, [r7, #12]
 800f5ba:	f001 fbcb 	bl	8010d54 <UART_WaitOnFlagUntilTimeout>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d005      	beq.n	800f5d0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	2220      	movs	r2, #32
 800f5c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f5cc:	2303      	movs	r3, #3
 800f5ce:	e03d      	b.n	800f64c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f5d0:	69fb      	ldr	r3, [r7, #28]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d10b      	bne.n	800f5ee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f5d6:	69bb      	ldr	r3, [r7, #24]
 800f5d8:	881b      	ldrh	r3, [r3, #0]
 800f5da:	461a      	mov	r2, r3
 800f5dc:	68fb      	ldr	r3, [r7, #12]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f5e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f5e6:	69bb      	ldr	r3, [r7, #24]
 800f5e8:	3302      	adds	r3, #2
 800f5ea:	61bb      	str	r3, [r7, #24]
 800f5ec:	e007      	b.n	800f5fe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f5ee:	69fb      	ldr	r3, [r7, #28]
 800f5f0:	781a      	ldrb	r2, [r3, #0]
 800f5f2:	68fb      	ldr	r3, [r7, #12]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f5f8:	69fb      	ldr	r3, [r7, #28]
 800f5fa:	3301      	adds	r3, #1
 800f5fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f604:	b29b      	uxth	r3, r3
 800f606:	3b01      	subs	r3, #1
 800f608:	b29a      	uxth	r2, r3
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f616:	b29b      	uxth	r3, r3
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d1c8      	bne.n	800f5ae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f61c:	683b      	ldr	r3, [r7, #0]
 800f61e:	9300      	str	r3, [sp, #0]
 800f620:	697b      	ldr	r3, [r7, #20]
 800f622:	2200      	movs	r2, #0
 800f624:	2140      	movs	r1, #64	@ 0x40
 800f626:	68f8      	ldr	r0, [r7, #12]
 800f628:	f001 fb94 	bl	8010d54 <UART_WaitOnFlagUntilTimeout>
 800f62c:	4603      	mov	r3, r0
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d005      	beq.n	800f63e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	2220      	movs	r2, #32
 800f636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f63a:	2303      	movs	r3, #3
 800f63c:	e006      	b.n	800f64c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	2220      	movs	r2, #32
 800f642:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f646:	2300      	movs	r3, #0
 800f648:	e000      	b.n	800f64c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f64a:	2302      	movs	r3, #2
  }
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	3720      	adds	r7, #32
 800f650:	46bd      	mov	sp, r7
 800f652:	bd80      	pop	{r7, pc}

0800f654 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800f654:	b480      	push	{r7}
 800f656:	b091      	sub	sp, #68	@ 0x44
 800f658:	af00      	add	r7, sp, #0
 800f65a:	60f8      	str	r0, [r7, #12]
 800f65c:	60b9      	str	r1, [r7, #8]
 800f65e:	4613      	mov	r3, r2
 800f660:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f668:	2b20      	cmp	r3, #32
 800f66a:	d178      	bne.n	800f75e <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 800f66c:	68bb      	ldr	r3, [r7, #8]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d002      	beq.n	800f678 <HAL_UART_Transmit_IT+0x24>
 800f672:	88fb      	ldrh	r3, [r7, #6]
 800f674:	2b00      	cmp	r3, #0
 800f676:	d101      	bne.n	800f67c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 800f678:	2301      	movs	r3, #1
 800f67a:	e071      	b.n	800f760 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	68ba      	ldr	r2, [r7, #8]
 800f680:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	88fa      	ldrh	r2, [r7, #6]
 800f686:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	88fa      	ldrh	r2, [r7, #6]
 800f68e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	2200      	movs	r2, #0
 800f696:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	2200      	movs	r2, #0
 800f69c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	2221      	movs	r2, #33	@ 0x21
 800f6a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f6b0:	d12a      	bne.n	800f708 <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	689b      	ldr	r3, [r3, #8]
 800f6b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f6ba:	d107      	bne.n	800f6cc <HAL_UART_Transmit_IT+0x78>
 800f6bc:	68fb      	ldr	r3, [r7, #12]
 800f6be:	691b      	ldr	r3, [r3, #16]
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	d103      	bne.n	800f6cc <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	4a29      	ldr	r2, [pc, #164]	@ (800f76c <HAL_UART_Transmit_IT+0x118>)
 800f6c8:	679a      	str	r2, [r3, #120]	@ 0x78
 800f6ca:	e002      	b.n	800f6d2 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	4a28      	ldr	r2, [pc, #160]	@ (800f770 <HAL_UART_Transmit_IT+0x11c>)
 800f6d0:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	3308      	adds	r3, #8
 800f6d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f6dc:	e853 3f00 	ldrex	r3, [r3]
 800f6e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f6e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6e4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800f6e8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f6ea:	68fb      	ldr	r3, [r7, #12]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	3308      	adds	r3, #8
 800f6f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f6f2:	637a      	str	r2, [r7, #52]	@ 0x34
 800f6f4:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6f6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f6f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f6fa:	e841 2300 	strex	r3, r2, [r1]
 800f6fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800f700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f702:	2b00      	cmp	r3, #0
 800f704:	d1e5      	bne.n	800f6d2 <HAL_UART_Transmit_IT+0x7e>
 800f706:	e028      	b.n	800f75a <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	689b      	ldr	r3, [r3, #8]
 800f70c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f710:	d107      	bne.n	800f722 <HAL_UART_Transmit_IT+0xce>
 800f712:	68fb      	ldr	r3, [r7, #12]
 800f714:	691b      	ldr	r3, [r3, #16]
 800f716:	2b00      	cmp	r3, #0
 800f718:	d103      	bne.n	800f722 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	4a15      	ldr	r2, [pc, #84]	@ (800f774 <HAL_UART_Transmit_IT+0x120>)
 800f71e:	679a      	str	r2, [r3, #120]	@ 0x78
 800f720:	e002      	b.n	800f728 <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800f722:	68fb      	ldr	r3, [r7, #12]
 800f724:	4a14      	ldr	r2, [pc, #80]	@ (800f778 <HAL_UART_Transmit_IT+0x124>)
 800f726:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f72e:	697b      	ldr	r3, [r7, #20]
 800f730:	e853 3f00 	ldrex	r3, [r3]
 800f734:	613b      	str	r3, [r7, #16]
   return(result);
 800f736:	693b      	ldr	r3, [r7, #16]
 800f738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f73c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f73e:	68fb      	ldr	r3, [r7, #12]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	461a      	mov	r2, r3
 800f744:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f746:	623b      	str	r3, [r7, #32]
 800f748:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f74a:	69f9      	ldr	r1, [r7, #28]
 800f74c:	6a3a      	ldr	r2, [r7, #32]
 800f74e:	e841 2300 	strex	r3, r2, [r1]
 800f752:	61bb      	str	r3, [r7, #24]
   return(result);
 800f754:	69bb      	ldr	r3, [r7, #24]
 800f756:	2b00      	cmp	r3, #0
 800f758:	d1e6      	bne.n	800f728 <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 800f75a:	2300      	movs	r3, #0
 800f75c:	e000      	b.n	800f760 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800f75e:	2302      	movs	r3, #2
  }
}
 800f760:	4618      	mov	r0, r3
 800f762:	3744      	adds	r7, #68	@ 0x44
 800f764:	46bd      	mov	sp, r7
 800f766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f76a:	4770      	bx	lr
 800f76c:	080113bf 	.word	0x080113bf
 800f770:	080112df 	.word	0x080112df
 800f774:	0801121d 	.word	0x0801121d
 800f778:	08011165 	.word	0x08011165

0800f77c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b08a      	sub	sp, #40	@ 0x28
 800f780:	af00      	add	r7, sp, #0
 800f782:	60f8      	str	r0, [r7, #12]
 800f784:	60b9      	str	r1, [r7, #8]
 800f786:	4613      	mov	r3, r2
 800f788:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f790:	2b20      	cmp	r3, #32
 800f792:	d137      	bne.n	800f804 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d002      	beq.n	800f7a0 <HAL_UART_Receive_IT+0x24>
 800f79a:	88fb      	ldrh	r3, [r7, #6]
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d101      	bne.n	800f7a4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800f7a0:	2301      	movs	r3, #1
 800f7a2:	e030      	b.n	800f806 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f7aa:	68fb      	ldr	r3, [r7, #12]
 800f7ac:	681b      	ldr	r3, [r3, #0]
 800f7ae:	4a18      	ldr	r2, [pc, #96]	@ (800f810 <HAL_UART_Receive_IT+0x94>)
 800f7b0:	4293      	cmp	r3, r2
 800f7b2:	d01f      	beq.n	800f7f4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	685b      	ldr	r3, [r3, #4]
 800f7ba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d018      	beq.n	800f7f4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	e853 3f00 	ldrex	r3, [r3]
 800f7ce:	613b      	str	r3, [r7, #16]
   return(result);
 800f7d0:	693b      	ldr	r3, [r7, #16]
 800f7d2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f7d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	461a      	mov	r2, r3
 800f7de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7e0:	623b      	str	r3, [r7, #32]
 800f7e2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7e4:	69f9      	ldr	r1, [r7, #28]
 800f7e6:	6a3a      	ldr	r2, [r7, #32]
 800f7e8:	e841 2300 	strex	r3, r2, [r1]
 800f7ec:	61bb      	str	r3, [r7, #24]
   return(result);
 800f7ee:	69bb      	ldr	r3, [r7, #24]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d1e6      	bne.n	800f7c2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f7f4:	88fb      	ldrh	r3, [r7, #6]
 800f7f6:	461a      	mov	r2, r3
 800f7f8:	68b9      	ldr	r1, [r7, #8]
 800f7fa:	68f8      	ldr	r0, [r7, #12]
 800f7fc:	f001 fb18 	bl	8010e30 <UART_Start_Receive_IT>
 800f800:	4603      	mov	r3, r0
 800f802:	e000      	b.n	800f806 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f804:	2302      	movs	r3, #2
  }
}
 800f806:	4618      	mov	r0, r3
 800f808:	3728      	adds	r7, #40	@ 0x28
 800f80a:	46bd      	mov	sp, r7
 800f80c:	bd80      	pop	{r7, pc}
 800f80e:	bf00      	nop
 800f810:	58000c00 	.word	0x58000c00

0800f814 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f814:	b580      	push	{r7, lr}
 800f816:	b0ba      	sub	sp, #232	@ 0xe8
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	681b      	ldr	r3, [r3, #0]
 800f820:	69db      	ldr	r3, [r3, #28]
 800f822:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	689b      	ldr	r3, [r3, #8]
 800f836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f83a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f83e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f842:	4013      	ands	r3, r2
 800f844:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f848:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d11b      	bne.n	800f888 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f854:	f003 0320 	and.w	r3, r3, #32
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d015      	beq.n	800f888 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f85c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f860:	f003 0320 	and.w	r3, r3, #32
 800f864:	2b00      	cmp	r3, #0
 800f866:	d105      	bne.n	800f874 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f868:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f86c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f870:	2b00      	cmp	r3, #0
 800f872:	d009      	beq.n	800f888 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f878:	2b00      	cmp	r3, #0
 800f87a:	f000 8393 	beq.w	800ffa4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f882:	6878      	ldr	r0, [r7, #4]
 800f884:	4798      	blx	r3
      }
      return;
 800f886:	e38d      	b.n	800ffa4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f888:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	f000 8123 	beq.w	800fad8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f892:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f896:	4b8d      	ldr	r3, [pc, #564]	@ (800facc <HAL_UART_IRQHandler+0x2b8>)
 800f898:	4013      	ands	r3, r2
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d106      	bne.n	800f8ac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f89e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f8a2:	4b8b      	ldr	r3, [pc, #556]	@ (800fad0 <HAL_UART_IRQHandler+0x2bc>)
 800f8a4:	4013      	ands	r3, r2
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	f000 8116 	beq.w	800fad8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f8ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8b0:	f003 0301 	and.w	r3, r3, #1
 800f8b4:	2b00      	cmp	r3, #0
 800f8b6:	d011      	beq.n	800f8dc <HAL_UART_IRQHandler+0xc8>
 800f8b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f8bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d00b      	beq.n	800f8dc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	2201      	movs	r2, #1
 800f8ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f8d2:	f043 0201 	orr.w	r2, r3, #1
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f8dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f8e0:	f003 0302 	and.w	r3, r3, #2
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d011      	beq.n	800f90c <HAL_UART_IRQHandler+0xf8>
 800f8e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f8ec:	f003 0301 	and.w	r3, r3, #1
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d00b      	beq.n	800f90c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	2202      	movs	r2, #2
 800f8fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f902:	f043 0204 	orr.w	r2, r3, #4
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f90c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f910:	f003 0304 	and.w	r3, r3, #4
 800f914:	2b00      	cmp	r3, #0
 800f916:	d011      	beq.n	800f93c <HAL_UART_IRQHandler+0x128>
 800f918:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f91c:	f003 0301 	and.w	r3, r3, #1
 800f920:	2b00      	cmp	r3, #0
 800f922:	d00b      	beq.n	800f93c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	2204      	movs	r2, #4
 800f92a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f932:	f043 0202 	orr.w	r2, r3, #2
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f93c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f940:	f003 0308 	and.w	r3, r3, #8
 800f944:	2b00      	cmp	r3, #0
 800f946:	d017      	beq.n	800f978 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f94c:	f003 0320 	and.w	r3, r3, #32
 800f950:	2b00      	cmp	r3, #0
 800f952:	d105      	bne.n	800f960 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f954:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f958:	4b5c      	ldr	r3, [pc, #368]	@ (800facc <HAL_UART_IRQHandler+0x2b8>)
 800f95a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d00b      	beq.n	800f978 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	2208      	movs	r2, #8
 800f966:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f968:	687b      	ldr	r3, [r7, #4]
 800f96a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f96e:	f043 0208 	orr.w	r2, r3, #8
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f97c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f980:	2b00      	cmp	r3, #0
 800f982:	d012      	beq.n	800f9aa <HAL_UART_IRQHandler+0x196>
 800f984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f988:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d00c      	beq.n	800f9aa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	681b      	ldr	r3, [r3, #0]
 800f994:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f998:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9a0:	f043 0220 	orr.w	r2, r3, #32
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	f000 82f9 	beq.w	800ffa8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f9b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9ba:	f003 0320 	and.w	r3, r3, #32
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d013      	beq.n	800f9ea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f9c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9c6:	f003 0320 	and.w	r3, r3, #32
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d105      	bne.n	800f9da <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f9ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f9d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d007      	beq.n	800f9ea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d003      	beq.n	800f9ea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f9f0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	689b      	ldr	r3, [r3, #8]
 800f9fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9fe:	2b40      	cmp	r3, #64	@ 0x40
 800fa00:	d005      	beq.n	800fa0e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fa02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fa06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d054      	beq.n	800fab8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fa0e:	6878      	ldr	r0, [r7, #4]
 800fa10:	f001 fb30 	bl	8011074 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	689b      	ldr	r3, [r3, #8]
 800fa1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fa1e:	2b40      	cmp	r3, #64	@ 0x40
 800fa20:	d146      	bne.n	800fab0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	3308      	adds	r3, #8
 800fa28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fa30:	e853 3f00 	ldrex	r3, [r3]
 800fa34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fa38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fa3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	3308      	adds	r3, #8
 800fa4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fa4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fa52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fa5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fa5e:	e841 2300 	strex	r3, r2, [r1]
 800fa62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fa66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d1d9      	bne.n	800fa22 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d017      	beq.n	800faa8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fa78:	687b      	ldr	r3, [r7, #4]
 800fa7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa7e:	4a15      	ldr	r2, [pc, #84]	@ (800fad4 <HAL_UART_IRQHandler+0x2c0>)
 800fa80:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa88:	4618      	mov	r0, r3
 800fa8a:	f7f8 fdb9 	bl	8008600 <HAL_DMA_Abort_IT>
 800fa8e:	4603      	mov	r3, r0
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d019      	beq.n	800fac8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa9c:	687a      	ldr	r2, [r7, #4]
 800fa9e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800faa2:	4610      	mov	r0, r2
 800faa4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800faa6:	e00f      	b.n	800fac8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800faa8:	6878      	ldr	r0, [r7, #4]
 800faaa:	f000 fa89 	bl	800ffc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800faae:	e00b      	b.n	800fac8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fab0:	6878      	ldr	r0, [r7, #4]
 800fab2:	f000 fa85 	bl	800ffc0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fab6:	e007      	b.n	800fac8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f000 fa81 	bl	800ffc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	2200      	movs	r2, #0
 800fac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fac6:	e26f      	b.n	800ffa8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fac8:	bf00      	nop
    return;
 800faca:	e26d      	b.n	800ffa8 <HAL_UART_IRQHandler+0x794>
 800facc:	10000001 	.word	0x10000001
 800fad0:	04000120 	.word	0x04000120
 800fad4:	08011141 	.word	0x08011141

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fadc:	2b01      	cmp	r3, #1
 800fade:	f040 8203 	bne.w	800fee8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fae6:	f003 0310 	and.w	r3, r3, #16
 800faea:	2b00      	cmp	r3, #0
 800faec:	f000 81fc 	beq.w	800fee8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800faf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800faf4:	f003 0310 	and.w	r3, r3, #16
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	f000 81f5 	beq.w	800fee8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	2210      	movs	r2, #16
 800fb04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681b      	ldr	r3, [r3, #0]
 800fb0a:	689b      	ldr	r3, [r3, #8]
 800fb0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fb10:	2b40      	cmp	r3, #64	@ 0x40
 800fb12:	f040 816d 	bne.w	800fdf0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	4aa4      	ldr	r2, [pc, #656]	@ (800fdb0 <HAL_UART_IRQHandler+0x59c>)
 800fb20:	4293      	cmp	r3, r2
 800fb22:	d068      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	4aa1      	ldr	r2, [pc, #644]	@ (800fdb4 <HAL_UART_IRQHandler+0x5a0>)
 800fb2e:	4293      	cmp	r3, r2
 800fb30:	d061      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	4a9f      	ldr	r2, [pc, #636]	@ (800fdb8 <HAL_UART_IRQHandler+0x5a4>)
 800fb3c:	4293      	cmp	r3, r2
 800fb3e:	d05a      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	4a9c      	ldr	r2, [pc, #624]	@ (800fdbc <HAL_UART_IRQHandler+0x5a8>)
 800fb4a:	4293      	cmp	r3, r2
 800fb4c:	d053      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	4a9a      	ldr	r2, [pc, #616]	@ (800fdc0 <HAL_UART_IRQHandler+0x5ac>)
 800fb58:	4293      	cmp	r3, r2
 800fb5a:	d04c      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	4a97      	ldr	r2, [pc, #604]	@ (800fdc4 <HAL_UART_IRQHandler+0x5b0>)
 800fb66:	4293      	cmp	r3, r2
 800fb68:	d045      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	4a95      	ldr	r2, [pc, #596]	@ (800fdc8 <HAL_UART_IRQHandler+0x5b4>)
 800fb74:	4293      	cmp	r3, r2
 800fb76:	d03e      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	4a92      	ldr	r2, [pc, #584]	@ (800fdcc <HAL_UART_IRQHandler+0x5b8>)
 800fb82:	4293      	cmp	r3, r2
 800fb84:	d037      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a90      	ldr	r2, [pc, #576]	@ (800fdd0 <HAL_UART_IRQHandler+0x5bc>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d030      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fb9a:	681b      	ldr	r3, [r3, #0]
 800fb9c:	4a8d      	ldr	r2, [pc, #564]	@ (800fdd4 <HAL_UART_IRQHandler+0x5c0>)
 800fb9e:	4293      	cmp	r3, r2
 800fba0:	d029      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	4a8b      	ldr	r2, [pc, #556]	@ (800fdd8 <HAL_UART_IRQHandler+0x5c4>)
 800fbac:	4293      	cmp	r3, r2
 800fbae:	d022      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbb6:	681b      	ldr	r3, [r3, #0]
 800fbb8:	4a88      	ldr	r2, [pc, #544]	@ (800fddc <HAL_UART_IRQHandler+0x5c8>)
 800fbba:	4293      	cmp	r3, r2
 800fbbc:	d01b      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	4a86      	ldr	r2, [pc, #536]	@ (800fde0 <HAL_UART_IRQHandler+0x5cc>)
 800fbc8:	4293      	cmp	r3, r2
 800fbca:	d014      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	4a83      	ldr	r2, [pc, #524]	@ (800fde4 <HAL_UART_IRQHandler+0x5d0>)
 800fbd6:	4293      	cmp	r3, r2
 800fbd8:	d00d      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	4a81      	ldr	r2, [pc, #516]	@ (800fde8 <HAL_UART_IRQHandler+0x5d4>)
 800fbe4:	4293      	cmp	r3, r2
 800fbe6:	d006      	beq.n	800fbf6 <HAL_UART_IRQHandler+0x3e2>
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	4a7e      	ldr	r2, [pc, #504]	@ (800fdec <HAL_UART_IRQHandler+0x5d8>)
 800fbf2:	4293      	cmp	r3, r2
 800fbf4:	d106      	bne.n	800fc04 <HAL_UART_IRQHandler+0x3f0>
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	685b      	ldr	r3, [r3, #4]
 800fc00:	b29b      	uxth	r3, r3
 800fc02:	e005      	b.n	800fc10 <HAL_UART_IRQHandler+0x3fc>
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc0a:	681b      	ldr	r3, [r3, #0]
 800fc0c:	685b      	ldr	r3, [r3, #4]
 800fc0e:	b29b      	uxth	r3, r3
 800fc10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800fc14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	f000 80ad 	beq.w	800fd78 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fc24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fc28:	429a      	cmp	r2, r3
 800fc2a:	f080 80a5 	bcs.w	800fd78 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fc34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fc3e:	69db      	ldr	r3, [r3, #28]
 800fc40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fc44:	f000 8087 	beq.w	800fd56 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	681b      	ldr	r3, [r3, #0]
 800fc4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800fc54:	e853 3f00 	ldrex	r3, [r3]
 800fc58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800fc5c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800fc60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc64:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	461a      	mov	r2, r3
 800fc6e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800fc72:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fc76:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc7a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fc7e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fc82:	e841 2300 	strex	r3, r2, [r1]
 800fc86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fc8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d1da      	bne.n	800fc48 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681b      	ldr	r3, [r3, #0]
 800fc96:	3308      	adds	r3, #8
 800fc98:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fc9c:	e853 3f00 	ldrex	r3, [r3]
 800fca0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fca2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fca4:	f023 0301 	bic.w	r3, r3, #1
 800fca8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	681b      	ldr	r3, [r3, #0]
 800fcb0:	3308      	adds	r3, #8
 800fcb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fcb6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fcba:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcbc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fcbe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fcc2:	e841 2300 	strex	r3, r2, [r1]
 800fcc6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fcc8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d1e1      	bne.n	800fc92 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	681b      	ldr	r3, [r3, #0]
 800fcd2:	3308      	adds	r3, #8
 800fcd4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fcd8:	e853 3f00 	ldrex	r3, [r3]
 800fcdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fcde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fce0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fce4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	3308      	adds	r3, #8
 800fcee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fcf2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fcf4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcf6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fcf8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fcfa:	e841 2300 	strex	r3, r2, [r1]
 800fcfe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fd00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d1e3      	bne.n	800fcce <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	2220      	movs	r2, #32
 800fd0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2200      	movs	r2, #0
 800fd12:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd1c:	e853 3f00 	ldrex	r3, [r3]
 800fd20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fd22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fd24:	f023 0310 	bic.w	r3, r3, #16
 800fd28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	461a      	mov	r2, r3
 800fd32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd36:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fd38:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd3a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fd3c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fd3e:	e841 2300 	strex	r3, r2, [r1]
 800fd42:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fd44:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	d1e4      	bne.n	800fd14 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd50:	4618      	mov	r0, r3
 800fd52:	f7f8 f937 	bl	8007fc4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	2202      	movs	r2, #2
 800fd5a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fd68:	b29b      	uxth	r3, r3
 800fd6a:	1ad3      	subs	r3, r2, r3
 800fd6c:	b29b      	uxth	r3, r3
 800fd6e:	4619      	mov	r1, r3
 800fd70:	6878      	ldr	r0, [r7, #4]
 800fd72:	f000 f92f 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800fd76:	e119      	b.n	800ffac <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fd7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800fd82:	429a      	cmp	r2, r3
 800fd84:	f040 8112 	bne.w	800ffac <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd8e:	69db      	ldr	r3, [r3, #28]
 800fd90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fd94:	f040 810a 	bne.w	800ffac <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	2202      	movs	r2, #2
 800fd9c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fda4:	4619      	mov	r1, r3
 800fda6:	6878      	ldr	r0, [r7, #4]
 800fda8:	f000 f914 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
      return;
 800fdac:	e0fe      	b.n	800ffac <HAL_UART_IRQHandler+0x798>
 800fdae:	bf00      	nop
 800fdb0:	40020010 	.word	0x40020010
 800fdb4:	40020028 	.word	0x40020028
 800fdb8:	40020040 	.word	0x40020040
 800fdbc:	40020058 	.word	0x40020058
 800fdc0:	40020070 	.word	0x40020070
 800fdc4:	40020088 	.word	0x40020088
 800fdc8:	400200a0 	.word	0x400200a0
 800fdcc:	400200b8 	.word	0x400200b8
 800fdd0:	40020410 	.word	0x40020410
 800fdd4:	40020428 	.word	0x40020428
 800fdd8:	40020440 	.word	0x40020440
 800fddc:	40020458 	.word	0x40020458
 800fde0:	40020470 	.word	0x40020470
 800fde4:	40020488 	.word	0x40020488
 800fde8:	400204a0 	.word	0x400204a0
 800fdec:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fdfc:	b29b      	uxth	r3, r3
 800fdfe:	1ad3      	subs	r3, r2, r3
 800fe00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800fe0a:	b29b      	uxth	r3, r3
 800fe0c:	2b00      	cmp	r3, #0
 800fe0e:	f000 80cf 	beq.w	800ffb0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800fe12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	f000 80ca 	beq.w	800ffb0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fe24:	e853 3f00 	ldrex	r3, [r3]
 800fe28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fe2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fe30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	681b      	ldr	r3, [r3, #0]
 800fe38:	461a      	mov	r2, r3
 800fe3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800fe3e:	647b      	str	r3, [r7, #68]	@ 0x44
 800fe40:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fe44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fe46:	e841 2300 	strex	r3, r2, [r1]
 800fe4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fe4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d1e4      	bne.n	800fe1c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	3308      	adds	r3, #8
 800fe58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fe5c:	e853 3f00 	ldrex	r3, [r3]
 800fe60:	623b      	str	r3, [r7, #32]
   return(result);
 800fe62:	6a3a      	ldr	r2, [r7, #32]
 800fe64:	4b55      	ldr	r3, [pc, #340]	@ (800ffbc <HAL_UART_IRQHandler+0x7a8>)
 800fe66:	4013      	ands	r3, r2
 800fe68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	681b      	ldr	r3, [r3, #0]
 800fe70:	3308      	adds	r3, #8
 800fe72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fe76:	633a      	str	r2, [r7, #48]	@ 0x30
 800fe78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe7e:	e841 2300 	strex	r3, r2, [r1]
 800fe82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d1e3      	bne.n	800fe52 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	2220      	movs	r2, #32
 800fe8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fe92:	687b      	ldr	r3, [r7, #4]
 800fe94:	2200      	movs	r2, #0
 800fe96:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fea4:	693b      	ldr	r3, [r7, #16]
 800fea6:	e853 3f00 	ldrex	r3, [r3]
 800feaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	f023 0310 	bic.w	r3, r3, #16
 800feb2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	461a      	mov	r2, r3
 800febc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800fec0:	61fb      	str	r3, [r7, #28]
 800fec2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fec4:	69b9      	ldr	r1, [r7, #24]
 800fec6:	69fa      	ldr	r2, [r7, #28]
 800fec8:	e841 2300 	strex	r3, r2, [r1]
 800fecc:	617b      	str	r3, [r7, #20]
   return(result);
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d1e4      	bne.n	800fe9e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	2202      	movs	r2, #2
 800fed8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800feda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fede:	4619      	mov	r1, r3
 800fee0:	6878      	ldr	r0, [r7, #4]
 800fee2:	f000 f877 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fee6:	e063      	b.n	800ffb0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fee8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800feec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d00e      	beq.n	800ff12 <HAL_UART_IRQHandler+0x6fe>
 800fef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fef8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d008      	beq.n	800ff12 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ff08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ff0a:	6878      	ldr	r0, [r7, #4]
 800ff0c:	f002 f818 	bl	8011f40 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ff10:	e051      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ff12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d014      	beq.n	800ff48 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ff1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d105      	bne.n	800ff36 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ff2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ff2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d008      	beq.n	800ff48 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d03a      	beq.n	800ffb4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	4798      	blx	r3
    }
    return;
 800ff46:	e035      	b.n	800ffb4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ff48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d009      	beq.n	800ff68 <HAL_UART_IRQHandler+0x754>
 800ff54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d003      	beq.n	800ff68 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800ff60:	6878      	ldr	r0, [r7, #4]
 800ff62:	f001 faa1 	bl	80114a8 <UART_EndTransmit_IT>
    return;
 800ff66:	e026      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ff68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ff70:	2b00      	cmp	r3, #0
 800ff72:	d009      	beq.n	800ff88 <HAL_UART_IRQHandler+0x774>
 800ff74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff78:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d003      	beq.n	800ff88 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	f001 fff1 	bl	8011f68 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ff86:	e016      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ff88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ff8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d010      	beq.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
 800ff94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	da0c      	bge.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ff9c:	6878      	ldr	r0, [r7, #4]
 800ff9e:	f001 ffd9 	bl	8011f54 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ffa2:	e008      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800ffa4:	bf00      	nop
 800ffa6:	e006      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
    return;
 800ffa8:	bf00      	nop
 800ffaa:	e004      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800ffac:	bf00      	nop
 800ffae:	e002      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800ffb0:	bf00      	nop
 800ffb2:	e000      	b.n	800ffb6 <HAL_UART_IRQHandler+0x7a2>
    return;
 800ffb4:	bf00      	nop
  }
}
 800ffb6:	37e8      	adds	r7, #232	@ 0xe8
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}
 800ffbc:	effffffe 	.word	0xeffffffe

0800ffc0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ffc0:	b480      	push	{r7}
 800ffc2:	b083      	sub	sp, #12
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ffc8:	bf00      	nop
 800ffca:	370c      	adds	r7, #12
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd2:	4770      	bx	lr

0800ffd4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ffd4:	b480      	push	{r7}
 800ffd6:	b083      	sub	sp, #12
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
 800ffdc:	460b      	mov	r3, r1
 800ffde:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ffe0:	bf00      	nop
 800ffe2:	370c      	adds	r7, #12
 800ffe4:	46bd      	mov	sp, r7
 800ffe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffea:	4770      	bx	lr

0800ffec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ffec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fff0:	b092      	sub	sp, #72	@ 0x48
 800fff2:	af00      	add	r7, sp, #0
 800fff4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fff6:	2300      	movs	r3, #0
 800fff8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fffc:	697b      	ldr	r3, [r7, #20]
 800fffe:	689a      	ldr	r2, [r3, #8]
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	691b      	ldr	r3, [r3, #16]
 8010004:	431a      	orrs	r2, r3
 8010006:	697b      	ldr	r3, [r7, #20]
 8010008:	695b      	ldr	r3, [r3, #20]
 801000a:	431a      	orrs	r2, r3
 801000c:	697b      	ldr	r3, [r7, #20]
 801000e:	69db      	ldr	r3, [r3, #28]
 8010010:	4313      	orrs	r3, r2
 8010012:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010014:	697b      	ldr	r3, [r7, #20]
 8010016:	681b      	ldr	r3, [r3, #0]
 8010018:	681a      	ldr	r2, [r3, #0]
 801001a:	4bbe      	ldr	r3, [pc, #760]	@ (8010314 <UART_SetConfig+0x328>)
 801001c:	4013      	ands	r3, r2
 801001e:	697a      	ldr	r2, [r7, #20]
 8010020:	6812      	ldr	r2, [r2, #0]
 8010022:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010024:	430b      	orrs	r3, r1
 8010026:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010028:	697b      	ldr	r3, [r7, #20]
 801002a:	681b      	ldr	r3, [r3, #0]
 801002c:	685b      	ldr	r3, [r3, #4]
 801002e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	68da      	ldr	r2, [r3, #12]
 8010036:	697b      	ldr	r3, [r7, #20]
 8010038:	681b      	ldr	r3, [r3, #0]
 801003a:	430a      	orrs	r2, r1
 801003c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801003e:	697b      	ldr	r3, [r7, #20]
 8010040:	699b      	ldr	r3, [r3, #24]
 8010042:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010044:	697b      	ldr	r3, [r7, #20]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	4ab3      	ldr	r2, [pc, #716]	@ (8010318 <UART_SetConfig+0x32c>)
 801004a:	4293      	cmp	r3, r2
 801004c:	d004      	beq.n	8010058 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801004e:	697b      	ldr	r3, [r7, #20]
 8010050:	6a1b      	ldr	r3, [r3, #32]
 8010052:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010054:	4313      	orrs	r3, r2
 8010056:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010058:	697b      	ldr	r3, [r7, #20]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	689a      	ldr	r2, [r3, #8]
 801005e:	4baf      	ldr	r3, [pc, #700]	@ (801031c <UART_SetConfig+0x330>)
 8010060:	4013      	ands	r3, r2
 8010062:	697a      	ldr	r2, [r7, #20]
 8010064:	6812      	ldr	r2, [r2, #0]
 8010066:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010068:	430b      	orrs	r3, r1
 801006a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801006c:	697b      	ldr	r3, [r7, #20]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010072:	f023 010f 	bic.w	r1, r3, #15
 8010076:	697b      	ldr	r3, [r7, #20]
 8010078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801007a:	697b      	ldr	r3, [r7, #20]
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	430a      	orrs	r2, r1
 8010080:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010082:	697b      	ldr	r3, [r7, #20]
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	4aa6      	ldr	r2, [pc, #664]	@ (8010320 <UART_SetConfig+0x334>)
 8010088:	4293      	cmp	r3, r2
 801008a:	d177      	bne.n	801017c <UART_SetConfig+0x190>
 801008c:	4ba5      	ldr	r3, [pc, #660]	@ (8010324 <UART_SetConfig+0x338>)
 801008e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010090:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010094:	2b28      	cmp	r3, #40	@ 0x28
 8010096:	d86d      	bhi.n	8010174 <UART_SetConfig+0x188>
 8010098:	a201      	add	r2, pc, #4	@ (adr r2, 80100a0 <UART_SetConfig+0xb4>)
 801009a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801009e:	bf00      	nop
 80100a0:	08010145 	.word	0x08010145
 80100a4:	08010175 	.word	0x08010175
 80100a8:	08010175 	.word	0x08010175
 80100ac:	08010175 	.word	0x08010175
 80100b0:	08010175 	.word	0x08010175
 80100b4:	08010175 	.word	0x08010175
 80100b8:	08010175 	.word	0x08010175
 80100bc:	08010175 	.word	0x08010175
 80100c0:	0801014d 	.word	0x0801014d
 80100c4:	08010175 	.word	0x08010175
 80100c8:	08010175 	.word	0x08010175
 80100cc:	08010175 	.word	0x08010175
 80100d0:	08010175 	.word	0x08010175
 80100d4:	08010175 	.word	0x08010175
 80100d8:	08010175 	.word	0x08010175
 80100dc:	08010175 	.word	0x08010175
 80100e0:	08010155 	.word	0x08010155
 80100e4:	08010175 	.word	0x08010175
 80100e8:	08010175 	.word	0x08010175
 80100ec:	08010175 	.word	0x08010175
 80100f0:	08010175 	.word	0x08010175
 80100f4:	08010175 	.word	0x08010175
 80100f8:	08010175 	.word	0x08010175
 80100fc:	08010175 	.word	0x08010175
 8010100:	0801015d 	.word	0x0801015d
 8010104:	08010175 	.word	0x08010175
 8010108:	08010175 	.word	0x08010175
 801010c:	08010175 	.word	0x08010175
 8010110:	08010175 	.word	0x08010175
 8010114:	08010175 	.word	0x08010175
 8010118:	08010175 	.word	0x08010175
 801011c:	08010175 	.word	0x08010175
 8010120:	08010165 	.word	0x08010165
 8010124:	08010175 	.word	0x08010175
 8010128:	08010175 	.word	0x08010175
 801012c:	08010175 	.word	0x08010175
 8010130:	08010175 	.word	0x08010175
 8010134:	08010175 	.word	0x08010175
 8010138:	08010175 	.word	0x08010175
 801013c:	08010175 	.word	0x08010175
 8010140:	0801016d 	.word	0x0801016d
 8010144:	2301      	movs	r3, #1
 8010146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801014a:	e222      	b.n	8010592 <UART_SetConfig+0x5a6>
 801014c:	2304      	movs	r3, #4
 801014e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010152:	e21e      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010154:	2308      	movs	r3, #8
 8010156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801015a:	e21a      	b.n	8010592 <UART_SetConfig+0x5a6>
 801015c:	2310      	movs	r3, #16
 801015e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010162:	e216      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010164:	2320      	movs	r3, #32
 8010166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801016a:	e212      	b.n	8010592 <UART_SetConfig+0x5a6>
 801016c:	2340      	movs	r3, #64	@ 0x40
 801016e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010172:	e20e      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010174:	2380      	movs	r3, #128	@ 0x80
 8010176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801017a:	e20a      	b.n	8010592 <UART_SetConfig+0x5a6>
 801017c:	697b      	ldr	r3, [r7, #20]
 801017e:	681b      	ldr	r3, [r3, #0]
 8010180:	4a69      	ldr	r2, [pc, #420]	@ (8010328 <UART_SetConfig+0x33c>)
 8010182:	4293      	cmp	r3, r2
 8010184:	d130      	bne.n	80101e8 <UART_SetConfig+0x1fc>
 8010186:	4b67      	ldr	r3, [pc, #412]	@ (8010324 <UART_SetConfig+0x338>)
 8010188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801018a:	f003 0307 	and.w	r3, r3, #7
 801018e:	2b05      	cmp	r3, #5
 8010190:	d826      	bhi.n	80101e0 <UART_SetConfig+0x1f4>
 8010192:	a201      	add	r2, pc, #4	@ (adr r2, 8010198 <UART_SetConfig+0x1ac>)
 8010194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010198:	080101b1 	.word	0x080101b1
 801019c:	080101b9 	.word	0x080101b9
 80101a0:	080101c1 	.word	0x080101c1
 80101a4:	080101c9 	.word	0x080101c9
 80101a8:	080101d1 	.word	0x080101d1
 80101ac:	080101d9 	.word	0x080101d9
 80101b0:	2300      	movs	r3, #0
 80101b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101b6:	e1ec      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101b8:	2304      	movs	r3, #4
 80101ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101be:	e1e8      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101c0:	2308      	movs	r3, #8
 80101c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101c6:	e1e4      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101c8:	2310      	movs	r3, #16
 80101ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101ce:	e1e0      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101d0:	2320      	movs	r3, #32
 80101d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101d6:	e1dc      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101d8:	2340      	movs	r3, #64	@ 0x40
 80101da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101de:	e1d8      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101e0:	2380      	movs	r3, #128	@ 0x80
 80101e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101e6:	e1d4      	b.n	8010592 <UART_SetConfig+0x5a6>
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	4a4f      	ldr	r2, [pc, #316]	@ (801032c <UART_SetConfig+0x340>)
 80101ee:	4293      	cmp	r3, r2
 80101f0:	d130      	bne.n	8010254 <UART_SetConfig+0x268>
 80101f2:	4b4c      	ldr	r3, [pc, #304]	@ (8010324 <UART_SetConfig+0x338>)
 80101f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101f6:	f003 0307 	and.w	r3, r3, #7
 80101fa:	2b05      	cmp	r3, #5
 80101fc:	d826      	bhi.n	801024c <UART_SetConfig+0x260>
 80101fe:	a201      	add	r2, pc, #4	@ (adr r2, 8010204 <UART_SetConfig+0x218>)
 8010200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010204:	0801021d 	.word	0x0801021d
 8010208:	08010225 	.word	0x08010225
 801020c:	0801022d 	.word	0x0801022d
 8010210:	08010235 	.word	0x08010235
 8010214:	0801023d 	.word	0x0801023d
 8010218:	08010245 	.word	0x08010245
 801021c:	2300      	movs	r3, #0
 801021e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010222:	e1b6      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010224:	2304      	movs	r3, #4
 8010226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801022a:	e1b2      	b.n	8010592 <UART_SetConfig+0x5a6>
 801022c:	2308      	movs	r3, #8
 801022e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010232:	e1ae      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010234:	2310      	movs	r3, #16
 8010236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801023a:	e1aa      	b.n	8010592 <UART_SetConfig+0x5a6>
 801023c:	2320      	movs	r3, #32
 801023e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010242:	e1a6      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010244:	2340      	movs	r3, #64	@ 0x40
 8010246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801024a:	e1a2      	b.n	8010592 <UART_SetConfig+0x5a6>
 801024c:	2380      	movs	r3, #128	@ 0x80
 801024e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010252:	e19e      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010254:	697b      	ldr	r3, [r7, #20]
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	4a35      	ldr	r2, [pc, #212]	@ (8010330 <UART_SetConfig+0x344>)
 801025a:	4293      	cmp	r3, r2
 801025c:	d130      	bne.n	80102c0 <UART_SetConfig+0x2d4>
 801025e:	4b31      	ldr	r3, [pc, #196]	@ (8010324 <UART_SetConfig+0x338>)
 8010260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010262:	f003 0307 	and.w	r3, r3, #7
 8010266:	2b05      	cmp	r3, #5
 8010268:	d826      	bhi.n	80102b8 <UART_SetConfig+0x2cc>
 801026a:	a201      	add	r2, pc, #4	@ (adr r2, 8010270 <UART_SetConfig+0x284>)
 801026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010270:	08010289 	.word	0x08010289
 8010274:	08010291 	.word	0x08010291
 8010278:	08010299 	.word	0x08010299
 801027c:	080102a1 	.word	0x080102a1
 8010280:	080102a9 	.word	0x080102a9
 8010284:	080102b1 	.word	0x080102b1
 8010288:	2300      	movs	r3, #0
 801028a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801028e:	e180      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010290:	2304      	movs	r3, #4
 8010292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010296:	e17c      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010298:	2308      	movs	r3, #8
 801029a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801029e:	e178      	b.n	8010592 <UART_SetConfig+0x5a6>
 80102a0:	2310      	movs	r3, #16
 80102a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102a6:	e174      	b.n	8010592 <UART_SetConfig+0x5a6>
 80102a8:	2320      	movs	r3, #32
 80102aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102ae:	e170      	b.n	8010592 <UART_SetConfig+0x5a6>
 80102b0:	2340      	movs	r3, #64	@ 0x40
 80102b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102b6:	e16c      	b.n	8010592 <UART_SetConfig+0x5a6>
 80102b8:	2380      	movs	r3, #128	@ 0x80
 80102ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102be:	e168      	b.n	8010592 <UART_SetConfig+0x5a6>
 80102c0:	697b      	ldr	r3, [r7, #20]
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	4a1b      	ldr	r2, [pc, #108]	@ (8010334 <UART_SetConfig+0x348>)
 80102c6:	4293      	cmp	r3, r2
 80102c8:	d142      	bne.n	8010350 <UART_SetConfig+0x364>
 80102ca:	4b16      	ldr	r3, [pc, #88]	@ (8010324 <UART_SetConfig+0x338>)
 80102cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80102ce:	f003 0307 	and.w	r3, r3, #7
 80102d2:	2b05      	cmp	r3, #5
 80102d4:	d838      	bhi.n	8010348 <UART_SetConfig+0x35c>
 80102d6:	a201      	add	r2, pc, #4	@ (adr r2, 80102dc <UART_SetConfig+0x2f0>)
 80102d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102dc:	080102f5 	.word	0x080102f5
 80102e0:	080102fd 	.word	0x080102fd
 80102e4:	08010305 	.word	0x08010305
 80102e8:	0801030d 	.word	0x0801030d
 80102ec:	08010339 	.word	0x08010339
 80102f0:	08010341 	.word	0x08010341
 80102f4:	2300      	movs	r3, #0
 80102f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80102fa:	e14a      	b.n	8010592 <UART_SetConfig+0x5a6>
 80102fc:	2304      	movs	r3, #4
 80102fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010302:	e146      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010304:	2308      	movs	r3, #8
 8010306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801030a:	e142      	b.n	8010592 <UART_SetConfig+0x5a6>
 801030c:	2310      	movs	r3, #16
 801030e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010312:	e13e      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010314:	cfff69f3 	.word	0xcfff69f3
 8010318:	58000c00 	.word	0x58000c00
 801031c:	11fff4ff 	.word	0x11fff4ff
 8010320:	40011000 	.word	0x40011000
 8010324:	58024400 	.word	0x58024400
 8010328:	40004400 	.word	0x40004400
 801032c:	40004800 	.word	0x40004800
 8010330:	40004c00 	.word	0x40004c00
 8010334:	40005000 	.word	0x40005000
 8010338:	2320      	movs	r3, #32
 801033a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801033e:	e128      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010340:	2340      	movs	r3, #64	@ 0x40
 8010342:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010346:	e124      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010348:	2380      	movs	r3, #128	@ 0x80
 801034a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801034e:	e120      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010350:	697b      	ldr	r3, [r7, #20]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	4acb      	ldr	r2, [pc, #812]	@ (8010684 <UART_SetConfig+0x698>)
 8010356:	4293      	cmp	r3, r2
 8010358:	d176      	bne.n	8010448 <UART_SetConfig+0x45c>
 801035a:	4bcb      	ldr	r3, [pc, #812]	@ (8010688 <UART_SetConfig+0x69c>)
 801035c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801035e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8010362:	2b28      	cmp	r3, #40	@ 0x28
 8010364:	d86c      	bhi.n	8010440 <UART_SetConfig+0x454>
 8010366:	a201      	add	r2, pc, #4	@ (adr r2, 801036c <UART_SetConfig+0x380>)
 8010368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801036c:	08010411 	.word	0x08010411
 8010370:	08010441 	.word	0x08010441
 8010374:	08010441 	.word	0x08010441
 8010378:	08010441 	.word	0x08010441
 801037c:	08010441 	.word	0x08010441
 8010380:	08010441 	.word	0x08010441
 8010384:	08010441 	.word	0x08010441
 8010388:	08010441 	.word	0x08010441
 801038c:	08010419 	.word	0x08010419
 8010390:	08010441 	.word	0x08010441
 8010394:	08010441 	.word	0x08010441
 8010398:	08010441 	.word	0x08010441
 801039c:	08010441 	.word	0x08010441
 80103a0:	08010441 	.word	0x08010441
 80103a4:	08010441 	.word	0x08010441
 80103a8:	08010441 	.word	0x08010441
 80103ac:	08010421 	.word	0x08010421
 80103b0:	08010441 	.word	0x08010441
 80103b4:	08010441 	.word	0x08010441
 80103b8:	08010441 	.word	0x08010441
 80103bc:	08010441 	.word	0x08010441
 80103c0:	08010441 	.word	0x08010441
 80103c4:	08010441 	.word	0x08010441
 80103c8:	08010441 	.word	0x08010441
 80103cc:	08010429 	.word	0x08010429
 80103d0:	08010441 	.word	0x08010441
 80103d4:	08010441 	.word	0x08010441
 80103d8:	08010441 	.word	0x08010441
 80103dc:	08010441 	.word	0x08010441
 80103e0:	08010441 	.word	0x08010441
 80103e4:	08010441 	.word	0x08010441
 80103e8:	08010441 	.word	0x08010441
 80103ec:	08010431 	.word	0x08010431
 80103f0:	08010441 	.word	0x08010441
 80103f4:	08010441 	.word	0x08010441
 80103f8:	08010441 	.word	0x08010441
 80103fc:	08010441 	.word	0x08010441
 8010400:	08010441 	.word	0x08010441
 8010404:	08010441 	.word	0x08010441
 8010408:	08010441 	.word	0x08010441
 801040c:	08010439 	.word	0x08010439
 8010410:	2301      	movs	r3, #1
 8010412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010416:	e0bc      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010418:	2304      	movs	r3, #4
 801041a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801041e:	e0b8      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010420:	2308      	movs	r3, #8
 8010422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010426:	e0b4      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010428:	2310      	movs	r3, #16
 801042a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801042e:	e0b0      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010430:	2320      	movs	r3, #32
 8010432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010436:	e0ac      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010438:	2340      	movs	r3, #64	@ 0x40
 801043a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801043e:	e0a8      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010440:	2380      	movs	r3, #128	@ 0x80
 8010442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010446:	e0a4      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010448:	697b      	ldr	r3, [r7, #20]
 801044a:	681b      	ldr	r3, [r3, #0]
 801044c:	4a8f      	ldr	r2, [pc, #572]	@ (801068c <UART_SetConfig+0x6a0>)
 801044e:	4293      	cmp	r3, r2
 8010450:	d130      	bne.n	80104b4 <UART_SetConfig+0x4c8>
 8010452:	4b8d      	ldr	r3, [pc, #564]	@ (8010688 <UART_SetConfig+0x69c>)
 8010454:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010456:	f003 0307 	and.w	r3, r3, #7
 801045a:	2b05      	cmp	r3, #5
 801045c:	d826      	bhi.n	80104ac <UART_SetConfig+0x4c0>
 801045e:	a201      	add	r2, pc, #4	@ (adr r2, 8010464 <UART_SetConfig+0x478>)
 8010460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010464:	0801047d 	.word	0x0801047d
 8010468:	08010485 	.word	0x08010485
 801046c:	0801048d 	.word	0x0801048d
 8010470:	08010495 	.word	0x08010495
 8010474:	0801049d 	.word	0x0801049d
 8010478:	080104a5 	.word	0x080104a5
 801047c:	2300      	movs	r3, #0
 801047e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010482:	e086      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010484:	2304      	movs	r3, #4
 8010486:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801048a:	e082      	b.n	8010592 <UART_SetConfig+0x5a6>
 801048c:	2308      	movs	r3, #8
 801048e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010492:	e07e      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010494:	2310      	movs	r3, #16
 8010496:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801049a:	e07a      	b.n	8010592 <UART_SetConfig+0x5a6>
 801049c:	2320      	movs	r3, #32
 801049e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104a2:	e076      	b.n	8010592 <UART_SetConfig+0x5a6>
 80104a4:	2340      	movs	r3, #64	@ 0x40
 80104a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104aa:	e072      	b.n	8010592 <UART_SetConfig+0x5a6>
 80104ac:	2380      	movs	r3, #128	@ 0x80
 80104ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104b2:	e06e      	b.n	8010592 <UART_SetConfig+0x5a6>
 80104b4:	697b      	ldr	r3, [r7, #20]
 80104b6:	681b      	ldr	r3, [r3, #0]
 80104b8:	4a75      	ldr	r2, [pc, #468]	@ (8010690 <UART_SetConfig+0x6a4>)
 80104ba:	4293      	cmp	r3, r2
 80104bc:	d130      	bne.n	8010520 <UART_SetConfig+0x534>
 80104be:	4b72      	ldr	r3, [pc, #456]	@ (8010688 <UART_SetConfig+0x69c>)
 80104c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104c2:	f003 0307 	and.w	r3, r3, #7
 80104c6:	2b05      	cmp	r3, #5
 80104c8:	d826      	bhi.n	8010518 <UART_SetConfig+0x52c>
 80104ca:	a201      	add	r2, pc, #4	@ (adr r2, 80104d0 <UART_SetConfig+0x4e4>)
 80104cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104d0:	080104e9 	.word	0x080104e9
 80104d4:	080104f1 	.word	0x080104f1
 80104d8:	080104f9 	.word	0x080104f9
 80104dc:	08010501 	.word	0x08010501
 80104e0:	08010509 	.word	0x08010509
 80104e4:	08010511 	.word	0x08010511
 80104e8:	2300      	movs	r3, #0
 80104ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104ee:	e050      	b.n	8010592 <UART_SetConfig+0x5a6>
 80104f0:	2304      	movs	r3, #4
 80104f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104f6:	e04c      	b.n	8010592 <UART_SetConfig+0x5a6>
 80104f8:	2308      	movs	r3, #8
 80104fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104fe:	e048      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010500:	2310      	movs	r3, #16
 8010502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010506:	e044      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010508:	2320      	movs	r3, #32
 801050a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801050e:	e040      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010510:	2340      	movs	r3, #64	@ 0x40
 8010512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010516:	e03c      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010518:	2380      	movs	r3, #128	@ 0x80
 801051a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801051e:	e038      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010520:	697b      	ldr	r3, [r7, #20]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	4a5b      	ldr	r2, [pc, #364]	@ (8010694 <UART_SetConfig+0x6a8>)
 8010526:	4293      	cmp	r3, r2
 8010528:	d130      	bne.n	801058c <UART_SetConfig+0x5a0>
 801052a:	4b57      	ldr	r3, [pc, #348]	@ (8010688 <UART_SetConfig+0x69c>)
 801052c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801052e:	f003 0307 	and.w	r3, r3, #7
 8010532:	2b05      	cmp	r3, #5
 8010534:	d826      	bhi.n	8010584 <UART_SetConfig+0x598>
 8010536:	a201      	add	r2, pc, #4	@ (adr r2, 801053c <UART_SetConfig+0x550>)
 8010538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801053c:	08010555 	.word	0x08010555
 8010540:	0801055d 	.word	0x0801055d
 8010544:	08010565 	.word	0x08010565
 8010548:	0801056d 	.word	0x0801056d
 801054c:	08010575 	.word	0x08010575
 8010550:	0801057d 	.word	0x0801057d
 8010554:	2302      	movs	r3, #2
 8010556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801055a:	e01a      	b.n	8010592 <UART_SetConfig+0x5a6>
 801055c:	2304      	movs	r3, #4
 801055e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010562:	e016      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010564:	2308      	movs	r3, #8
 8010566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801056a:	e012      	b.n	8010592 <UART_SetConfig+0x5a6>
 801056c:	2310      	movs	r3, #16
 801056e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010572:	e00e      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010574:	2320      	movs	r3, #32
 8010576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801057a:	e00a      	b.n	8010592 <UART_SetConfig+0x5a6>
 801057c:	2340      	movs	r3, #64	@ 0x40
 801057e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010582:	e006      	b.n	8010592 <UART_SetConfig+0x5a6>
 8010584:	2380      	movs	r3, #128	@ 0x80
 8010586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801058a:	e002      	b.n	8010592 <UART_SetConfig+0x5a6>
 801058c:	2380      	movs	r3, #128	@ 0x80
 801058e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010592:	697b      	ldr	r3, [r7, #20]
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	4a3f      	ldr	r2, [pc, #252]	@ (8010694 <UART_SetConfig+0x6a8>)
 8010598:	4293      	cmp	r3, r2
 801059a:	f040 80f8 	bne.w	801078e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801059e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80105a2:	2b20      	cmp	r3, #32
 80105a4:	dc46      	bgt.n	8010634 <UART_SetConfig+0x648>
 80105a6:	2b02      	cmp	r3, #2
 80105a8:	f2c0 8082 	blt.w	80106b0 <UART_SetConfig+0x6c4>
 80105ac:	3b02      	subs	r3, #2
 80105ae:	2b1e      	cmp	r3, #30
 80105b0:	d87e      	bhi.n	80106b0 <UART_SetConfig+0x6c4>
 80105b2:	a201      	add	r2, pc, #4	@ (adr r2, 80105b8 <UART_SetConfig+0x5cc>)
 80105b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105b8:	0801063b 	.word	0x0801063b
 80105bc:	080106b1 	.word	0x080106b1
 80105c0:	08010643 	.word	0x08010643
 80105c4:	080106b1 	.word	0x080106b1
 80105c8:	080106b1 	.word	0x080106b1
 80105cc:	080106b1 	.word	0x080106b1
 80105d0:	08010653 	.word	0x08010653
 80105d4:	080106b1 	.word	0x080106b1
 80105d8:	080106b1 	.word	0x080106b1
 80105dc:	080106b1 	.word	0x080106b1
 80105e0:	080106b1 	.word	0x080106b1
 80105e4:	080106b1 	.word	0x080106b1
 80105e8:	080106b1 	.word	0x080106b1
 80105ec:	080106b1 	.word	0x080106b1
 80105f0:	08010663 	.word	0x08010663
 80105f4:	080106b1 	.word	0x080106b1
 80105f8:	080106b1 	.word	0x080106b1
 80105fc:	080106b1 	.word	0x080106b1
 8010600:	080106b1 	.word	0x080106b1
 8010604:	080106b1 	.word	0x080106b1
 8010608:	080106b1 	.word	0x080106b1
 801060c:	080106b1 	.word	0x080106b1
 8010610:	080106b1 	.word	0x080106b1
 8010614:	080106b1 	.word	0x080106b1
 8010618:	080106b1 	.word	0x080106b1
 801061c:	080106b1 	.word	0x080106b1
 8010620:	080106b1 	.word	0x080106b1
 8010624:	080106b1 	.word	0x080106b1
 8010628:	080106b1 	.word	0x080106b1
 801062c:	080106b1 	.word	0x080106b1
 8010630:	080106a3 	.word	0x080106a3
 8010634:	2b40      	cmp	r3, #64	@ 0x40
 8010636:	d037      	beq.n	80106a8 <UART_SetConfig+0x6bc>
 8010638:	e03a      	b.n	80106b0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801063a:	f7fc fa6f 	bl	800cb1c <HAL_RCCEx_GetD3PCLK1Freq>
 801063e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010640:	e03c      	b.n	80106bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010642:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010646:	4618      	mov	r0, r3
 8010648:	f7fc fa7e 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801064c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801064e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010650:	e034      	b.n	80106bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010652:	f107 0318 	add.w	r3, r7, #24
 8010656:	4618      	mov	r0, r3
 8010658:	f7fc fbca 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801065c:	69fb      	ldr	r3, [r7, #28]
 801065e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010660:	e02c      	b.n	80106bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010662:	4b09      	ldr	r3, [pc, #36]	@ (8010688 <UART_SetConfig+0x69c>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	f003 0320 	and.w	r3, r3, #32
 801066a:	2b00      	cmp	r3, #0
 801066c:	d016      	beq.n	801069c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801066e:	4b06      	ldr	r3, [pc, #24]	@ (8010688 <UART_SetConfig+0x69c>)
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	08db      	lsrs	r3, r3, #3
 8010674:	f003 0303 	and.w	r3, r3, #3
 8010678:	4a07      	ldr	r2, [pc, #28]	@ (8010698 <UART_SetConfig+0x6ac>)
 801067a:	fa22 f303 	lsr.w	r3, r2, r3
 801067e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010680:	e01c      	b.n	80106bc <UART_SetConfig+0x6d0>
 8010682:	bf00      	nop
 8010684:	40011400 	.word	0x40011400
 8010688:	58024400 	.word	0x58024400
 801068c:	40007800 	.word	0x40007800
 8010690:	40007c00 	.word	0x40007c00
 8010694:	58000c00 	.word	0x58000c00
 8010698:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 801069c:	4b9d      	ldr	r3, [pc, #628]	@ (8010914 <UART_SetConfig+0x928>)
 801069e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80106a0:	e00c      	b.n	80106bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80106a2:	4b9d      	ldr	r3, [pc, #628]	@ (8010918 <UART_SetConfig+0x92c>)
 80106a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80106a6:	e009      	b.n	80106bc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80106ae:	e005      	b.n	80106bc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80106b0:	2300      	movs	r3, #0
 80106b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80106b4:	2301      	movs	r3, #1
 80106b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80106ba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80106bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106be:	2b00      	cmp	r3, #0
 80106c0:	f000 81de 	beq.w	8010a80 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80106c4:	697b      	ldr	r3, [r7, #20]
 80106c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106c8:	4a94      	ldr	r2, [pc, #592]	@ (801091c <UART_SetConfig+0x930>)
 80106ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80106ce:	461a      	mov	r2, r3
 80106d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80106d6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80106d8:	697b      	ldr	r3, [r7, #20]
 80106da:	685a      	ldr	r2, [r3, #4]
 80106dc:	4613      	mov	r3, r2
 80106de:	005b      	lsls	r3, r3, #1
 80106e0:	4413      	add	r3, r2
 80106e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106e4:	429a      	cmp	r2, r3
 80106e6:	d305      	bcc.n	80106f4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80106e8:	697b      	ldr	r3, [r7, #20]
 80106ea:	685b      	ldr	r3, [r3, #4]
 80106ec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80106ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106f0:	429a      	cmp	r2, r3
 80106f2:	d903      	bls.n	80106fc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80106f4:	2301      	movs	r3, #1
 80106f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80106fa:	e1c1      	b.n	8010a80 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80106fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106fe:	2200      	movs	r2, #0
 8010700:	60bb      	str	r3, [r7, #8]
 8010702:	60fa      	str	r2, [r7, #12]
 8010704:	697b      	ldr	r3, [r7, #20]
 8010706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010708:	4a84      	ldr	r2, [pc, #528]	@ (801091c <UART_SetConfig+0x930>)
 801070a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801070e:	b29b      	uxth	r3, r3
 8010710:	2200      	movs	r2, #0
 8010712:	603b      	str	r3, [r7, #0]
 8010714:	607a      	str	r2, [r7, #4]
 8010716:	e9d7 2300 	ldrd	r2, r3, [r7]
 801071a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801071e:	f7ef fe37 	bl	8000390 <__aeabi_uldivmod>
 8010722:	4602      	mov	r2, r0
 8010724:	460b      	mov	r3, r1
 8010726:	4610      	mov	r0, r2
 8010728:	4619      	mov	r1, r3
 801072a:	f04f 0200 	mov.w	r2, #0
 801072e:	f04f 0300 	mov.w	r3, #0
 8010732:	020b      	lsls	r3, r1, #8
 8010734:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010738:	0202      	lsls	r2, r0, #8
 801073a:	6979      	ldr	r1, [r7, #20]
 801073c:	6849      	ldr	r1, [r1, #4]
 801073e:	0849      	lsrs	r1, r1, #1
 8010740:	2000      	movs	r0, #0
 8010742:	460c      	mov	r4, r1
 8010744:	4605      	mov	r5, r0
 8010746:	eb12 0804 	adds.w	r8, r2, r4
 801074a:	eb43 0905 	adc.w	r9, r3, r5
 801074e:	697b      	ldr	r3, [r7, #20]
 8010750:	685b      	ldr	r3, [r3, #4]
 8010752:	2200      	movs	r2, #0
 8010754:	469a      	mov	sl, r3
 8010756:	4693      	mov	fp, r2
 8010758:	4652      	mov	r2, sl
 801075a:	465b      	mov	r3, fp
 801075c:	4640      	mov	r0, r8
 801075e:	4649      	mov	r1, r9
 8010760:	f7ef fe16 	bl	8000390 <__aeabi_uldivmod>
 8010764:	4602      	mov	r2, r0
 8010766:	460b      	mov	r3, r1
 8010768:	4613      	mov	r3, r2
 801076a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801076c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801076e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010772:	d308      	bcc.n	8010786 <UART_SetConfig+0x79a>
 8010774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801077a:	d204      	bcs.n	8010786 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 801077c:	697b      	ldr	r3, [r7, #20]
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010782:	60da      	str	r2, [r3, #12]
 8010784:	e17c      	b.n	8010a80 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010786:	2301      	movs	r3, #1
 8010788:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801078c:	e178      	b.n	8010a80 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	69db      	ldr	r3, [r3, #28]
 8010792:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010796:	f040 80c5 	bne.w	8010924 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 801079a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801079e:	2b20      	cmp	r3, #32
 80107a0:	dc48      	bgt.n	8010834 <UART_SetConfig+0x848>
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	db7b      	blt.n	801089e <UART_SetConfig+0x8b2>
 80107a6:	2b20      	cmp	r3, #32
 80107a8:	d879      	bhi.n	801089e <UART_SetConfig+0x8b2>
 80107aa:	a201      	add	r2, pc, #4	@ (adr r2, 80107b0 <UART_SetConfig+0x7c4>)
 80107ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107b0:	0801083b 	.word	0x0801083b
 80107b4:	08010843 	.word	0x08010843
 80107b8:	0801089f 	.word	0x0801089f
 80107bc:	0801089f 	.word	0x0801089f
 80107c0:	0801084b 	.word	0x0801084b
 80107c4:	0801089f 	.word	0x0801089f
 80107c8:	0801089f 	.word	0x0801089f
 80107cc:	0801089f 	.word	0x0801089f
 80107d0:	0801085b 	.word	0x0801085b
 80107d4:	0801089f 	.word	0x0801089f
 80107d8:	0801089f 	.word	0x0801089f
 80107dc:	0801089f 	.word	0x0801089f
 80107e0:	0801089f 	.word	0x0801089f
 80107e4:	0801089f 	.word	0x0801089f
 80107e8:	0801089f 	.word	0x0801089f
 80107ec:	0801089f 	.word	0x0801089f
 80107f0:	0801086b 	.word	0x0801086b
 80107f4:	0801089f 	.word	0x0801089f
 80107f8:	0801089f 	.word	0x0801089f
 80107fc:	0801089f 	.word	0x0801089f
 8010800:	0801089f 	.word	0x0801089f
 8010804:	0801089f 	.word	0x0801089f
 8010808:	0801089f 	.word	0x0801089f
 801080c:	0801089f 	.word	0x0801089f
 8010810:	0801089f 	.word	0x0801089f
 8010814:	0801089f 	.word	0x0801089f
 8010818:	0801089f 	.word	0x0801089f
 801081c:	0801089f 	.word	0x0801089f
 8010820:	0801089f 	.word	0x0801089f
 8010824:	0801089f 	.word	0x0801089f
 8010828:	0801089f 	.word	0x0801089f
 801082c:	0801089f 	.word	0x0801089f
 8010830:	08010891 	.word	0x08010891
 8010834:	2b40      	cmp	r3, #64	@ 0x40
 8010836:	d02e      	beq.n	8010896 <UART_SetConfig+0x8aa>
 8010838:	e031      	b.n	801089e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801083a:	f7fa f9b9 	bl	800abb0 <HAL_RCC_GetPCLK1Freq>
 801083e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010840:	e033      	b.n	80108aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010842:	f7fa f9cb 	bl	800abdc <HAL_RCC_GetPCLK2Freq>
 8010846:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010848:	e02f      	b.n	80108aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801084a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801084e:	4618      	mov	r0, r3
 8010850:	f7fc f97a 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010856:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010858:	e027      	b.n	80108aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801085a:	f107 0318 	add.w	r3, r7, #24
 801085e:	4618      	mov	r0, r3
 8010860:	f7fc fac6 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010864:	69fb      	ldr	r3, [r7, #28]
 8010866:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010868:	e01f      	b.n	80108aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801086a:	4b2d      	ldr	r3, [pc, #180]	@ (8010920 <UART_SetConfig+0x934>)
 801086c:	681b      	ldr	r3, [r3, #0]
 801086e:	f003 0320 	and.w	r3, r3, #32
 8010872:	2b00      	cmp	r3, #0
 8010874:	d009      	beq.n	801088a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010876:	4b2a      	ldr	r3, [pc, #168]	@ (8010920 <UART_SetConfig+0x934>)
 8010878:	681b      	ldr	r3, [r3, #0]
 801087a:	08db      	lsrs	r3, r3, #3
 801087c:	f003 0303 	and.w	r3, r3, #3
 8010880:	4a24      	ldr	r2, [pc, #144]	@ (8010914 <UART_SetConfig+0x928>)
 8010882:	fa22 f303 	lsr.w	r3, r2, r3
 8010886:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010888:	e00f      	b.n	80108aa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801088a:	4b22      	ldr	r3, [pc, #136]	@ (8010914 <UART_SetConfig+0x928>)
 801088c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801088e:	e00c      	b.n	80108aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010890:	4b21      	ldr	r3, [pc, #132]	@ (8010918 <UART_SetConfig+0x92c>)
 8010892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010894:	e009      	b.n	80108aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801089a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801089c:	e005      	b.n	80108aa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801089e:	2300      	movs	r3, #0
 80108a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80108a2:	2301      	movs	r3, #1
 80108a4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80108a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80108aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	f000 80e7 	beq.w	8010a80 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80108b2:	697b      	ldr	r3, [r7, #20]
 80108b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108b6:	4a19      	ldr	r2, [pc, #100]	@ (801091c <UART_SetConfig+0x930>)
 80108b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80108bc:	461a      	mov	r2, r3
 80108be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80108c4:	005a      	lsls	r2, r3, #1
 80108c6:	697b      	ldr	r3, [r7, #20]
 80108c8:	685b      	ldr	r3, [r3, #4]
 80108ca:	085b      	lsrs	r3, r3, #1
 80108cc:	441a      	add	r2, r3
 80108ce:	697b      	ldr	r3, [r7, #20]
 80108d0:	685b      	ldr	r3, [r3, #4]
 80108d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80108d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80108d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108da:	2b0f      	cmp	r3, #15
 80108dc:	d916      	bls.n	801090c <UART_SetConfig+0x920>
 80108de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80108e4:	d212      	bcs.n	801090c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80108e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108e8:	b29b      	uxth	r3, r3
 80108ea:	f023 030f 	bic.w	r3, r3, #15
 80108ee:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80108f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108f2:	085b      	lsrs	r3, r3, #1
 80108f4:	b29b      	uxth	r3, r3
 80108f6:	f003 0307 	and.w	r3, r3, #7
 80108fa:	b29a      	uxth	r2, r3
 80108fc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80108fe:	4313      	orrs	r3, r2
 8010900:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010902:	697b      	ldr	r3, [r7, #20]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010908:	60da      	str	r2, [r3, #12]
 801090a:	e0b9      	b.n	8010a80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 801090c:	2301      	movs	r3, #1
 801090e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010912:	e0b5      	b.n	8010a80 <UART_SetConfig+0xa94>
 8010914:	03d09000 	.word	0x03d09000
 8010918:	003d0900 	.word	0x003d0900
 801091c:	08016240 	.word	0x08016240
 8010920:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010924:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010928:	2b20      	cmp	r3, #32
 801092a:	dc49      	bgt.n	80109c0 <UART_SetConfig+0x9d4>
 801092c:	2b00      	cmp	r3, #0
 801092e:	db7c      	blt.n	8010a2a <UART_SetConfig+0xa3e>
 8010930:	2b20      	cmp	r3, #32
 8010932:	d87a      	bhi.n	8010a2a <UART_SetConfig+0xa3e>
 8010934:	a201      	add	r2, pc, #4	@ (adr r2, 801093c <UART_SetConfig+0x950>)
 8010936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801093a:	bf00      	nop
 801093c:	080109c7 	.word	0x080109c7
 8010940:	080109cf 	.word	0x080109cf
 8010944:	08010a2b 	.word	0x08010a2b
 8010948:	08010a2b 	.word	0x08010a2b
 801094c:	080109d7 	.word	0x080109d7
 8010950:	08010a2b 	.word	0x08010a2b
 8010954:	08010a2b 	.word	0x08010a2b
 8010958:	08010a2b 	.word	0x08010a2b
 801095c:	080109e7 	.word	0x080109e7
 8010960:	08010a2b 	.word	0x08010a2b
 8010964:	08010a2b 	.word	0x08010a2b
 8010968:	08010a2b 	.word	0x08010a2b
 801096c:	08010a2b 	.word	0x08010a2b
 8010970:	08010a2b 	.word	0x08010a2b
 8010974:	08010a2b 	.word	0x08010a2b
 8010978:	08010a2b 	.word	0x08010a2b
 801097c:	080109f7 	.word	0x080109f7
 8010980:	08010a2b 	.word	0x08010a2b
 8010984:	08010a2b 	.word	0x08010a2b
 8010988:	08010a2b 	.word	0x08010a2b
 801098c:	08010a2b 	.word	0x08010a2b
 8010990:	08010a2b 	.word	0x08010a2b
 8010994:	08010a2b 	.word	0x08010a2b
 8010998:	08010a2b 	.word	0x08010a2b
 801099c:	08010a2b 	.word	0x08010a2b
 80109a0:	08010a2b 	.word	0x08010a2b
 80109a4:	08010a2b 	.word	0x08010a2b
 80109a8:	08010a2b 	.word	0x08010a2b
 80109ac:	08010a2b 	.word	0x08010a2b
 80109b0:	08010a2b 	.word	0x08010a2b
 80109b4:	08010a2b 	.word	0x08010a2b
 80109b8:	08010a2b 	.word	0x08010a2b
 80109bc:	08010a1d 	.word	0x08010a1d
 80109c0:	2b40      	cmp	r3, #64	@ 0x40
 80109c2:	d02e      	beq.n	8010a22 <UART_SetConfig+0xa36>
 80109c4:	e031      	b.n	8010a2a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80109c6:	f7fa f8f3 	bl	800abb0 <HAL_RCC_GetPCLK1Freq>
 80109ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80109cc:	e033      	b.n	8010a36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80109ce:	f7fa f905 	bl	800abdc <HAL_RCC_GetPCLK2Freq>
 80109d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80109d4:	e02f      	b.n	8010a36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80109d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80109da:	4618      	mov	r0, r3
 80109dc:	f7fc f8b4 	bl	800cb48 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80109e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109e4:	e027      	b.n	8010a36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80109e6:	f107 0318 	add.w	r3, r7, #24
 80109ea:	4618      	mov	r0, r3
 80109ec:	f7fc fa00 	bl	800cdf0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80109f0:	69fb      	ldr	r3, [r7, #28]
 80109f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109f4:	e01f      	b.n	8010a36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80109f6:	4b2d      	ldr	r3, [pc, #180]	@ (8010aac <UART_SetConfig+0xac0>)
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	f003 0320 	and.w	r3, r3, #32
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d009      	beq.n	8010a16 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010a02:	4b2a      	ldr	r3, [pc, #168]	@ (8010aac <UART_SetConfig+0xac0>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	08db      	lsrs	r3, r3, #3
 8010a08:	f003 0303 	and.w	r3, r3, #3
 8010a0c:	4a28      	ldr	r2, [pc, #160]	@ (8010ab0 <UART_SetConfig+0xac4>)
 8010a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8010a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010a14:	e00f      	b.n	8010a36 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8010a16:	4b26      	ldr	r3, [pc, #152]	@ (8010ab0 <UART_SetConfig+0xac4>)
 8010a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a1a:	e00c      	b.n	8010a36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010a1c:	4b25      	ldr	r3, [pc, #148]	@ (8010ab4 <UART_SetConfig+0xac8>)
 8010a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a20:	e009      	b.n	8010a36 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010a22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010a28:	e005      	b.n	8010a36 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010a2e:	2301      	movs	r3, #1
 8010a30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010a34:	bf00      	nop
    }

    if (pclk != 0U)
 8010a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d021      	beq.n	8010a80 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010a3c:	697b      	ldr	r3, [r7, #20]
 8010a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a40:	4a1d      	ldr	r2, [pc, #116]	@ (8010ab8 <UART_SetConfig+0xacc>)
 8010a42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a46:	461a      	mov	r2, r3
 8010a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a4a:	fbb3 f2f2 	udiv	r2, r3, r2
 8010a4e:	697b      	ldr	r3, [r7, #20]
 8010a50:	685b      	ldr	r3, [r3, #4]
 8010a52:	085b      	lsrs	r3, r3, #1
 8010a54:	441a      	add	r2, r3
 8010a56:	697b      	ldr	r3, [r7, #20]
 8010a58:	685b      	ldr	r3, [r3, #4]
 8010a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8010a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010a60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a62:	2b0f      	cmp	r3, #15
 8010a64:	d909      	bls.n	8010a7a <UART_SetConfig+0xa8e>
 8010a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010a6c:	d205      	bcs.n	8010a7a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a70:	b29a      	uxth	r2, r3
 8010a72:	697b      	ldr	r3, [r7, #20]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	60da      	str	r2, [r3, #12]
 8010a78:	e002      	b.n	8010a80 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010a7a:	2301      	movs	r3, #1
 8010a7c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	2201      	movs	r2, #1
 8010a84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010a88:	697b      	ldr	r3, [r7, #20]
 8010a8a:	2201      	movs	r2, #1
 8010a8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010a90:	697b      	ldr	r3, [r7, #20]
 8010a92:	2200      	movs	r2, #0
 8010a94:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010a96:	697b      	ldr	r3, [r7, #20]
 8010a98:	2200      	movs	r2, #0
 8010a9a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010a9c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	3748      	adds	r7, #72	@ 0x48
 8010aa4:	46bd      	mov	sp, r7
 8010aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010aaa:	bf00      	nop
 8010aac:	58024400 	.word	0x58024400
 8010ab0:	03d09000 	.word	0x03d09000
 8010ab4:	003d0900 	.word	0x003d0900
 8010ab8:	08016240 	.word	0x08016240

08010abc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010abc:	b480      	push	{r7}
 8010abe:	b083      	sub	sp, #12
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ac8:	f003 0308 	and.w	r3, r3, #8
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d00a      	beq.n	8010ae6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	685b      	ldr	r3, [r3, #4]
 8010ad6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	430a      	orrs	r2, r1
 8010ae4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010aea:	f003 0301 	and.w	r3, r3, #1
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d00a      	beq.n	8010b08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	685b      	ldr	r3, [r3, #4]
 8010af8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	681b      	ldr	r3, [r3, #0]
 8010b04:	430a      	orrs	r2, r1
 8010b06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010b08:	687b      	ldr	r3, [r7, #4]
 8010b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b0c:	f003 0302 	and.w	r3, r3, #2
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d00a      	beq.n	8010b2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	685b      	ldr	r3, [r3, #4]
 8010b1a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	430a      	orrs	r2, r1
 8010b28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b2e:	f003 0304 	and.w	r3, r3, #4
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d00a      	beq.n	8010b4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	685b      	ldr	r3, [r3, #4]
 8010b3c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010b44:	687b      	ldr	r3, [r7, #4]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	430a      	orrs	r2, r1
 8010b4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b50:	f003 0310 	and.w	r3, r3, #16
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d00a      	beq.n	8010b6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	689b      	ldr	r3, [r3, #8]
 8010b5e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	430a      	orrs	r2, r1
 8010b6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b72:	f003 0320 	and.w	r3, r3, #32
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d00a      	beq.n	8010b90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	689b      	ldr	r3, [r3, #8]
 8010b80:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	681b      	ldr	r3, [r3, #0]
 8010b8c:	430a      	orrs	r2, r1
 8010b8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d01a      	beq.n	8010bd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	685b      	ldr	r3, [r3, #4]
 8010ba2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	430a      	orrs	r2, r1
 8010bb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010bb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010bba:	d10a      	bne.n	8010bd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	685b      	ldr	r3, [r3, #4]
 8010bc2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	430a      	orrs	r2, r1
 8010bd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d00a      	beq.n	8010bf4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	685b      	ldr	r3, [r3, #4]
 8010be4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	430a      	orrs	r2, r1
 8010bf2:	605a      	str	r2, [r3, #4]
  }
}
 8010bf4:	bf00      	nop
 8010bf6:	370c      	adds	r7, #12
 8010bf8:	46bd      	mov	sp, r7
 8010bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bfe:	4770      	bx	lr

08010c00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b098      	sub	sp, #96	@ 0x60
 8010c04:	af02      	add	r7, sp, #8
 8010c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	2200      	movs	r2, #0
 8010c0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010c10:	f7f5 face 	bl	80061b0 <HAL_GetTick>
 8010c14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	681b      	ldr	r3, [r3, #0]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	f003 0308 	and.w	r3, r3, #8
 8010c20:	2b08      	cmp	r3, #8
 8010c22:	d12f      	bne.n	8010c84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010c24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010c28:	9300      	str	r3, [sp, #0]
 8010c2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010c32:	6878      	ldr	r0, [r7, #4]
 8010c34:	f000 f88e 	bl	8010d54 <UART_WaitOnFlagUntilTimeout>
 8010c38:	4603      	mov	r3, r0
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d022      	beq.n	8010c84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c46:	e853 3f00 	ldrex	r3, [r3]
 8010c4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010c52:	653b      	str	r3, [r7, #80]	@ 0x50
 8010c54:	687b      	ldr	r3, [r7, #4]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	461a      	mov	r2, r3
 8010c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010c5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8010c5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010c62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010c64:	e841 2300 	strex	r3, r2, [r1]
 8010c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c6c:	2b00      	cmp	r3, #0
 8010c6e:	d1e6      	bne.n	8010c3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010c70:	687b      	ldr	r3, [r7, #4]
 8010c72:	2220      	movs	r2, #32
 8010c74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	2200      	movs	r2, #0
 8010c7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010c80:	2303      	movs	r3, #3
 8010c82:	e063      	b.n	8010d4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010c84:	687b      	ldr	r3, [r7, #4]
 8010c86:	681b      	ldr	r3, [r3, #0]
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	f003 0304 	and.w	r3, r3, #4
 8010c8e:	2b04      	cmp	r3, #4
 8010c90:	d149      	bne.n	8010d26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010c92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010c96:	9300      	str	r3, [sp, #0]
 8010c98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010ca0:	6878      	ldr	r0, [r7, #4]
 8010ca2:	f000 f857 	bl	8010d54 <UART_WaitOnFlagUntilTimeout>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d03c      	beq.n	8010d26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	681b      	ldr	r3, [r3, #0]
 8010cb0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cb4:	e853 3f00 	ldrex	r3, [r3]
 8010cb8:	623b      	str	r3, [r7, #32]
   return(result);
 8010cba:	6a3b      	ldr	r3, [r7, #32]
 8010cbc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010cc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	461a      	mov	r2, r3
 8010cc8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010cca:	633b      	str	r3, [r7, #48]	@ 0x30
 8010ccc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010cce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010cd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010cd2:	e841 2300 	strex	r3, r2, [r1]
 8010cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d1e6      	bne.n	8010cac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	681b      	ldr	r3, [r3, #0]
 8010ce2:	3308      	adds	r3, #8
 8010ce4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ce6:	693b      	ldr	r3, [r7, #16]
 8010ce8:	e853 3f00 	ldrex	r3, [r3]
 8010cec:	60fb      	str	r3, [r7, #12]
   return(result);
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	f023 0301 	bic.w	r3, r3, #1
 8010cf4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	3308      	adds	r3, #8
 8010cfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010cfe:	61fa      	str	r2, [r7, #28]
 8010d00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d02:	69b9      	ldr	r1, [r7, #24]
 8010d04:	69fa      	ldr	r2, [r7, #28]
 8010d06:	e841 2300 	strex	r3, r2, [r1]
 8010d0a:	617b      	str	r3, [r7, #20]
   return(result);
 8010d0c:	697b      	ldr	r3, [r7, #20]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d1e5      	bne.n	8010cde <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2220      	movs	r2, #32
 8010d16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	2200      	movs	r2, #0
 8010d1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010d22:	2303      	movs	r3, #3
 8010d24:	e012      	b.n	8010d4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	2220      	movs	r2, #32
 8010d2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	2220      	movs	r2, #32
 8010d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	2200      	movs	r2, #0
 8010d3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010d3c:	687b      	ldr	r3, [r7, #4]
 8010d3e:	2200      	movs	r2, #0
 8010d40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8010d42:	687b      	ldr	r3, [r7, #4]
 8010d44:	2200      	movs	r2, #0
 8010d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010d4a:	2300      	movs	r3, #0
}
 8010d4c:	4618      	mov	r0, r3
 8010d4e:	3758      	adds	r7, #88	@ 0x58
 8010d50:	46bd      	mov	sp, r7
 8010d52:	bd80      	pop	{r7, pc}

08010d54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b084      	sub	sp, #16
 8010d58:	af00      	add	r7, sp, #0
 8010d5a:	60f8      	str	r0, [r7, #12]
 8010d5c:	60b9      	str	r1, [r7, #8]
 8010d5e:	603b      	str	r3, [r7, #0]
 8010d60:	4613      	mov	r3, r2
 8010d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010d64:	e04f      	b.n	8010e06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8010d66:	69bb      	ldr	r3, [r7, #24]
 8010d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d6c:	d04b      	beq.n	8010e06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010d6e:	f7f5 fa1f 	bl	80061b0 <HAL_GetTick>
 8010d72:	4602      	mov	r2, r0
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	1ad3      	subs	r3, r2, r3
 8010d78:	69ba      	ldr	r2, [r7, #24]
 8010d7a:	429a      	cmp	r2, r3
 8010d7c:	d302      	bcc.n	8010d84 <UART_WaitOnFlagUntilTimeout+0x30>
 8010d7e:	69bb      	ldr	r3, [r7, #24]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d101      	bne.n	8010d88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010d84:	2303      	movs	r3, #3
 8010d86:	e04e      	b.n	8010e26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	f003 0304 	and.w	r3, r3, #4
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d037      	beq.n	8010e06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010d96:	68bb      	ldr	r3, [r7, #8]
 8010d98:	2b80      	cmp	r3, #128	@ 0x80
 8010d9a:	d034      	beq.n	8010e06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8010d9c:	68bb      	ldr	r3, [r7, #8]
 8010d9e:	2b40      	cmp	r3, #64	@ 0x40
 8010da0:	d031      	beq.n	8010e06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	69db      	ldr	r3, [r3, #28]
 8010da8:	f003 0308 	and.w	r3, r3, #8
 8010dac:	2b08      	cmp	r3, #8
 8010dae:	d110      	bne.n	8010dd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	2208      	movs	r2, #8
 8010db6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010db8:	68f8      	ldr	r0, [r7, #12]
 8010dba:	f000 f95b 	bl	8011074 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010dbe:	68fb      	ldr	r3, [r7, #12]
 8010dc0:	2208      	movs	r2, #8
 8010dc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	2200      	movs	r2, #0
 8010dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010dce:	2301      	movs	r3, #1
 8010dd0:	e029      	b.n	8010e26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	681b      	ldr	r3, [r3, #0]
 8010dd6:	69db      	ldr	r3, [r3, #28]
 8010dd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010ddc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010de0:	d111      	bne.n	8010e06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010de2:	68fb      	ldr	r3, [r7, #12]
 8010de4:	681b      	ldr	r3, [r3, #0]
 8010de6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010dea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010dec:	68f8      	ldr	r0, [r7, #12]
 8010dee:	f000 f941 	bl	8011074 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	2220      	movs	r2, #32
 8010df6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010e02:	2303      	movs	r3, #3
 8010e04:	e00f      	b.n	8010e26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010e06:	68fb      	ldr	r3, [r7, #12]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	69da      	ldr	r2, [r3, #28]
 8010e0c:	68bb      	ldr	r3, [r7, #8]
 8010e0e:	4013      	ands	r3, r2
 8010e10:	68ba      	ldr	r2, [r7, #8]
 8010e12:	429a      	cmp	r2, r3
 8010e14:	bf0c      	ite	eq
 8010e16:	2301      	moveq	r3, #1
 8010e18:	2300      	movne	r3, #0
 8010e1a:	b2db      	uxtb	r3, r3
 8010e1c:	461a      	mov	r2, r3
 8010e1e:	79fb      	ldrb	r3, [r7, #7]
 8010e20:	429a      	cmp	r2, r3
 8010e22:	d0a0      	beq.n	8010d66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010e24:	2300      	movs	r3, #0
}
 8010e26:	4618      	mov	r0, r3
 8010e28:	3710      	adds	r7, #16
 8010e2a:	46bd      	mov	sp, r7
 8010e2c:	bd80      	pop	{r7, pc}
	...

08010e30 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010e30:	b480      	push	{r7}
 8010e32:	b0a3      	sub	sp, #140	@ 0x8c
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	60f8      	str	r0, [r7, #12]
 8010e38:	60b9      	str	r1, [r7, #8]
 8010e3a:	4613      	mov	r3, r2
 8010e3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	68ba      	ldr	r2, [r7, #8]
 8010e42:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	88fa      	ldrh	r2, [r7, #6]
 8010e48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	88fa      	ldrh	r2, [r7, #6]
 8010e50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	2200      	movs	r2, #0
 8010e58:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	689b      	ldr	r3, [r3, #8]
 8010e5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010e62:	d10e      	bne.n	8010e82 <UART_Start_Receive_IT+0x52>
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	691b      	ldr	r3, [r3, #16]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d105      	bne.n	8010e78 <UART_Start_Receive_IT+0x48>
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010e72:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e76:	e02d      	b.n	8010ed4 <UART_Start_Receive_IT+0xa4>
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	22ff      	movs	r2, #255	@ 0xff
 8010e7c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e80:	e028      	b.n	8010ed4 <UART_Start_Receive_IT+0xa4>
 8010e82:	68fb      	ldr	r3, [r7, #12]
 8010e84:	689b      	ldr	r3, [r3, #8]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d10d      	bne.n	8010ea6 <UART_Start_Receive_IT+0x76>
 8010e8a:	68fb      	ldr	r3, [r7, #12]
 8010e8c:	691b      	ldr	r3, [r3, #16]
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d104      	bne.n	8010e9c <UART_Start_Receive_IT+0x6c>
 8010e92:	68fb      	ldr	r3, [r7, #12]
 8010e94:	22ff      	movs	r2, #255	@ 0xff
 8010e96:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010e9a:	e01b      	b.n	8010ed4 <UART_Start_Receive_IT+0xa4>
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	227f      	movs	r2, #127	@ 0x7f
 8010ea0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010ea4:	e016      	b.n	8010ed4 <UART_Start_Receive_IT+0xa4>
 8010ea6:	68fb      	ldr	r3, [r7, #12]
 8010ea8:	689b      	ldr	r3, [r3, #8]
 8010eaa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010eae:	d10d      	bne.n	8010ecc <UART_Start_Receive_IT+0x9c>
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	691b      	ldr	r3, [r3, #16]
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d104      	bne.n	8010ec2 <UART_Start_Receive_IT+0x92>
 8010eb8:	68fb      	ldr	r3, [r7, #12]
 8010eba:	227f      	movs	r2, #127	@ 0x7f
 8010ebc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010ec0:	e008      	b.n	8010ed4 <UART_Start_Receive_IT+0xa4>
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	223f      	movs	r2, #63	@ 0x3f
 8010ec6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010eca:	e003      	b.n	8010ed4 <UART_Start_Receive_IT+0xa4>
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	2200      	movs	r2, #0
 8010ed0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	2222      	movs	r2, #34	@ 0x22
 8010ee0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ee4:	68fb      	ldr	r3, [r7, #12]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	3308      	adds	r3, #8
 8010eea:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010eee:	e853 3f00 	ldrex	r3, [r3]
 8010ef2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8010ef4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010ef6:	f043 0301 	orr.w	r3, r3, #1
 8010efa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	3308      	adds	r3, #8
 8010f04:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8010f08:	673a      	str	r2, [r7, #112]	@ 0x70
 8010f0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f0c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8010f0e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8010f10:	e841 2300 	strex	r3, r2, [r1]
 8010f14:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8010f16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d1e3      	bne.n	8010ee4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010f20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010f24:	d14f      	bne.n	8010fc6 <UART_Start_Receive_IT+0x196>
 8010f26:	68fb      	ldr	r3, [r7, #12]
 8010f28:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010f2c:	88fa      	ldrh	r2, [r7, #6]
 8010f2e:	429a      	cmp	r2, r3
 8010f30:	d349      	bcc.n	8010fc6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	689b      	ldr	r3, [r3, #8]
 8010f36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010f3a:	d107      	bne.n	8010f4c <UART_Start_Receive_IT+0x11c>
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	691b      	ldr	r3, [r3, #16]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d103      	bne.n	8010f4c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	4a47      	ldr	r2, [pc, #284]	@ (8011064 <UART_Start_Receive_IT+0x234>)
 8010f48:	675a      	str	r2, [r3, #116]	@ 0x74
 8010f4a:	e002      	b.n	8010f52 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	4a46      	ldr	r2, [pc, #280]	@ (8011068 <UART_Start_Receive_IT+0x238>)
 8010f50:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010f52:	68fb      	ldr	r3, [r7, #12]
 8010f54:	691b      	ldr	r3, [r3, #16]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d01a      	beq.n	8010f90 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f62:	e853 3f00 	ldrex	r3, [r3]
 8010f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010f68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010f6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	461a      	mov	r2, r3
 8010f78:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010f7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f7e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f80:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010f82:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010f84:	e841 2300 	strex	r3, r2, [r1]
 8010f88:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8010f8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d1e4      	bne.n	8010f5a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	681b      	ldr	r3, [r3, #0]
 8010f94:	3308      	adds	r3, #8
 8010f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f9a:	e853 3f00 	ldrex	r3, [r3]
 8010f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fa2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010fa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010fa8:	68fb      	ldr	r3, [r7, #12]
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	3308      	adds	r3, #8
 8010fae:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010fb0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010fb2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fb4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010fb8:	e841 2300 	strex	r3, r2, [r1]
 8010fbc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d1e5      	bne.n	8010f90 <UART_Start_Receive_IT+0x160>
 8010fc4:	e046      	b.n	8011054 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	689b      	ldr	r3, [r3, #8]
 8010fca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010fce:	d107      	bne.n	8010fe0 <UART_Start_Receive_IT+0x1b0>
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	691b      	ldr	r3, [r3, #16]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d103      	bne.n	8010fe0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	4a24      	ldr	r2, [pc, #144]	@ (801106c <UART_Start_Receive_IT+0x23c>)
 8010fdc:	675a      	str	r2, [r3, #116]	@ 0x74
 8010fde:	e002      	b.n	8010fe6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8010fe0:	68fb      	ldr	r3, [r7, #12]
 8010fe2:	4a23      	ldr	r2, [pc, #140]	@ (8011070 <UART_Start_Receive_IT+0x240>)
 8010fe4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	691b      	ldr	r3, [r3, #16]
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d019      	beq.n	8011022 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ff6:	e853 3f00 	ldrex	r3, [r3]
 8010ffa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ffe:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8011002:	677b      	str	r3, [r7, #116]	@ 0x74
 8011004:	68fb      	ldr	r3, [r7, #12]
 8011006:	681b      	ldr	r3, [r3, #0]
 8011008:	461a      	mov	r2, r3
 801100a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801100c:	637b      	str	r3, [r7, #52]	@ 0x34
 801100e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011010:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011012:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011014:	e841 2300 	strex	r3, r2, [r1]
 8011018:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801101a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801101c:	2b00      	cmp	r3, #0
 801101e:	d1e6      	bne.n	8010fee <UART_Start_Receive_IT+0x1be>
 8011020:	e018      	b.n	8011054 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011022:	68fb      	ldr	r3, [r7, #12]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	e853 3f00 	ldrex	r3, [r3]
 801102e:	613b      	str	r3, [r7, #16]
   return(result);
 8011030:	693b      	ldr	r3, [r7, #16]
 8011032:	f043 0320 	orr.w	r3, r3, #32
 8011036:	67bb      	str	r3, [r7, #120]	@ 0x78
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	461a      	mov	r2, r3
 801103e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011040:	623b      	str	r3, [r7, #32]
 8011042:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011044:	69f9      	ldr	r1, [r7, #28]
 8011046:	6a3a      	ldr	r2, [r7, #32]
 8011048:	e841 2300 	strex	r3, r2, [r1]
 801104c:	61bb      	str	r3, [r7, #24]
   return(result);
 801104e:	69bb      	ldr	r3, [r7, #24]
 8011050:	2b00      	cmp	r3, #0
 8011052:	d1e6      	bne.n	8011022 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8011054:	2300      	movs	r3, #0
}
 8011056:	4618      	mov	r0, r3
 8011058:	378c      	adds	r7, #140	@ 0x8c
 801105a:	46bd      	mov	sp, r7
 801105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011060:	4770      	bx	lr
 8011062:	bf00      	nop
 8011064:	08011bd5 	.word	0x08011bd5
 8011068:	08011871 	.word	0x08011871
 801106c:	080116b9 	.word	0x080116b9
 8011070:	08011501 	.word	0x08011501

08011074 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011074:	b480      	push	{r7}
 8011076:	b095      	sub	sp, #84	@ 0x54
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801107c:	687b      	ldr	r3, [r7, #4]
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011084:	e853 3f00 	ldrex	r3, [r3]
 8011088:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801108a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801108c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011090:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	681b      	ldr	r3, [r3, #0]
 8011096:	461a      	mov	r2, r3
 8011098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801109a:	643b      	str	r3, [r7, #64]	@ 0x40
 801109c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801109e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80110a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80110a2:	e841 2300 	strex	r3, r2, [r1]
 80110a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80110a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d1e6      	bne.n	801107c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	3308      	adds	r3, #8
 80110b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110b6:	6a3b      	ldr	r3, [r7, #32]
 80110b8:	e853 3f00 	ldrex	r3, [r3]
 80110bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80110be:	69fa      	ldr	r2, [r7, #28]
 80110c0:	4b1e      	ldr	r3, [pc, #120]	@ (801113c <UART_EndRxTransfer+0xc8>)
 80110c2:	4013      	ands	r3, r2
 80110c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	681b      	ldr	r3, [r3, #0]
 80110ca:	3308      	adds	r3, #8
 80110cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80110ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80110d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80110d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80110d6:	e841 2300 	strex	r3, r2, [r1]
 80110da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80110dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d1e5      	bne.n	80110ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110e6:	2b01      	cmp	r3, #1
 80110e8:	d118      	bne.n	801111c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80110ea:	687b      	ldr	r3, [r7, #4]
 80110ec:	681b      	ldr	r3, [r3, #0]
 80110ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	e853 3f00 	ldrex	r3, [r3]
 80110f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80110f8:	68bb      	ldr	r3, [r7, #8]
 80110fa:	f023 0310 	bic.w	r3, r3, #16
 80110fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	461a      	mov	r2, r3
 8011106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011108:	61bb      	str	r3, [r7, #24]
 801110a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801110c:	6979      	ldr	r1, [r7, #20]
 801110e:	69ba      	ldr	r2, [r7, #24]
 8011110:	e841 2300 	strex	r3, r2, [r1]
 8011114:	613b      	str	r3, [r7, #16]
   return(result);
 8011116:	693b      	ldr	r3, [r7, #16]
 8011118:	2b00      	cmp	r3, #0
 801111a:	d1e6      	bne.n	80110ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801111c:	687b      	ldr	r3, [r7, #4]
 801111e:	2220      	movs	r2, #32
 8011120:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011124:	687b      	ldr	r3, [r7, #4]
 8011126:	2200      	movs	r2, #0
 8011128:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	2200      	movs	r2, #0
 801112e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8011130:	bf00      	nop
 8011132:	3754      	adds	r7, #84	@ 0x54
 8011134:	46bd      	mov	sp, r7
 8011136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801113a:	4770      	bx	lr
 801113c:	effffffe 	.word	0xeffffffe

08011140 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011140:	b580      	push	{r7, lr}
 8011142:	b084      	sub	sp, #16
 8011144:	af00      	add	r7, sp, #0
 8011146:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801114c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801114e:	68fb      	ldr	r3, [r7, #12]
 8011150:	2200      	movs	r2, #0
 8011152:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011156:	68f8      	ldr	r0, [r7, #12]
 8011158:	f7fe ff32 	bl	800ffc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801115c:	bf00      	nop
 801115e:	3710      	adds	r7, #16
 8011160:	46bd      	mov	sp, r7
 8011162:	bd80      	pop	{r7, pc}

08011164 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011164:	b480      	push	{r7}
 8011166:	b08f      	sub	sp, #60	@ 0x3c
 8011168:	af00      	add	r7, sp, #0
 801116a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011172:	2b21      	cmp	r3, #33	@ 0x21
 8011174:	d14c      	bne.n	8011210 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 801117c:	b29b      	uxth	r3, r3
 801117e:	2b00      	cmp	r3, #0
 8011180:	d132      	bne.n	80111e8 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	681b      	ldr	r3, [r3, #0]
 8011186:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011188:	6a3b      	ldr	r3, [r7, #32]
 801118a:	e853 3f00 	ldrex	r3, [r3]
 801118e:	61fb      	str	r3, [r7, #28]
   return(result);
 8011190:	69fb      	ldr	r3, [r7, #28]
 8011192:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011196:	637b      	str	r3, [r7, #52]	@ 0x34
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	461a      	mov	r2, r3
 801119e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80111a2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80111a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111a8:	e841 2300 	strex	r3, r2, [r1]
 80111ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80111ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d1e6      	bne.n	8011182 <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ba:	68fb      	ldr	r3, [r7, #12]
 80111bc:	e853 3f00 	ldrex	r3, [r3]
 80111c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80111c2:	68bb      	ldr	r3, [r7, #8]
 80111c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	681b      	ldr	r3, [r3, #0]
 80111ce:	461a      	mov	r2, r3
 80111d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111d2:	61bb      	str	r3, [r7, #24]
 80111d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111d6:	6979      	ldr	r1, [r7, #20]
 80111d8:	69ba      	ldr	r2, [r7, #24]
 80111da:	e841 2300 	strex	r3, r2, [r1]
 80111de:	613b      	str	r3, [r7, #16]
   return(result);
 80111e0:	693b      	ldr	r3, [r7, #16]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d1e6      	bne.n	80111b4 <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80111e6:	e013      	b.n	8011210 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80111ec:	781a      	ldrb	r2, [r3, #0]
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80111f8:	1c5a      	adds	r2, r3, #1
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 80111fe:	687b      	ldr	r3, [r7, #4]
 8011200:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011204:	b29b      	uxth	r3, r3
 8011206:	3b01      	subs	r3, #1
 8011208:	b29a      	uxth	r2, r3
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8011210:	bf00      	nop
 8011212:	373c      	adds	r7, #60	@ 0x3c
 8011214:	46bd      	mov	sp, r7
 8011216:	f85d 7b04 	ldr.w	r7, [sp], #4
 801121a:	4770      	bx	lr

0801121c <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801121c:	b480      	push	{r7}
 801121e:	b091      	sub	sp, #68	@ 0x44
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801122a:	2b21      	cmp	r3, #33	@ 0x21
 801122c:	d151      	bne.n	80112d2 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011234:	b29b      	uxth	r3, r3
 8011236:	2b00      	cmp	r3, #0
 8011238:	d132      	bne.n	80112a0 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801123a:	687b      	ldr	r3, [r7, #4]
 801123c:	681b      	ldr	r3, [r3, #0]
 801123e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011242:	e853 3f00 	ldrex	r3, [r3]
 8011246:	623b      	str	r3, [r7, #32]
   return(result);
 8011248:	6a3b      	ldr	r3, [r7, #32]
 801124a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801124e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	681b      	ldr	r3, [r3, #0]
 8011254:	461a      	mov	r2, r3
 8011256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011258:	633b      	str	r3, [r7, #48]	@ 0x30
 801125a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801125c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801125e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011260:	e841 2300 	strex	r3, r2, [r1]
 8011264:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011268:	2b00      	cmp	r3, #0
 801126a:	d1e6      	bne.n	801123a <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011272:	693b      	ldr	r3, [r7, #16]
 8011274:	e853 3f00 	ldrex	r3, [r3]
 8011278:	60fb      	str	r3, [r7, #12]
   return(result);
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011280:	637b      	str	r3, [r7, #52]	@ 0x34
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	461a      	mov	r2, r3
 8011288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801128a:	61fb      	str	r3, [r7, #28]
 801128c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801128e:	69b9      	ldr	r1, [r7, #24]
 8011290:	69fa      	ldr	r2, [r7, #28]
 8011292:	e841 2300 	strex	r3, r2, [r1]
 8011296:	617b      	str	r3, [r7, #20]
   return(result);
 8011298:	697b      	ldr	r3, [r7, #20]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d1e6      	bne.n	801126c <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801129e:	e018      	b.n	80112d2 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80112a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80112a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112a8:	881b      	ldrh	r3, [r3, #0]
 80112aa:	461a      	mov	r2, r3
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	681b      	ldr	r3, [r3, #0]
 80112b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80112b4:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80112ba:	1c9a      	adds	r2, r3, #2
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80112c6:	b29b      	uxth	r3, r3
 80112c8:	3b01      	subs	r3, #1
 80112ca:	b29a      	uxth	r2, r3
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 80112d2:	bf00      	nop
 80112d4:	3744      	adds	r7, #68	@ 0x44
 80112d6:	46bd      	mov	sp, r7
 80112d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112dc:	4770      	bx	lr

080112de <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80112de:	b480      	push	{r7}
 80112e0:	b091      	sub	sp, #68	@ 0x44
 80112e2:	af00      	add	r7, sp, #0
 80112e4:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80112ec:	2b21      	cmp	r3, #33	@ 0x21
 80112ee:	d160      	bne.n	80113b2 <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80112f6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80112f8:	e057      	b.n	80113aa <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011300:	b29b      	uxth	r3, r3
 8011302:	2b00      	cmp	r3, #0
 8011304:	d133      	bne.n	801136e <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	3308      	adds	r3, #8
 801130c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801130e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011310:	e853 3f00 	ldrex	r3, [r3]
 8011314:	623b      	str	r3, [r7, #32]
   return(result);
 8011316:	6a3b      	ldr	r3, [r7, #32]
 8011318:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801131c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	3308      	adds	r3, #8
 8011324:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011326:	633a      	str	r2, [r7, #48]	@ 0x30
 8011328:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801132a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801132c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801132e:	e841 2300 	strex	r3, r2, [r1]
 8011332:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011336:	2b00      	cmp	r3, #0
 8011338:	d1e5      	bne.n	8011306 <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011340:	693b      	ldr	r3, [r7, #16]
 8011342:	e853 3f00 	ldrex	r3, [r3]
 8011346:	60fb      	str	r3, [r7, #12]
   return(result);
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801134e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	461a      	mov	r2, r3
 8011356:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011358:	61fb      	str	r3, [r7, #28]
 801135a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801135c:	69b9      	ldr	r1, [r7, #24]
 801135e:	69fa      	ldr	r2, [r7, #28]
 8011360:	e841 2300 	strex	r3, r2, [r1]
 8011364:	617b      	str	r3, [r7, #20]
   return(result);
 8011366:	697b      	ldr	r3, [r7, #20]
 8011368:	2b00      	cmp	r3, #0
 801136a:	d1e6      	bne.n	801133a <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 801136c:	e021      	b.n	80113b2 <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	69db      	ldr	r3, [r3, #28]
 8011374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011378:	2b00      	cmp	r3, #0
 801137a:	d013      	beq.n	80113a4 <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011380:	781a      	ldrb	r2, [r3, #0]
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	681b      	ldr	r3, [r3, #0]
 8011386:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801138c:	1c5a      	adds	r2, r3, #1
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011398:	b29b      	uxth	r3, r3
 801139a:	3b01      	subs	r3, #1
 801139c:	b29a      	uxth	r2, r3
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80113a4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80113a6:	3b01      	subs	r3, #1
 80113a8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80113aa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d1a4      	bne.n	80112fa <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 80113b0:	e7ff      	b.n	80113b2 <UART_TxISR_8BIT_FIFOEN+0xd4>
 80113b2:	bf00      	nop
 80113b4:	3744      	adds	r7, #68	@ 0x44
 80113b6:	46bd      	mov	sp, r7
 80113b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113bc:	4770      	bx	lr

080113be <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80113be:	b480      	push	{r7}
 80113c0:	b091      	sub	sp, #68	@ 0x44
 80113c2:	af00      	add	r7, sp, #0
 80113c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80113c6:	687b      	ldr	r3, [r7, #4]
 80113c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80113cc:	2b21      	cmp	r3, #33	@ 0x21
 80113ce:	d165      	bne.n	801149c <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113d6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80113d8:	e05c      	b.n	8011494 <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 80113da:	687b      	ldr	r3, [r7, #4]
 80113dc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80113e0:	b29b      	uxth	r3, r3
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d133      	bne.n	801144e <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	3308      	adds	r3, #8
 80113ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113ee:	6a3b      	ldr	r3, [r7, #32]
 80113f0:	e853 3f00 	ldrex	r3, [r3]
 80113f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80113f6:	69fb      	ldr	r3, [r7, #28]
 80113f8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80113fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	3308      	adds	r3, #8
 8011404:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011406:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011408:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801140a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801140c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801140e:	e841 2300 	strex	r3, r2, [r1]
 8011412:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011416:	2b00      	cmp	r3, #0
 8011418:	d1e5      	bne.n	80113e6 <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	e853 3f00 	ldrex	r3, [r3]
 8011426:	60bb      	str	r3, [r7, #8]
   return(result);
 8011428:	68bb      	ldr	r3, [r7, #8]
 801142a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801142e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	461a      	mov	r2, r3
 8011436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011438:	61bb      	str	r3, [r7, #24]
 801143a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801143c:	6979      	ldr	r1, [r7, #20]
 801143e:	69ba      	ldr	r2, [r7, #24]
 8011440:	e841 2300 	strex	r3, r2, [r1]
 8011444:	613b      	str	r3, [r7, #16]
   return(result);
 8011446:	693b      	ldr	r3, [r7, #16]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d1e6      	bne.n	801141a <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 801144c:	e026      	b.n	801149c <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	69db      	ldr	r3, [r3, #28]
 8011454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011458:	2b00      	cmp	r3, #0
 801145a:	d018      	beq.n	801148e <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011460:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8011462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011464:	881b      	ldrh	r3, [r3, #0]
 8011466:	461a      	mov	r2, r3
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8011470:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011476:	1c9a      	adds	r2, r3, #2
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8011482:	b29b      	uxth	r3, r3
 8011484:	3b01      	subs	r3, #1
 8011486:	b29a      	uxth	r2, r3
 8011488:	687b      	ldr	r3, [r7, #4]
 801148a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801148e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011490:	3b01      	subs	r3, #1
 8011492:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8011494:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011496:	2b00      	cmp	r3, #0
 8011498:	d19f      	bne.n	80113da <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 801149a:	e7ff      	b.n	801149c <UART_TxISR_16BIT_FIFOEN+0xde>
 801149c:	bf00      	nop
 801149e:	3744      	adds	r7, #68	@ 0x44
 80114a0:	46bd      	mov	sp, r7
 80114a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114a6:	4770      	bx	lr

080114a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80114a8:	b580      	push	{r7, lr}
 80114aa:	b088      	sub	sp, #32
 80114ac:	af00      	add	r7, sp, #0
 80114ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	e853 3f00 	ldrex	r3, [r3]
 80114bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80114be:	68bb      	ldr	r3, [r7, #8]
 80114c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80114c4:	61fb      	str	r3, [r7, #28]
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	461a      	mov	r2, r3
 80114cc:	69fb      	ldr	r3, [r7, #28]
 80114ce:	61bb      	str	r3, [r7, #24]
 80114d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114d2:	6979      	ldr	r1, [r7, #20]
 80114d4:	69ba      	ldr	r2, [r7, #24]
 80114d6:	e841 2300 	strex	r3, r2, [r1]
 80114da:	613b      	str	r3, [r7, #16]
   return(result);
 80114dc:	693b      	ldr	r3, [r7, #16]
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d1e6      	bne.n	80114b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	2220      	movs	r2, #32
 80114e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2200      	movs	r2, #0
 80114ee:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80114f0:	6878      	ldr	r0, [r7, #4]
 80114f2:	f7f4 f889 	bl	8005608 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80114f6:	bf00      	nop
 80114f8:	3720      	adds	r7, #32
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}
	...

08011500 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b09c      	sub	sp, #112	@ 0x70
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801150e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011518:	2b22      	cmp	r3, #34	@ 0x22
 801151a:	f040 80be 	bne.w	801169a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011524:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011528:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801152c:	b2d9      	uxtb	r1, r3
 801152e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011532:	b2da      	uxtb	r2, r3
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011538:	400a      	ands	r2, r1
 801153a:	b2d2      	uxtb	r2, r2
 801153c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011542:	1c5a      	adds	r2, r3, #1
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801154e:	b29b      	uxth	r3, r3
 8011550:	3b01      	subs	r3, #1
 8011552:	b29a      	uxth	r2, r3
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011560:	b29b      	uxth	r3, r3
 8011562:	2b00      	cmp	r3, #0
 8011564:	f040 80a1 	bne.w	80116aa <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801156e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011570:	e853 3f00 	ldrex	r3, [r3]
 8011574:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011576:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011578:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801157c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	461a      	mov	r2, r3
 8011584:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011586:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011588:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801158a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801158c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801158e:	e841 2300 	strex	r3, r2, [r1]
 8011592:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011594:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011596:	2b00      	cmp	r3, #0
 8011598:	d1e6      	bne.n	8011568 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	3308      	adds	r3, #8
 80115a0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80115a4:	e853 3f00 	ldrex	r3, [r3]
 80115a8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80115aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115ac:	f023 0301 	bic.w	r3, r3, #1
 80115b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	3308      	adds	r3, #8
 80115b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80115ba:	647a      	str	r2, [r7, #68]	@ 0x44
 80115bc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115be:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80115c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80115c2:	e841 2300 	strex	r3, r2, [r1]
 80115c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80115c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d1e5      	bne.n	801159a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2220      	movs	r2, #32
 80115d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	2200      	movs	r2, #0
 80115da:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	2200      	movs	r2, #0
 80115e0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	4a33      	ldr	r2, [pc, #204]	@ (80116b4 <UART_RxISR_8BIT+0x1b4>)
 80115e8:	4293      	cmp	r3, r2
 80115ea:	d01f      	beq.n	801162c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	681b      	ldr	r3, [r3, #0]
 80115f0:	685b      	ldr	r3, [r3, #4]
 80115f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d018      	beq.n	801162c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80115fa:	687b      	ldr	r3, [r7, #4]
 80115fc:	681b      	ldr	r3, [r3, #0]
 80115fe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011602:	e853 3f00 	ldrex	r3, [r3]
 8011606:	623b      	str	r3, [r7, #32]
   return(result);
 8011608:	6a3b      	ldr	r3, [r7, #32]
 801160a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801160e:	663b      	str	r3, [r7, #96]	@ 0x60
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	461a      	mov	r2, r3
 8011616:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011618:	633b      	str	r3, [r7, #48]	@ 0x30
 801161a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801161c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801161e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011620:	e841 2300 	strex	r3, r2, [r1]
 8011624:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011628:	2b00      	cmp	r3, #0
 801162a:	d1e6      	bne.n	80115fa <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011630:	2b01      	cmp	r3, #1
 8011632:	d12e      	bne.n	8011692 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	2200      	movs	r2, #0
 8011638:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011640:	693b      	ldr	r3, [r7, #16]
 8011642:	e853 3f00 	ldrex	r3, [r3]
 8011646:	60fb      	str	r3, [r7, #12]
   return(result);
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	f023 0310 	bic.w	r3, r3, #16
 801164e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	461a      	mov	r2, r3
 8011656:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011658:	61fb      	str	r3, [r7, #28]
 801165a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801165c:	69b9      	ldr	r1, [r7, #24]
 801165e:	69fa      	ldr	r2, [r7, #28]
 8011660:	e841 2300 	strex	r3, r2, [r1]
 8011664:	617b      	str	r3, [r7, #20]
   return(result);
 8011666:	697b      	ldr	r3, [r7, #20]
 8011668:	2b00      	cmp	r3, #0
 801166a:	d1e6      	bne.n	801163a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	69db      	ldr	r3, [r3, #28]
 8011672:	f003 0310 	and.w	r3, r3, #16
 8011676:	2b10      	cmp	r3, #16
 8011678:	d103      	bne.n	8011682 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	681b      	ldr	r3, [r3, #0]
 801167e:	2210      	movs	r2, #16
 8011680:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011688:	4619      	mov	r1, r3
 801168a:	6878      	ldr	r0, [r7, #4]
 801168c:	f7fe fca2 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011690:	e00b      	b.n	80116aa <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8011692:	6878      	ldr	r0, [r7, #4]
 8011694:	f7f3 ffa6 	bl	80055e4 <HAL_UART_RxCpltCallback>
}
 8011698:	e007      	b.n	80116aa <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	681b      	ldr	r3, [r3, #0]
 801169e:	699a      	ldr	r2, [r3, #24]
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	f042 0208 	orr.w	r2, r2, #8
 80116a8:	619a      	str	r2, [r3, #24]
}
 80116aa:	bf00      	nop
 80116ac:	3770      	adds	r7, #112	@ 0x70
 80116ae:	46bd      	mov	sp, r7
 80116b0:	bd80      	pop	{r7, pc}
 80116b2:	bf00      	nop
 80116b4:	58000c00 	.word	0x58000c00

080116b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80116b8:	b580      	push	{r7, lr}
 80116ba:	b09c      	sub	sp, #112	@ 0x70
 80116bc:	af00      	add	r7, sp, #0
 80116be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80116c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80116ca:	687b      	ldr	r3, [r7, #4]
 80116cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80116d0:	2b22      	cmp	r3, #34	@ 0x22
 80116d2:	f040 80be 	bne.w	8011852 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80116dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80116e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80116ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80116ee:	4013      	ands	r3, r2
 80116f0:	b29a      	uxth	r2, r3
 80116f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80116f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80116f6:	687b      	ldr	r3, [r7, #4]
 80116f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80116fa:	1c9a      	adds	r2, r3, #2
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011706:	b29b      	uxth	r3, r3
 8011708:	3b01      	subs	r3, #1
 801170a:	b29a      	uxth	r2, r3
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011718:	b29b      	uxth	r3, r3
 801171a:	2b00      	cmp	r3, #0
 801171c:	f040 80a1 	bne.w	8011862 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011726:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011728:	e853 3f00 	ldrex	r3, [r3]
 801172c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801172e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011730:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011734:	667b      	str	r3, [r7, #100]	@ 0x64
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	461a      	mov	r2, r3
 801173c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801173e:	657b      	str	r3, [r7, #84]	@ 0x54
 8011740:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011742:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011744:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011746:	e841 2300 	strex	r3, r2, [r1]
 801174a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801174c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801174e:	2b00      	cmp	r3, #0
 8011750:	d1e6      	bne.n	8011720 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	3308      	adds	r3, #8
 8011758:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801175a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801175c:	e853 3f00 	ldrex	r3, [r3]
 8011760:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011764:	f023 0301 	bic.w	r3, r3, #1
 8011768:	663b      	str	r3, [r7, #96]	@ 0x60
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	3308      	adds	r3, #8
 8011770:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011772:	643a      	str	r2, [r7, #64]	@ 0x40
 8011774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011776:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011778:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801177a:	e841 2300 	strex	r3, r2, [r1]
 801177e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011782:	2b00      	cmp	r3, #0
 8011784:	d1e5      	bne.n	8011752 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	2220      	movs	r2, #32
 801178a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	2200      	movs	r2, #0
 8011792:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	2200      	movs	r2, #0
 8011798:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	681b      	ldr	r3, [r3, #0]
 801179e:	4a33      	ldr	r2, [pc, #204]	@ (801186c <UART_RxISR_16BIT+0x1b4>)
 80117a0:	4293      	cmp	r3, r2
 80117a2:	d01f      	beq.n	80117e4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	681b      	ldr	r3, [r3, #0]
 80117a8:	685b      	ldr	r3, [r3, #4]
 80117aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d018      	beq.n	80117e4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117b8:	6a3b      	ldr	r3, [r7, #32]
 80117ba:	e853 3f00 	ldrex	r3, [r3]
 80117be:	61fb      	str	r3, [r7, #28]
   return(result);
 80117c0:	69fb      	ldr	r3, [r7, #28]
 80117c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80117c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	461a      	mov	r2, r3
 80117ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80117d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80117d2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80117d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80117d8:	e841 2300 	strex	r3, r2, [r1]
 80117dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80117de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d1e6      	bne.n	80117b2 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80117e8:	2b01      	cmp	r3, #1
 80117ea:	d12e      	bne.n	801184a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	2200      	movs	r2, #0
 80117f0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	e853 3f00 	ldrex	r3, [r3]
 80117fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8011800:	68bb      	ldr	r3, [r7, #8]
 8011802:	f023 0310 	bic.w	r3, r3, #16
 8011806:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011808:	687b      	ldr	r3, [r7, #4]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	461a      	mov	r2, r3
 801180e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011810:	61bb      	str	r3, [r7, #24]
 8011812:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011814:	6979      	ldr	r1, [r7, #20]
 8011816:	69ba      	ldr	r2, [r7, #24]
 8011818:	e841 2300 	strex	r3, r2, [r1]
 801181c:	613b      	str	r3, [r7, #16]
   return(result);
 801181e:	693b      	ldr	r3, [r7, #16]
 8011820:	2b00      	cmp	r3, #0
 8011822:	d1e6      	bne.n	80117f2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011824:	687b      	ldr	r3, [r7, #4]
 8011826:	681b      	ldr	r3, [r3, #0]
 8011828:	69db      	ldr	r3, [r3, #28]
 801182a:	f003 0310 	and.w	r3, r3, #16
 801182e:	2b10      	cmp	r3, #16
 8011830:	d103      	bne.n	801183a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	681b      	ldr	r3, [r3, #0]
 8011836:	2210      	movs	r2, #16
 8011838:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011840:	4619      	mov	r1, r3
 8011842:	6878      	ldr	r0, [r7, #4]
 8011844:	f7fe fbc6 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011848:	e00b      	b.n	8011862 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801184a:	6878      	ldr	r0, [r7, #4]
 801184c:	f7f3 feca 	bl	80055e4 <HAL_UART_RxCpltCallback>
}
 8011850:	e007      	b.n	8011862 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	699a      	ldr	r2, [r3, #24]
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	f042 0208 	orr.w	r2, r2, #8
 8011860:	619a      	str	r2, [r3, #24]
}
 8011862:	bf00      	nop
 8011864:	3770      	adds	r7, #112	@ 0x70
 8011866:	46bd      	mov	sp, r7
 8011868:	bd80      	pop	{r7, pc}
 801186a:	bf00      	nop
 801186c:	58000c00 	.word	0x58000c00

08011870 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011870:	b580      	push	{r7, lr}
 8011872:	b0ac      	sub	sp, #176	@ 0xb0
 8011874:	af00      	add	r7, sp, #0
 8011876:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801187e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011882:	687b      	ldr	r3, [r7, #4]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	69db      	ldr	r3, [r3, #28]
 8011888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	681b      	ldr	r3, [r3, #0]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011896:	687b      	ldr	r3, [r7, #4]
 8011898:	681b      	ldr	r3, [r3, #0]
 801189a:	689b      	ldr	r3, [r3, #8]
 801189c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80118a6:	2b22      	cmp	r3, #34	@ 0x22
 80118a8:	f040 8181 	bne.w	8011bae <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80118b2:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80118b6:	e124      	b.n	8011b02 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80118b8:	687b      	ldr	r3, [r7, #4]
 80118ba:	681b      	ldr	r3, [r3, #0]
 80118bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80118be:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80118c2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80118c6:	b2d9      	uxtb	r1, r3
 80118c8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80118cc:	b2da      	uxtb	r2, r3
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118d2:	400a      	ands	r2, r1
 80118d4:	b2d2      	uxtb	r2, r2
 80118d6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80118dc:	1c5a      	adds	r2, r3, #1
 80118de:	687b      	ldr	r3, [r7, #4]
 80118e0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80118e2:	687b      	ldr	r3, [r7, #4]
 80118e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80118e8:	b29b      	uxth	r3, r3
 80118ea:	3b01      	subs	r3, #1
 80118ec:	b29a      	uxth	r2, r3
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	69db      	ldr	r3, [r3, #28]
 80118fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80118fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011902:	f003 0307 	and.w	r3, r3, #7
 8011906:	2b00      	cmp	r3, #0
 8011908:	d053      	beq.n	80119b2 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801190a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801190e:	f003 0301 	and.w	r3, r3, #1
 8011912:	2b00      	cmp	r3, #0
 8011914:	d011      	beq.n	801193a <UART_RxISR_8BIT_FIFOEN+0xca>
 8011916:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801191a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801191e:	2b00      	cmp	r3, #0
 8011920:	d00b      	beq.n	801193a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	2201      	movs	r2, #1
 8011928:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011930:	f043 0201 	orr.w	r2, r3, #1
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801193a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801193e:	f003 0302 	and.w	r3, r3, #2
 8011942:	2b00      	cmp	r3, #0
 8011944:	d011      	beq.n	801196a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8011946:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801194a:	f003 0301 	and.w	r3, r3, #1
 801194e:	2b00      	cmp	r3, #0
 8011950:	d00b      	beq.n	801196a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011952:	687b      	ldr	r3, [r7, #4]
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	2202      	movs	r2, #2
 8011958:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011960:	f043 0204 	orr.w	r2, r3, #4
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801196a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801196e:	f003 0304 	and.w	r3, r3, #4
 8011972:	2b00      	cmp	r3, #0
 8011974:	d011      	beq.n	801199a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8011976:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801197a:	f003 0301 	and.w	r3, r3, #1
 801197e:	2b00      	cmp	r3, #0
 8011980:	d00b      	beq.n	801199a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	2204      	movs	r2, #4
 8011988:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011990:	f043 0202 	orr.w	r2, r3, #2
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d006      	beq.n	80119b2 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80119a4:	6878      	ldr	r0, [r7, #4]
 80119a6:	f7fe fb0b 	bl	800ffc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2200      	movs	r2, #0
 80119ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80119b8:	b29b      	uxth	r3, r3
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	f040 80a1 	bne.w	8011b02 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80119c0:	687b      	ldr	r3, [r7, #4]
 80119c2:	681b      	ldr	r3, [r3, #0]
 80119c4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80119c8:	e853 3f00 	ldrex	r3, [r3]
 80119cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80119ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80119d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80119d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80119d8:	687b      	ldr	r3, [r7, #4]
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	461a      	mov	r2, r3
 80119de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80119e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80119e4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80119e6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80119e8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80119ea:	e841 2300 	strex	r3, r2, [r1]
 80119ee:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80119f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	d1e4      	bne.n	80119c0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	3308      	adds	r3, #8
 80119fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80119fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011a00:	e853 3f00 	ldrex	r3, [r3]
 8011a04:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8011a06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011a08:	4b6f      	ldr	r3, [pc, #444]	@ (8011bc8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8011a0a:	4013      	ands	r3, r2
 8011a0c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	3308      	adds	r3, #8
 8011a16:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011a1a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8011a1c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a1e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8011a20:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011a22:	e841 2300 	strex	r3, r2, [r1]
 8011a26:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8011a28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d1e3      	bne.n	80119f6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	2220      	movs	r2, #32
 8011a32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	2200      	movs	r2, #0
 8011a3a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2200      	movs	r2, #0
 8011a40:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	4a61      	ldr	r2, [pc, #388]	@ (8011bcc <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8011a48:	4293      	cmp	r3, r2
 8011a4a:	d021      	beq.n	8011a90 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	685b      	ldr	r3, [r3, #4]
 8011a52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d01a      	beq.n	8011a90 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011a62:	e853 3f00 	ldrex	r3, [r3]
 8011a66:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011a68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011a6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011a6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	461a      	mov	r2, r3
 8011a78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011a7c:	657b      	str	r3, [r7, #84]	@ 0x54
 8011a7e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011a80:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011a82:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8011a84:	e841 2300 	strex	r3, r2, [r1]
 8011a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a8c:	2b00      	cmp	r3, #0
 8011a8e:	d1e4      	bne.n	8011a5a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011a94:	2b01      	cmp	r3, #1
 8011a96:	d130      	bne.n	8011afa <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	681b      	ldr	r3, [r3, #0]
 8011aa2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011aa6:	e853 3f00 	ldrex	r3, [r3]
 8011aaa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011aac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011aae:	f023 0310 	bic.w	r3, r3, #16
 8011ab2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	461a      	mov	r2, r3
 8011abc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011ac0:	643b      	str	r3, [r7, #64]	@ 0x40
 8011ac2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ac4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011ac6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8011ac8:	e841 2300 	strex	r3, r2, [r1]
 8011acc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d1e4      	bne.n	8011a9e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	69db      	ldr	r3, [r3, #28]
 8011ada:	f003 0310 	and.w	r3, r3, #16
 8011ade:	2b10      	cmp	r3, #16
 8011ae0:	d103      	bne.n	8011aea <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	681b      	ldr	r3, [r3, #0]
 8011ae6:	2210      	movs	r2, #16
 8011ae8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011af0:	4619      	mov	r1, r3
 8011af2:	6878      	ldr	r0, [r7, #4]
 8011af4:	f7fe fa6e 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011af8:	e00e      	b.n	8011b18 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8011afa:	6878      	ldr	r0, [r7, #4]
 8011afc:	f7f3 fd72 	bl	80055e4 <HAL_UART_RxCpltCallback>
        break;
 8011b00:	e00a      	b.n	8011b18 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011b02:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d006      	beq.n	8011b18 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8011b0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011b0e:	f003 0320 	and.w	r3, r3, #32
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	f47f aed0 	bne.w	80118b8 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011b1e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011b22:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d049      	beq.n	8011bbe <UART_RxISR_8BIT_FIFOEN+0x34e>
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011b30:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8011b34:	429a      	cmp	r2, r3
 8011b36:	d242      	bcs.n	8011bbe <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	3308      	adds	r3, #8
 8011b3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b40:	6a3b      	ldr	r3, [r7, #32]
 8011b42:	e853 3f00 	ldrex	r3, [r3]
 8011b46:	61fb      	str	r3, [r7, #28]
   return(result);
 8011b48:	69fb      	ldr	r3, [r7, #28]
 8011b4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011b4e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	3308      	adds	r3, #8
 8011b58:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8011b5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011b62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b64:	e841 2300 	strex	r3, r2, [r1]
 8011b68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d1e3      	bne.n	8011b38 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	4a17      	ldr	r2, [pc, #92]	@ (8011bd0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8011b74:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	e853 3f00 	ldrex	r3, [r3]
 8011b82:	60bb      	str	r3, [r7, #8]
   return(result);
 8011b84:	68bb      	ldr	r3, [r7, #8]
 8011b86:	f043 0320 	orr.w	r3, r3, #32
 8011b8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011b8e:	687b      	ldr	r3, [r7, #4]
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	461a      	mov	r2, r3
 8011b94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011b98:	61bb      	str	r3, [r7, #24]
 8011b9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b9c:	6979      	ldr	r1, [r7, #20]
 8011b9e:	69ba      	ldr	r2, [r7, #24]
 8011ba0:	e841 2300 	strex	r3, r2, [r1]
 8011ba4:	613b      	str	r3, [r7, #16]
   return(result);
 8011ba6:	693b      	ldr	r3, [r7, #16]
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	d1e4      	bne.n	8011b76 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011bac:	e007      	b.n	8011bbe <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	681b      	ldr	r3, [r3, #0]
 8011bb2:	699a      	ldr	r2, [r3, #24]
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	f042 0208 	orr.w	r2, r2, #8
 8011bbc:	619a      	str	r2, [r3, #24]
}
 8011bbe:	bf00      	nop
 8011bc0:	37b0      	adds	r7, #176	@ 0xb0
 8011bc2:	46bd      	mov	sp, r7
 8011bc4:	bd80      	pop	{r7, pc}
 8011bc6:	bf00      	nop
 8011bc8:	effffffe 	.word	0xeffffffe
 8011bcc:	58000c00 	.word	0x58000c00
 8011bd0:	08011501 	.word	0x08011501

08011bd4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011bd4:	b580      	push	{r7, lr}
 8011bd6:	b0ae      	sub	sp, #184	@ 0xb8
 8011bd8:	af00      	add	r7, sp, #0
 8011bda:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011be2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011be6:	687b      	ldr	r3, [r7, #4]
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	69db      	ldr	r3, [r3, #28]
 8011bec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	689b      	ldr	r3, [r3, #8]
 8011c00:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011c0a:	2b22      	cmp	r3, #34	@ 0x22
 8011c0c:	f040 8185 	bne.w	8011f1a <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011c16:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011c1a:	e128      	b.n	8011e6e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	681b      	ldr	r3, [r3, #0]
 8011c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c22:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011c2e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011c32:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8011c36:	4013      	ands	r3, r2
 8011c38:	b29a      	uxth	r2, r3
 8011c3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011c3e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011c44:	1c9a      	adds	r2, r3, #2
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011c50:	b29b      	uxth	r3, r3
 8011c52:	3b01      	subs	r3, #1
 8011c54:	b29a      	uxth	r2, r3
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	681b      	ldr	r3, [r3, #0]
 8011c60:	69db      	ldr	r3, [r3, #28]
 8011c62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011c66:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011c6a:	f003 0307 	and.w	r3, r3, #7
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d053      	beq.n	8011d1a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011c72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011c76:	f003 0301 	and.w	r3, r3, #1
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d011      	beq.n	8011ca2 <UART_RxISR_16BIT_FIFOEN+0xce>
 8011c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d00b      	beq.n	8011ca2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011c8a:	687b      	ldr	r3, [r7, #4]
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	2201      	movs	r2, #1
 8011c90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011c98:	f043 0201 	orr.w	r2, r3, #1
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011ca2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011ca6:	f003 0302 	and.w	r3, r3, #2
 8011caa:	2b00      	cmp	r3, #0
 8011cac:	d011      	beq.n	8011cd2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8011cae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011cb2:	f003 0301 	and.w	r3, r3, #1
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d00b      	beq.n	8011cd2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	2202      	movs	r2, #2
 8011cc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011cc8:	f043 0204 	orr.w	r2, r3, #4
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011cd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011cd6:	f003 0304 	and.w	r3, r3, #4
 8011cda:	2b00      	cmp	r3, #0
 8011cdc:	d011      	beq.n	8011d02 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011cde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011ce2:	f003 0301 	and.w	r3, r3, #1
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d00b      	beq.n	8011d02 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	681b      	ldr	r3, [r3, #0]
 8011cee:	2204      	movs	r2, #4
 8011cf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011cf8:	f043 0202 	orr.w	r2, r3, #2
 8011cfc:	687b      	ldr	r3, [r7, #4]
 8011cfe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d006      	beq.n	8011d1a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011d0c:	6878      	ldr	r0, [r7, #4]
 8011d0e:	f7fe f957 	bl	800ffc0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	2200      	movs	r2, #0
 8011d16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011d20:	b29b      	uxth	r3, r3
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	f040 80a3 	bne.w	8011e6e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011d28:	687b      	ldr	r3, [r7, #4]
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d2e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011d30:	e853 3f00 	ldrex	r3, [r3]
 8011d34:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011d36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011d3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	461a      	mov	r2, r3
 8011d46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011d4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011d4e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d50:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011d52:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011d56:	e841 2300 	strex	r3, r2, [r1]
 8011d5a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011d5c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d1e2      	bne.n	8011d28 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	3308      	adds	r3, #8
 8011d68:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011d6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011d6c:	e853 3f00 	ldrex	r3, [r3]
 8011d70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011d72:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011d74:	4b6f      	ldr	r3, [pc, #444]	@ (8011f34 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8011d76:	4013      	ands	r3, r2
 8011d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	3308      	adds	r3, #8
 8011d82:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8011d86:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011d88:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d8a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011d8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011d8e:	e841 2300 	strex	r3, r2, [r1]
 8011d92:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011d94:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d1e3      	bne.n	8011d62 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	2220      	movs	r2, #32
 8011d9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	2200      	movs	r2, #0
 8011da6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	2200      	movs	r2, #0
 8011dac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	681b      	ldr	r3, [r3, #0]
 8011db2:	4a61      	ldr	r2, [pc, #388]	@ (8011f38 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8011db4:	4293      	cmp	r3, r2
 8011db6:	d021      	beq.n	8011dfc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	685b      	ldr	r3, [r3, #4]
 8011dbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d01a      	beq.n	8011dfc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	681b      	ldr	r3, [r3, #0]
 8011dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011dcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011dce:	e853 3f00 	ldrex	r3, [r3]
 8011dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011dd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011dd6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8011dda:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	461a      	mov	r2, r3
 8011de4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8011de8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011dea:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011dec:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011dee:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011df0:	e841 2300 	strex	r3, r2, [r1]
 8011df4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011df6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d1e4      	bne.n	8011dc6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	d130      	bne.n	8011e66 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	2200      	movs	r2, #0
 8011e08:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011e12:	e853 3f00 	ldrex	r3, [r3]
 8011e16:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8011e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011e1a:	f023 0310 	bic.w	r3, r3, #16
 8011e1e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	461a      	mov	r2, r3
 8011e28:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011e2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8011e2e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e30:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011e32:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011e34:	e841 2300 	strex	r3, r2, [r1]
 8011e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8011e3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d1e4      	bne.n	8011e0a <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	69db      	ldr	r3, [r3, #28]
 8011e46:	f003 0310 	and.w	r3, r3, #16
 8011e4a:	2b10      	cmp	r3, #16
 8011e4c:	d103      	bne.n	8011e56 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011e4e:	687b      	ldr	r3, [r7, #4]
 8011e50:	681b      	ldr	r3, [r3, #0]
 8011e52:	2210      	movs	r2, #16
 8011e54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011e5c:	4619      	mov	r1, r3
 8011e5e:	6878      	ldr	r0, [r7, #4]
 8011e60:	f7fe f8b8 	bl	800ffd4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8011e64:	e00e      	b.n	8011e84 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8011e66:	6878      	ldr	r0, [r7, #4]
 8011e68:	f7f3 fbbc 	bl	80055e4 <HAL_UART_RxCpltCallback>
        break;
 8011e6c:	e00a      	b.n	8011e84 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011e6e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d006      	beq.n	8011e84 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8011e76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8011e7a:	f003 0320 	and.w	r3, r3, #32
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	f47f aecc 	bne.w	8011c1c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011e8a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011e8e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011e92:	2b00      	cmp	r3, #0
 8011e94:	d049      	beq.n	8011f2a <UART_RxISR_16BIT_FIFOEN+0x356>
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011e9c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8011ea0:	429a      	cmp	r2, r3
 8011ea2:	d242      	bcs.n	8011f2a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	3308      	adds	r3, #8
 8011eaa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011eae:	e853 3f00 	ldrex	r3, [r3]
 8011eb2:	623b      	str	r3, [r7, #32]
   return(result);
 8011eb4:	6a3b      	ldr	r3, [r7, #32]
 8011eb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011eba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011ebe:	687b      	ldr	r3, [r7, #4]
 8011ec0:	681b      	ldr	r3, [r3, #0]
 8011ec2:	3308      	adds	r3, #8
 8011ec4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8011ec8:	633a      	str	r2, [r7, #48]	@ 0x30
 8011eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ecc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011ece:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011ed0:	e841 2300 	strex	r3, r2, [r1]
 8011ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d1e3      	bne.n	8011ea4 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	4a17      	ldr	r2, [pc, #92]	@ (8011f3c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8011ee0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011ee2:	687b      	ldr	r3, [r7, #4]
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ee8:	693b      	ldr	r3, [r7, #16]
 8011eea:	e853 3f00 	ldrex	r3, [r3]
 8011eee:	60fb      	str	r3, [r7, #12]
   return(result);
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	f043 0320 	orr.w	r3, r3, #32
 8011ef6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	461a      	mov	r2, r3
 8011f00:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011f04:	61fb      	str	r3, [r7, #28]
 8011f06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f08:	69b9      	ldr	r1, [r7, #24]
 8011f0a:	69fa      	ldr	r2, [r7, #28]
 8011f0c:	e841 2300 	strex	r3, r2, [r1]
 8011f10:	617b      	str	r3, [r7, #20]
   return(result);
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	2b00      	cmp	r3, #0
 8011f16:	d1e4      	bne.n	8011ee2 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011f18:	e007      	b.n	8011f2a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	681b      	ldr	r3, [r3, #0]
 8011f1e:	699a      	ldr	r2, [r3, #24]
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	f042 0208 	orr.w	r2, r2, #8
 8011f28:	619a      	str	r2, [r3, #24]
}
 8011f2a:	bf00      	nop
 8011f2c:	37b8      	adds	r7, #184	@ 0xb8
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}
 8011f32:	bf00      	nop
 8011f34:	effffffe 	.word	0xeffffffe
 8011f38:	58000c00 	.word	0x58000c00
 8011f3c:	080116b9 	.word	0x080116b9

08011f40 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011f40:	b480      	push	{r7}
 8011f42:	b083      	sub	sp, #12
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011f48:	bf00      	nop
 8011f4a:	370c      	adds	r7, #12
 8011f4c:	46bd      	mov	sp, r7
 8011f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f52:	4770      	bx	lr

08011f54 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8011f54:	b480      	push	{r7}
 8011f56:	b083      	sub	sp, #12
 8011f58:	af00      	add	r7, sp, #0
 8011f5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011f5c:	bf00      	nop
 8011f5e:	370c      	adds	r7, #12
 8011f60:	46bd      	mov	sp, r7
 8011f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f66:	4770      	bx	lr

08011f68 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011f68:	b480      	push	{r7}
 8011f6a:	b083      	sub	sp, #12
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011f70:	bf00      	nop
 8011f72:	370c      	adds	r7, #12
 8011f74:	46bd      	mov	sp, r7
 8011f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f7a:	4770      	bx	lr

08011f7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011f7c:	b480      	push	{r7}
 8011f7e:	b085      	sub	sp, #20
 8011f80:	af00      	add	r7, sp, #0
 8011f82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011f8a:	2b01      	cmp	r3, #1
 8011f8c:	d101      	bne.n	8011f92 <HAL_UARTEx_DisableFifoMode+0x16>
 8011f8e:	2302      	movs	r3, #2
 8011f90:	e027      	b.n	8011fe2 <HAL_UARTEx_DisableFifoMode+0x66>
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	2201      	movs	r2, #1
 8011f96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011f9a:	687b      	ldr	r3, [r7, #4]
 8011f9c:	2224      	movs	r2, #36	@ 0x24
 8011f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011fa2:	687b      	ldr	r3, [r7, #4]
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	681b      	ldr	r3, [r3, #0]
 8011fa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	681a      	ldr	r2, [r3, #0]
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	681b      	ldr	r3, [r3, #0]
 8011fb4:	f022 0201 	bic.w	r2, r2, #1
 8011fb8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011fba:	68fb      	ldr	r3, [r7, #12]
 8011fbc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011fc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	2200      	movs	r2, #0
 8011fc6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	681b      	ldr	r3, [r3, #0]
 8011fcc:	68fa      	ldr	r2, [r7, #12]
 8011fce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	2220      	movs	r2, #32
 8011fd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011fd8:	687b      	ldr	r3, [r7, #4]
 8011fda:	2200      	movs	r2, #0
 8011fdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011fe0:	2300      	movs	r3, #0
}
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	3714      	adds	r7, #20
 8011fe6:	46bd      	mov	sp, r7
 8011fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fec:	4770      	bx	lr

08011fee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011fee:	b580      	push	{r7, lr}
 8011ff0:	b084      	sub	sp, #16
 8011ff2:	af00      	add	r7, sp, #0
 8011ff4:	6078      	str	r0, [r7, #4]
 8011ff6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011ffe:	2b01      	cmp	r3, #1
 8012000:	d101      	bne.n	8012006 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8012002:	2302      	movs	r3, #2
 8012004:	e02d      	b.n	8012062 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	2201      	movs	r2, #1
 801200a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2224      	movs	r2, #36	@ 0x24
 8012012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012016:	687b      	ldr	r3, [r7, #4]
 8012018:	681b      	ldr	r3, [r3, #0]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	681a      	ldr	r2, [r3, #0]
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	f022 0201 	bic.w	r2, r2, #1
 801202c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801202e:	687b      	ldr	r3, [r7, #4]
 8012030:	681b      	ldr	r3, [r3, #0]
 8012032:	689b      	ldr	r3, [r3, #8]
 8012034:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8012038:	687b      	ldr	r3, [r7, #4]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	683a      	ldr	r2, [r7, #0]
 801203e:	430a      	orrs	r2, r1
 8012040:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8012042:	6878      	ldr	r0, [r7, #4]
 8012044:	f000 f850 	bl	80120e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	68fa      	ldr	r2, [r7, #12]
 801204e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8012050:	687b      	ldr	r3, [r7, #4]
 8012052:	2220      	movs	r2, #32
 8012054:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	2200      	movs	r2, #0
 801205c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012060:	2300      	movs	r3, #0
}
 8012062:	4618      	mov	r0, r3
 8012064:	3710      	adds	r7, #16
 8012066:	46bd      	mov	sp, r7
 8012068:	bd80      	pop	{r7, pc}

0801206a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801206a:	b580      	push	{r7, lr}
 801206c:	b084      	sub	sp, #16
 801206e:	af00      	add	r7, sp, #0
 8012070:	6078      	str	r0, [r7, #4]
 8012072:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8012074:	687b      	ldr	r3, [r7, #4]
 8012076:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801207a:	2b01      	cmp	r3, #1
 801207c:	d101      	bne.n	8012082 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801207e:	2302      	movs	r3, #2
 8012080:	e02d      	b.n	80120de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8012082:	687b      	ldr	r3, [r7, #4]
 8012084:	2201      	movs	r2, #1
 8012086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	2224      	movs	r2, #36	@ 0x24
 801208e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	681b      	ldr	r3, [r3, #0]
 8012098:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	681b      	ldr	r3, [r3, #0]
 801209e:	681a      	ldr	r2, [r3, #0]
 80120a0:	687b      	ldr	r3, [r7, #4]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	f022 0201 	bic.w	r2, r2, #1
 80120a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	689b      	ldr	r3, [r3, #8]
 80120b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80120b4:	687b      	ldr	r3, [r7, #4]
 80120b6:	681b      	ldr	r3, [r3, #0]
 80120b8:	683a      	ldr	r2, [r7, #0]
 80120ba:	430a      	orrs	r2, r1
 80120bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80120be:	6878      	ldr	r0, [r7, #4]
 80120c0:	f000 f812 	bl	80120e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	68fa      	ldr	r2, [r7, #12]
 80120ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	2220      	movs	r2, #32
 80120d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	2200      	movs	r2, #0
 80120d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80120dc:	2300      	movs	r3, #0
}
 80120de:	4618      	mov	r0, r3
 80120e0:	3710      	adds	r7, #16
 80120e2:	46bd      	mov	sp, r7
 80120e4:	bd80      	pop	{r7, pc}
	...

080120e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80120e8:	b480      	push	{r7}
 80120ea:	b085      	sub	sp, #20
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d108      	bne.n	801210a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	2201      	movs	r2, #1
 80120fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8012100:	687b      	ldr	r3, [r7, #4]
 8012102:	2201      	movs	r2, #1
 8012104:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8012108:	e031      	b.n	801216e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801210a:	2310      	movs	r3, #16
 801210c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801210e:	2310      	movs	r3, #16
 8012110:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	689b      	ldr	r3, [r3, #8]
 8012118:	0e5b      	lsrs	r3, r3, #25
 801211a:	b2db      	uxtb	r3, r3
 801211c:	f003 0307 	and.w	r3, r3, #7
 8012120:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	681b      	ldr	r3, [r3, #0]
 8012126:	689b      	ldr	r3, [r3, #8]
 8012128:	0f5b      	lsrs	r3, r3, #29
 801212a:	b2db      	uxtb	r3, r3
 801212c:	f003 0307 	and.w	r3, r3, #7
 8012130:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012132:	7bbb      	ldrb	r3, [r7, #14]
 8012134:	7b3a      	ldrb	r2, [r7, #12]
 8012136:	4911      	ldr	r1, [pc, #68]	@ (801217c <UARTEx_SetNbDataToProcess+0x94>)
 8012138:	5c8a      	ldrb	r2, [r1, r2]
 801213a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801213e:	7b3a      	ldrb	r2, [r7, #12]
 8012140:	490f      	ldr	r1, [pc, #60]	@ (8012180 <UARTEx_SetNbDataToProcess+0x98>)
 8012142:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8012144:	fb93 f3f2 	sdiv	r3, r3, r2
 8012148:	b29a      	uxth	r2, r3
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012150:	7bfb      	ldrb	r3, [r7, #15]
 8012152:	7b7a      	ldrb	r2, [r7, #13]
 8012154:	4909      	ldr	r1, [pc, #36]	@ (801217c <UARTEx_SetNbDataToProcess+0x94>)
 8012156:	5c8a      	ldrb	r2, [r1, r2]
 8012158:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801215c:	7b7a      	ldrb	r2, [r7, #13]
 801215e:	4908      	ldr	r1, [pc, #32]	@ (8012180 <UARTEx_SetNbDataToProcess+0x98>)
 8012160:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8012162:	fb93 f3f2 	sdiv	r3, r3, r2
 8012166:	b29a      	uxth	r2, r3
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801216e:	bf00      	nop
 8012170:	3714      	adds	r7, #20
 8012172:	46bd      	mov	sp, r7
 8012174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012178:	4770      	bx	lr
 801217a:	bf00      	nop
 801217c:	08016258 	.word	0x08016258
 8012180:	08016260 	.word	0x08016260

08012184 <malloc>:
 8012184:	4b02      	ldr	r3, [pc, #8]	@ (8012190 <malloc+0xc>)
 8012186:	4601      	mov	r1, r0
 8012188:	6818      	ldr	r0, [r3, #0]
 801218a:	f000 b82d 	b.w	80121e8 <_malloc_r>
 801218e:	bf00      	nop
 8012190:	240001f0 	.word	0x240001f0

08012194 <free>:
 8012194:	4b02      	ldr	r3, [pc, #8]	@ (80121a0 <free+0xc>)
 8012196:	4601      	mov	r1, r0
 8012198:	6818      	ldr	r0, [r3, #0]
 801219a:	f001 be67 	b.w	8013e6c <_free_r>
 801219e:	bf00      	nop
 80121a0:	240001f0 	.word	0x240001f0

080121a4 <sbrk_aligned>:
 80121a4:	b570      	push	{r4, r5, r6, lr}
 80121a6:	4e0f      	ldr	r6, [pc, #60]	@ (80121e4 <sbrk_aligned+0x40>)
 80121a8:	460c      	mov	r4, r1
 80121aa:	6831      	ldr	r1, [r6, #0]
 80121ac:	4605      	mov	r5, r0
 80121ae:	b911      	cbnz	r1, 80121b6 <sbrk_aligned+0x12>
 80121b0:	f001 f816 	bl	80131e0 <_sbrk_r>
 80121b4:	6030      	str	r0, [r6, #0]
 80121b6:	4621      	mov	r1, r4
 80121b8:	4628      	mov	r0, r5
 80121ba:	f001 f811 	bl	80131e0 <_sbrk_r>
 80121be:	1c43      	adds	r3, r0, #1
 80121c0:	d103      	bne.n	80121ca <sbrk_aligned+0x26>
 80121c2:	f04f 34ff 	mov.w	r4, #4294967295
 80121c6:	4620      	mov	r0, r4
 80121c8:	bd70      	pop	{r4, r5, r6, pc}
 80121ca:	1cc4      	adds	r4, r0, #3
 80121cc:	f024 0403 	bic.w	r4, r4, #3
 80121d0:	42a0      	cmp	r0, r4
 80121d2:	d0f8      	beq.n	80121c6 <sbrk_aligned+0x22>
 80121d4:	1a21      	subs	r1, r4, r0
 80121d6:	4628      	mov	r0, r5
 80121d8:	f001 f802 	bl	80131e0 <_sbrk_r>
 80121dc:	3001      	adds	r0, #1
 80121de:	d1f2      	bne.n	80121c6 <sbrk_aligned+0x22>
 80121e0:	e7ef      	b.n	80121c2 <sbrk_aligned+0x1e>
 80121e2:	bf00      	nop
 80121e4:	24003e80 	.word	0x24003e80

080121e8 <_malloc_r>:
 80121e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80121ec:	1ccd      	adds	r5, r1, #3
 80121ee:	f025 0503 	bic.w	r5, r5, #3
 80121f2:	3508      	adds	r5, #8
 80121f4:	2d0c      	cmp	r5, #12
 80121f6:	bf38      	it	cc
 80121f8:	250c      	movcc	r5, #12
 80121fa:	2d00      	cmp	r5, #0
 80121fc:	4606      	mov	r6, r0
 80121fe:	db01      	blt.n	8012204 <_malloc_r+0x1c>
 8012200:	42a9      	cmp	r1, r5
 8012202:	d904      	bls.n	801220e <_malloc_r+0x26>
 8012204:	230c      	movs	r3, #12
 8012206:	6033      	str	r3, [r6, #0]
 8012208:	2000      	movs	r0, #0
 801220a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801220e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80122e4 <_malloc_r+0xfc>
 8012212:	f000 f869 	bl	80122e8 <__malloc_lock>
 8012216:	f8d8 3000 	ldr.w	r3, [r8]
 801221a:	461c      	mov	r4, r3
 801221c:	bb44      	cbnz	r4, 8012270 <_malloc_r+0x88>
 801221e:	4629      	mov	r1, r5
 8012220:	4630      	mov	r0, r6
 8012222:	f7ff ffbf 	bl	80121a4 <sbrk_aligned>
 8012226:	1c43      	adds	r3, r0, #1
 8012228:	4604      	mov	r4, r0
 801222a:	d158      	bne.n	80122de <_malloc_r+0xf6>
 801222c:	f8d8 4000 	ldr.w	r4, [r8]
 8012230:	4627      	mov	r7, r4
 8012232:	2f00      	cmp	r7, #0
 8012234:	d143      	bne.n	80122be <_malloc_r+0xd6>
 8012236:	2c00      	cmp	r4, #0
 8012238:	d04b      	beq.n	80122d2 <_malloc_r+0xea>
 801223a:	6823      	ldr	r3, [r4, #0]
 801223c:	4639      	mov	r1, r7
 801223e:	4630      	mov	r0, r6
 8012240:	eb04 0903 	add.w	r9, r4, r3
 8012244:	f000 ffcc 	bl	80131e0 <_sbrk_r>
 8012248:	4581      	cmp	r9, r0
 801224a:	d142      	bne.n	80122d2 <_malloc_r+0xea>
 801224c:	6821      	ldr	r1, [r4, #0]
 801224e:	1a6d      	subs	r5, r5, r1
 8012250:	4629      	mov	r1, r5
 8012252:	4630      	mov	r0, r6
 8012254:	f7ff ffa6 	bl	80121a4 <sbrk_aligned>
 8012258:	3001      	adds	r0, #1
 801225a:	d03a      	beq.n	80122d2 <_malloc_r+0xea>
 801225c:	6823      	ldr	r3, [r4, #0]
 801225e:	442b      	add	r3, r5
 8012260:	6023      	str	r3, [r4, #0]
 8012262:	f8d8 3000 	ldr.w	r3, [r8]
 8012266:	685a      	ldr	r2, [r3, #4]
 8012268:	bb62      	cbnz	r2, 80122c4 <_malloc_r+0xdc>
 801226a:	f8c8 7000 	str.w	r7, [r8]
 801226e:	e00f      	b.n	8012290 <_malloc_r+0xa8>
 8012270:	6822      	ldr	r2, [r4, #0]
 8012272:	1b52      	subs	r2, r2, r5
 8012274:	d420      	bmi.n	80122b8 <_malloc_r+0xd0>
 8012276:	2a0b      	cmp	r2, #11
 8012278:	d917      	bls.n	80122aa <_malloc_r+0xc2>
 801227a:	1961      	adds	r1, r4, r5
 801227c:	42a3      	cmp	r3, r4
 801227e:	6025      	str	r5, [r4, #0]
 8012280:	bf18      	it	ne
 8012282:	6059      	strne	r1, [r3, #4]
 8012284:	6863      	ldr	r3, [r4, #4]
 8012286:	bf08      	it	eq
 8012288:	f8c8 1000 	streq.w	r1, [r8]
 801228c:	5162      	str	r2, [r4, r5]
 801228e:	604b      	str	r3, [r1, #4]
 8012290:	4630      	mov	r0, r6
 8012292:	f000 f82f 	bl	80122f4 <__malloc_unlock>
 8012296:	f104 000b 	add.w	r0, r4, #11
 801229a:	1d23      	adds	r3, r4, #4
 801229c:	f020 0007 	bic.w	r0, r0, #7
 80122a0:	1ac2      	subs	r2, r0, r3
 80122a2:	bf1c      	itt	ne
 80122a4:	1a1b      	subne	r3, r3, r0
 80122a6:	50a3      	strne	r3, [r4, r2]
 80122a8:	e7af      	b.n	801220a <_malloc_r+0x22>
 80122aa:	6862      	ldr	r2, [r4, #4]
 80122ac:	42a3      	cmp	r3, r4
 80122ae:	bf0c      	ite	eq
 80122b0:	f8c8 2000 	streq.w	r2, [r8]
 80122b4:	605a      	strne	r2, [r3, #4]
 80122b6:	e7eb      	b.n	8012290 <_malloc_r+0xa8>
 80122b8:	4623      	mov	r3, r4
 80122ba:	6864      	ldr	r4, [r4, #4]
 80122bc:	e7ae      	b.n	801221c <_malloc_r+0x34>
 80122be:	463c      	mov	r4, r7
 80122c0:	687f      	ldr	r7, [r7, #4]
 80122c2:	e7b6      	b.n	8012232 <_malloc_r+0x4a>
 80122c4:	461a      	mov	r2, r3
 80122c6:	685b      	ldr	r3, [r3, #4]
 80122c8:	42a3      	cmp	r3, r4
 80122ca:	d1fb      	bne.n	80122c4 <_malloc_r+0xdc>
 80122cc:	2300      	movs	r3, #0
 80122ce:	6053      	str	r3, [r2, #4]
 80122d0:	e7de      	b.n	8012290 <_malloc_r+0xa8>
 80122d2:	230c      	movs	r3, #12
 80122d4:	6033      	str	r3, [r6, #0]
 80122d6:	4630      	mov	r0, r6
 80122d8:	f000 f80c 	bl	80122f4 <__malloc_unlock>
 80122dc:	e794      	b.n	8012208 <_malloc_r+0x20>
 80122de:	6005      	str	r5, [r0, #0]
 80122e0:	e7d6      	b.n	8012290 <_malloc_r+0xa8>
 80122e2:	bf00      	nop
 80122e4:	24003e84 	.word	0x24003e84

080122e8 <__malloc_lock>:
 80122e8:	4801      	ldr	r0, [pc, #4]	@ (80122f0 <__malloc_lock+0x8>)
 80122ea:	f000 bfc6 	b.w	801327a <__retarget_lock_acquire_recursive>
 80122ee:	bf00      	nop
 80122f0:	24003fc8 	.word	0x24003fc8

080122f4 <__malloc_unlock>:
 80122f4:	4801      	ldr	r0, [pc, #4]	@ (80122fc <__malloc_unlock+0x8>)
 80122f6:	f000 bfc1 	b.w	801327c <__retarget_lock_release_recursive>
 80122fa:	bf00      	nop
 80122fc:	24003fc8 	.word	0x24003fc8

08012300 <realloc>:
 8012300:	4b02      	ldr	r3, [pc, #8]	@ (801230c <realloc+0xc>)
 8012302:	460a      	mov	r2, r1
 8012304:	4601      	mov	r1, r0
 8012306:	6818      	ldr	r0, [r3, #0]
 8012308:	f000 b802 	b.w	8012310 <_realloc_r>
 801230c:	240001f0 	.word	0x240001f0

08012310 <_realloc_r>:
 8012310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012314:	4607      	mov	r7, r0
 8012316:	4614      	mov	r4, r2
 8012318:	460d      	mov	r5, r1
 801231a:	b921      	cbnz	r1, 8012326 <_realloc_r+0x16>
 801231c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012320:	4611      	mov	r1, r2
 8012322:	f7ff bf61 	b.w	80121e8 <_malloc_r>
 8012326:	b92a      	cbnz	r2, 8012334 <_realloc_r+0x24>
 8012328:	f001 fda0 	bl	8013e6c <_free_r>
 801232c:	4625      	mov	r5, r4
 801232e:	4628      	mov	r0, r5
 8012330:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012334:	f002 f970 	bl	8014618 <_malloc_usable_size_r>
 8012338:	4284      	cmp	r4, r0
 801233a:	4606      	mov	r6, r0
 801233c:	d802      	bhi.n	8012344 <_realloc_r+0x34>
 801233e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012342:	d8f4      	bhi.n	801232e <_realloc_r+0x1e>
 8012344:	4621      	mov	r1, r4
 8012346:	4638      	mov	r0, r7
 8012348:	f7ff ff4e 	bl	80121e8 <_malloc_r>
 801234c:	4680      	mov	r8, r0
 801234e:	b908      	cbnz	r0, 8012354 <_realloc_r+0x44>
 8012350:	4645      	mov	r5, r8
 8012352:	e7ec      	b.n	801232e <_realloc_r+0x1e>
 8012354:	42b4      	cmp	r4, r6
 8012356:	4622      	mov	r2, r4
 8012358:	4629      	mov	r1, r5
 801235a:	bf28      	it	cs
 801235c:	4632      	movcs	r2, r6
 801235e:	f000 ff8e 	bl	801327e <memcpy>
 8012362:	4629      	mov	r1, r5
 8012364:	4638      	mov	r0, r7
 8012366:	f001 fd81 	bl	8013e6c <_free_r>
 801236a:	e7f1      	b.n	8012350 <_realloc_r+0x40>

0801236c <__cvt>:
 801236c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801236e:	ed2d 8b02 	vpush	{d8}
 8012372:	eeb0 8b40 	vmov.f64	d8, d0
 8012376:	b085      	sub	sp, #20
 8012378:	4617      	mov	r7, r2
 801237a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801237c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801237e:	ee18 2a90 	vmov	r2, s17
 8012382:	f025 0520 	bic.w	r5, r5, #32
 8012386:	2a00      	cmp	r2, #0
 8012388:	bfb6      	itet	lt
 801238a:	222d      	movlt	r2, #45	@ 0x2d
 801238c:	2200      	movge	r2, #0
 801238e:	eeb1 8b40 	vneglt.f64	d8, d0
 8012392:	2d46      	cmp	r5, #70	@ 0x46
 8012394:	460c      	mov	r4, r1
 8012396:	701a      	strb	r2, [r3, #0]
 8012398:	d004      	beq.n	80123a4 <__cvt+0x38>
 801239a:	2d45      	cmp	r5, #69	@ 0x45
 801239c:	d100      	bne.n	80123a0 <__cvt+0x34>
 801239e:	3401      	adds	r4, #1
 80123a0:	2102      	movs	r1, #2
 80123a2:	e000      	b.n	80123a6 <__cvt+0x3a>
 80123a4:	2103      	movs	r1, #3
 80123a6:	ab03      	add	r3, sp, #12
 80123a8:	9301      	str	r3, [sp, #4]
 80123aa:	ab02      	add	r3, sp, #8
 80123ac:	9300      	str	r3, [sp, #0]
 80123ae:	4622      	mov	r2, r4
 80123b0:	4633      	mov	r3, r6
 80123b2:	eeb0 0b48 	vmov.f64	d0, d8
 80123b6:	f000 fffb 	bl	80133b0 <_dtoa_r>
 80123ba:	2d47      	cmp	r5, #71	@ 0x47
 80123bc:	d114      	bne.n	80123e8 <__cvt+0x7c>
 80123be:	07fb      	lsls	r3, r7, #31
 80123c0:	d50a      	bpl.n	80123d8 <__cvt+0x6c>
 80123c2:	1902      	adds	r2, r0, r4
 80123c4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80123c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123cc:	bf08      	it	eq
 80123ce:	9203      	streq	r2, [sp, #12]
 80123d0:	2130      	movs	r1, #48	@ 0x30
 80123d2:	9b03      	ldr	r3, [sp, #12]
 80123d4:	4293      	cmp	r3, r2
 80123d6:	d319      	bcc.n	801240c <__cvt+0xa0>
 80123d8:	9b03      	ldr	r3, [sp, #12]
 80123da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80123dc:	1a1b      	subs	r3, r3, r0
 80123de:	6013      	str	r3, [r2, #0]
 80123e0:	b005      	add	sp, #20
 80123e2:	ecbd 8b02 	vpop	{d8}
 80123e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80123e8:	2d46      	cmp	r5, #70	@ 0x46
 80123ea:	eb00 0204 	add.w	r2, r0, r4
 80123ee:	d1e9      	bne.n	80123c4 <__cvt+0x58>
 80123f0:	7803      	ldrb	r3, [r0, #0]
 80123f2:	2b30      	cmp	r3, #48	@ 0x30
 80123f4:	d107      	bne.n	8012406 <__cvt+0x9a>
 80123f6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80123fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80123fe:	bf1c      	itt	ne
 8012400:	f1c4 0401 	rsbne	r4, r4, #1
 8012404:	6034      	strne	r4, [r6, #0]
 8012406:	6833      	ldr	r3, [r6, #0]
 8012408:	441a      	add	r2, r3
 801240a:	e7db      	b.n	80123c4 <__cvt+0x58>
 801240c:	1c5c      	adds	r4, r3, #1
 801240e:	9403      	str	r4, [sp, #12]
 8012410:	7019      	strb	r1, [r3, #0]
 8012412:	e7de      	b.n	80123d2 <__cvt+0x66>

08012414 <__exponent>:
 8012414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012416:	2900      	cmp	r1, #0
 8012418:	bfba      	itte	lt
 801241a:	4249      	neglt	r1, r1
 801241c:	232d      	movlt	r3, #45	@ 0x2d
 801241e:	232b      	movge	r3, #43	@ 0x2b
 8012420:	2909      	cmp	r1, #9
 8012422:	7002      	strb	r2, [r0, #0]
 8012424:	7043      	strb	r3, [r0, #1]
 8012426:	dd29      	ble.n	801247c <__exponent+0x68>
 8012428:	f10d 0307 	add.w	r3, sp, #7
 801242c:	461d      	mov	r5, r3
 801242e:	270a      	movs	r7, #10
 8012430:	461a      	mov	r2, r3
 8012432:	fbb1 f6f7 	udiv	r6, r1, r7
 8012436:	fb07 1416 	mls	r4, r7, r6, r1
 801243a:	3430      	adds	r4, #48	@ 0x30
 801243c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012440:	460c      	mov	r4, r1
 8012442:	2c63      	cmp	r4, #99	@ 0x63
 8012444:	f103 33ff 	add.w	r3, r3, #4294967295
 8012448:	4631      	mov	r1, r6
 801244a:	dcf1      	bgt.n	8012430 <__exponent+0x1c>
 801244c:	3130      	adds	r1, #48	@ 0x30
 801244e:	1e94      	subs	r4, r2, #2
 8012450:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012454:	1c41      	adds	r1, r0, #1
 8012456:	4623      	mov	r3, r4
 8012458:	42ab      	cmp	r3, r5
 801245a:	d30a      	bcc.n	8012472 <__exponent+0x5e>
 801245c:	f10d 0309 	add.w	r3, sp, #9
 8012460:	1a9b      	subs	r3, r3, r2
 8012462:	42ac      	cmp	r4, r5
 8012464:	bf88      	it	hi
 8012466:	2300      	movhi	r3, #0
 8012468:	3302      	adds	r3, #2
 801246a:	4403      	add	r3, r0
 801246c:	1a18      	subs	r0, r3, r0
 801246e:	b003      	add	sp, #12
 8012470:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012472:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012476:	f801 6f01 	strb.w	r6, [r1, #1]!
 801247a:	e7ed      	b.n	8012458 <__exponent+0x44>
 801247c:	2330      	movs	r3, #48	@ 0x30
 801247e:	3130      	adds	r1, #48	@ 0x30
 8012480:	7083      	strb	r3, [r0, #2]
 8012482:	70c1      	strb	r1, [r0, #3]
 8012484:	1d03      	adds	r3, r0, #4
 8012486:	e7f1      	b.n	801246c <__exponent+0x58>

08012488 <_printf_float>:
 8012488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801248c:	b08d      	sub	sp, #52	@ 0x34
 801248e:	460c      	mov	r4, r1
 8012490:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012494:	4616      	mov	r6, r2
 8012496:	461f      	mov	r7, r3
 8012498:	4605      	mov	r5, r0
 801249a:	f000 fe69 	bl	8013170 <_localeconv_r>
 801249e:	f8d0 b000 	ldr.w	fp, [r0]
 80124a2:	4658      	mov	r0, fp
 80124a4:	f7ed ff6c 	bl	8000380 <strlen>
 80124a8:	2300      	movs	r3, #0
 80124aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80124ac:	f8d8 3000 	ldr.w	r3, [r8]
 80124b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80124b4:	6822      	ldr	r2, [r4, #0]
 80124b6:	9005      	str	r0, [sp, #20]
 80124b8:	3307      	adds	r3, #7
 80124ba:	f023 0307 	bic.w	r3, r3, #7
 80124be:	f103 0108 	add.w	r1, r3, #8
 80124c2:	f8c8 1000 	str.w	r1, [r8]
 80124c6:	ed93 0b00 	vldr	d0, [r3]
 80124ca:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8012728 <_printf_float+0x2a0>
 80124ce:	eeb0 7bc0 	vabs.f64	d7, d0
 80124d2:	eeb4 7b46 	vcmp.f64	d7, d6
 80124d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124da:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80124de:	dd24      	ble.n	801252a <_printf_float+0xa2>
 80124e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80124e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124e8:	d502      	bpl.n	80124f0 <_printf_float+0x68>
 80124ea:	232d      	movs	r3, #45	@ 0x2d
 80124ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80124f0:	498f      	ldr	r1, [pc, #572]	@ (8012730 <_printf_float+0x2a8>)
 80124f2:	4b90      	ldr	r3, [pc, #576]	@ (8012734 <_printf_float+0x2ac>)
 80124f4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80124f8:	bf8c      	ite	hi
 80124fa:	4688      	movhi	r8, r1
 80124fc:	4698      	movls	r8, r3
 80124fe:	f022 0204 	bic.w	r2, r2, #4
 8012502:	2303      	movs	r3, #3
 8012504:	6123      	str	r3, [r4, #16]
 8012506:	6022      	str	r2, [r4, #0]
 8012508:	f04f 0a00 	mov.w	sl, #0
 801250c:	9700      	str	r7, [sp, #0]
 801250e:	4633      	mov	r3, r6
 8012510:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012512:	4621      	mov	r1, r4
 8012514:	4628      	mov	r0, r5
 8012516:	f000 f9d1 	bl	80128bc <_printf_common>
 801251a:	3001      	adds	r0, #1
 801251c:	f040 8089 	bne.w	8012632 <_printf_float+0x1aa>
 8012520:	f04f 30ff 	mov.w	r0, #4294967295
 8012524:	b00d      	add	sp, #52	@ 0x34
 8012526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801252a:	eeb4 0b40 	vcmp.f64	d0, d0
 801252e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012532:	d709      	bvc.n	8012548 <_printf_float+0xc0>
 8012534:	ee10 3a90 	vmov	r3, s1
 8012538:	2b00      	cmp	r3, #0
 801253a:	bfbc      	itt	lt
 801253c:	232d      	movlt	r3, #45	@ 0x2d
 801253e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012542:	497d      	ldr	r1, [pc, #500]	@ (8012738 <_printf_float+0x2b0>)
 8012544:	4b7d      	ldr	r3, [pc, #500]	@ (801273c <_printf_float+0x2b4>)
 8012546:	e7d5      	b.n	80124f4 <_printf_float+0x6c>
 8012548:	6863      	ldr	r3, [r4, #4]
 801254a:	1c59      	adds	r1, r3, #1
 801254c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8012550:	d139      	bne.n	80125c6 <_printf_float+0x13e>
 8012552:	2306      	movs	r3, #6
 8012554:	6063      	str	r3, [r4, #4]
 8012556:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801255a:	2300      	movs	r3, #0
 801255c:	6022      	str	r2, [r4, #0]
 801255e:	9303      	str	r3, [sp, #12]
 8012560:	ab0a      	add	r3, sp, #40	@ 0x28
 8012562:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8012566:	ab09      	add	r3, sp, #36	@ 0x24
 8012568:	9300      	str	r3, [sp, #0]
 801256a:	6861      	ldr	r1, [r4, #4]
 801256c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012570:	4628      	mov	r0, r5
 8012572:	f7ff fefb 	bl	801236c <__cvt>
 8012576:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801257a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801257c:	4680      	mov	r8, r0
 801257e:	d129      	bne.n	80125d4 <_printf_float+0x14c>
 8012580:	1cc8      	adds	r0, r1, #3
 8012582:	db02      	blt.n	801258a <_printf_float+0x102>
 8012584:	6863      	ldr	r3, [r4, #4]
 8012586:	4299      	cmp	r1, r3
 8012588:	dd41      	ble.n	801260e <_printf_float+0x186>
 801258a:	f1a9 0902 	sub.w	r9, r9, #2
 801258e:	fa5f f989 	uxtb.w	r9, r9
 8012592:	3901      	subs	r1, #1
 8012594:	464a      	mov	r2, r9
 8012596:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801259a:	9109      	str	r1, [sp, #36]	@ 0x24
 801259c:	f7ff ff3a 	bl	8012414 <__exponent>
 80125a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80125a2:	1813      	adds	r3, r2, r0
 80125a4:	2a01      	cmp	r2, #1
 80125a6:	4682      	mov	sl, r0
 80125a8:	6123      	str	r3, [r4, #16]
 80125aa:	dc02      	bgt.n	80125b2 <_printf_float+0x12a>
 80125ac:	6822      	ldr	r2, [r4, #0]
 80125ae:	07d2      	lsls	r2, r2, #31
 80125b0:	d501      	bpl.n	80125b6 <_printf_float+0x12e>
 80125b2:	3301      	adds	r3, #1
 80125b4:	6123      	str	r3, [r4, #16]
 80125b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d0a6      	beq.n	801250c <_printf_float+0x84>
 80125be:	232d      	movs	r3, #45	@ 0x2d
 80125c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80125c4:	e7a2      	b.n	801250c <_printf_float+0x84>
 80125c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80125ca:	d1c4      	bne.n	8012556 <_printf_float+0xce>
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d1c2      	bne.n	8012556 <_printf_float+0xce>
 80125d0:	2301      	movs	r3, #1
 80125d2:	e7bf      	b.n	8012554 <_printf_float+0xcc>
 80125d4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80125d8:	d9db      	bls.n	8012592 <_printf_float+0x10a>
 80125da:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80125de:	d118      	bne.n	8012612 <_printf_float+0x18a>
 80125e0:	2900      	cmp	r1, #0
 80125e2:	6863      	ldr	r3, [r4, #4]
 80125e4:	dd0b      	ble.n	80125fe <_printf_float+0x176>
 80125e6:	6121      	str	r1, [r4, #16]
 80125e8:	b913      	cbnz	r3, 80125f0 <_printf_float+0x168>
 80125ea:	6822      	ldr	r2, [r4, #0]
 80125ec:	07d0      	lsls	r0, r2, #31
 80125ee:	d502      	bpl.n	80125f6 <_printf_float+0x16e>
 80125f0:	3301      	adds	r3, #1
 80125f2:	440b      	add	r3, r1
 80125f4:	6123      	str	r3, [r4, #16]
 80125f6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80125f8:	f04f 0a00 	mov.w	sl, #0
 80125fc:	e7db      	b.n	80125b6 <_printf_float+0x12e>
 80125fe:	b913      	cbnz	r3, 8012606 <_printf_float+0x17e>
 8012600:	6822      	ldr	r2, [r4, #0]
 8012602:	07d2      	lsls	r2, r2, #31
 8012604:	d501      	bpl.n	801260a <_printf_float+0x182>
 8012606:	3302      	adds	r3, #2
 8012608:	e7f4      	b.n	80125f4 <_printf_float+0x16c>
 801260a:	2301      	movs	r3, #1
 801260c:	e7f2      	b.n	80125f4 <_printf_float+0x16c>
 801260e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8012612:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012614:	4299      	cmp	r1, r3
 8012616:	db05      	blt.n	8012624 <_printf_float+0x19c>
 8012618:	6823      	ldr	r3, [r4, #0]
 801261a:	6121      	str	r1, [r4, #16]
 801261c:	07d8      	lsls	r0, r3, #31
 801261e:	d5ea      	bpl.n	80125f6 <_printf_float+0x16e>
 8012620:	1c4b      	adds	r3, r1, #1
 8012622:	e7e7      	b.n	80125f4 <_printf_float+0x16c>
 8012624:	2900      	cmp	r1, #0
 8012626:	bfd4      	ite	le
 8012628:	f1c1 0202 	rsble	r2, r1, #2
 801262c:	2201      	movgt	r2, #1
 801262e:	4413      	add	r3, r2
 8012630:	e7e0      	b.n	80125f4 <_printf_float+0x16c>
 8012632:	6823      	ldr	r3, [r4, #0]
 8012634:	055a      	lsls	r2, r3, #21
 8012636:	d407      	bmi.n	8012648 <_printf_float+0x1c0>
 8012638:	6923      	ldr	r3, [r4, #16]
 801263a:	4642      	mov	r2, r8
 801263c:	4631      	mov	r1, r6
 801263e:	4628      	mov	r0, r5
 8012640:	47b8      	blx	r7
 8012642:	3001      	adds	r0, #1
 8012644:	d12a      	bne.n	801269c <_printf_float+0x214>
 8012646:	e76b      	b.n	8012520 <_printf_float+0x98>
 8012648:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801264c:	f240 80e0 	bls.w	8012810 <_printf_float+0x388>
 8012650:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8012654:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801265c:	d133      	bne.n	80126c6 <_printf_float+0x23e>
 801265e:	4a38      	ldr	r2, [pc, #224]	@ (8012740 <_printf_float+0x2b8>)
 8012660:	2301      	movs	r3, #1
 8012662:	4631      	mov	r1, r6
 8012664:	4628      	mov	r0, r5
 8012666:	47b8      	blx	r7
 8012668:	3001      	adds	r0, #1
 801266a:	f43f af59 	beq.w	8012520 <_printf_float+0x98>
 801266e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012672:	4543      	cmp	r3, r8
 8012674:	db02      	blt.n	801267c <_printf_float+0x1f4>
 8012676:	6823      	ldr	r3, [r4, #0]
 8012678:	07d8      	lsls	r0, r3, #31
 801267a:	d50f      	bpl.n	801269c <_printf_float+0x214>
 801267c:	9b05      	ldr	r3, [sp, #20]
 801267e:	465a      	mov	r2, fp
 8012680:	4631      	mov	r1, r6
 8012682:	4628      	mov	r0, r5
 8012684:	47b8      	blx	r7
 8012686:	3001      	adds	r0, #1
 8012688:	f43f af4a 	beq.w	8012520 <_printf_float+0x98>
 801268c:	f04f 0900 	mov.w	r9, #0
 8012690:	f108 38ff 	add.w	r8, r8, #4294967295
 8012694:	f104 0a1a 	add.w	sl, r4, #26
 8012698:	45c8      	cmp	r8, r9
 801269a:	dc09      	bgt.n	80126b0 <_printf_float+0x228>
 801269c:	6823      	ldr	r3, [r4, #0]
 801269e:	079b      	lsls	r3, r3, #30
 80126a0:	f100 8107 	bmi.w	80128b2 <_printf_float+0x42a>
 80126a4:	68e0      	ldr	r0, [r4, #12]
 80126a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80126a8:	4298      	cmp	r0, r3
 80126aa:	bfb8      	it	lt
 80126ac:	4618      	movlt	r0, r3
 80126ae:	e739      	b.n	8012524 <_printf_float+0x9c>
 80126b0:	2301      	movs	r3, #1
 80126b2:	4652      	mov	r2, sl
 80126b4:	4631      	mov	r1, r6
 80126b6:	4628      	mov	r0, r5
 80126b8:	47b8      	blx	r7
 80126ba:	3001      	adds	r0, #1
 80126bc:	f43f af30 	beq.w	8012520 <_printf_float+0x98>
 80126c0:	f109 0901 	add.w	r9, r9, #1
 80126c4:	e7e8      	b.n	8012698 <_printf_float+0x210>
 80126c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	dc3b      	bgt.n	8012744 <_printf_float+0x2bc>
 80126cc:	4a1c      	ldr	r2, [pc, #112]	@ (8012740 <_printf_float+0x2b8>)
 80126ce:	2301      	movs	r3, #1
 80126d0:	4631      	mov	r1, r6
 80126d2:	4628      	mov	r0, r5
 80126d4:	47b8      	blx	r7
 80126d6:	3001      	adds	r0, #1
 80126d8:	f43f af22 	beq.w	8012520 <_printf_float+0x98>
 80126dc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80126e0:	ea59 0303 	orrs.w	r3, r9, r3
 80126e4:	d102      	bne.n	80126ec <_printf_float+0x264>
 80126e6:	6823      	ldr	r3, [r4, #0]
 80126e8:	07d9      	lsls	r1, r3, #31
 80126ea:	d5d7      	bpl.n	801269c <_printf_float+0x214>
 80126ec:	9b05      	ldr	r3, [sp, #20]
 80126ee:	465a      	mov	r2, fp
 80126f0:	4631      	mov	r1, r6
 80126f2:	4628      	mov	r0, r5
 80126f4:	47b8      	blx	r7
 80126f6:	3001      	adds	r0, #1
 80126f8:	f43f af12 	beq.w	8012520 <_printf_float+0x98>
 80126fc:	f04f 0a00 	mov.w	sl, #0
 8012700:	f104 0b1a 	add.w	fp, r4, #26
 8012704:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012706:	425b      	negs	r3, r3
 8012708:	4553      	cmp	r3, sl
 801270a:	dc01      	bgt.n	8012710 <_printf_float+0x288>
 801270c:	464b      	mov	r3, r9
 801270e:	e794      	b.n	801263a <_printf_float+0x1b2>
 8012710:	2301      	movs	r3, #1
 8012712:	465a      	mov	r2, fp
 8012714:	4631      	mov	r1, r6
 8012716:	4628      	mov	r0, r5
 8012718:	47b8      	blx	r7
 801271a:	3001      	adds	r0, #1
 801271c:	f43f af00 	beq.w	8012520 <_printf_float+0x98>
 8012720:	f10a 0a01 	add.w	sl, sl, #1
 8012724:	e7ee      	b.n	8012704 <_printf_float+0x27c>
 8012726:	bf00      	nop
 8012728:	ffffffff 	.word	0xffffffff
 801272c:	7fefffff 	.word	0x7fefffff
 8012730:	0801636d 	.word	0x0801636d
 8012734:	08016369 	.word	0x08016369
 8012738:	08016375 	.word	0x08016375
 801273c:	08016371 	.word	0x08016371
 8012740:	080164b2 	.word	0x080164b2
 8012744:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012746:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801274a:	4553      	cmp	r3, sl
 801274c:	bfa8      	it	ge
 801274e:	4653      	movge	r3, sl
 8012750:	2b00      	cmp	r3, #0
 8012752:	4699      	mov	r9, r3
 8012754:	dc37      	bgt.n	80127c6 <_printf_float+0x33e>
 8012756:	2300      	movs	r3, #0
 8012758:	9307      	str	r3, [sp, #28]
 801275a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801275e:	f104 021a 	add.w	r2, r4, #26
 8012762:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012764:	9907      	ldr	r1, [sp, #28]
 8012766:	9306      	str	r3, [sp, #24]
 8012768:	eba3 0309 	sub.w	r3, r3, r9
 801276c:	428b      	cmp	r3, r1
 801276e:	dc31      	bgt.n	80127d4 <_printf_float+0x34c>
 8012770:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012772:	459a      	cmp	sl, r3
 8012774:	dc3b      	bgt.n	80127ee <_printf_float+0x366>
 8012776:	6823      	ldr	r3, [r4, #0]
 8012778:	07da      	lsls	r2, r3, #31
 801277a:	d438      	bmi.n	80127ee <_printf_float+0x366>
 801277c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801277e:	ebaa 0903 	sub.w	r9, sl, r3
 8012782:	9b06      	ldr	r3, [sp, #24]
 8012784:	ebaa 0303 	sub.w	r3, sl, r3
 8012788:	4599      	cmp	r9, r3
 801278a:	bfa8      	it	ge
 801278c:	4699      	movge	r9, r3
 801278e:	f1b9 0f00 	cmp.w	r9, #0
 8012792:	dc34      	bgt.n	80127fe <_printf_float+0x376>
 8012794:	f04f 0800 	mov.w	r8, #0
 8012798:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801279c:	f104 0b1a 	add.w	fp, r4, #26
 80127a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80127a2:	ebaa 0303 	sub.w	r3, sl, r3
 80127a6:	eba3 0309 	sub.w	r3, r3, r9
 80127aa:	4543      	cmp	r3, r8
 80127ac:	f77f af76 	ble.w	801269c <_printf_float+0x214>
 80127b0:	2301      	movs	r3, #1
 80127b2:	465a      	mov	r2, fp
 80127b4:	4631      	mov	r1, r6
 80127b6:	4628      	mov	r0, r5
 80127b8:	47b8      	blx	r7
 80127ba:	3001      	adds	r0, #1
 80127bc:	f43f aeb0 	beq.w	8012520 <_printf_float+0x98>
 80127c0:	f108 0801 	add.w	r8, r8, #1
 80127c4:	e7ec      	b.n	80127a0 <_printf_float+0x318>
 80127c6:	4642      	mov	r2, r8
 80127c8:	4631      	mov	r1, r6
 80127ca:	4628      	mov	r0, r5
 80127cc:	47b8      	blx	r7
 80127ce:	3001      	adds	r0, #1
 80127d0:	d1c1      	bne.n	8012756 <_printf_float+0x2ce>
 80127d2:	e6a5      	b.n	8012520 <_printf_float+0x98>
 80127d4:	2301      	movs	r3, #1
 80127d6:	4631      	mov	r1, r6
 80127d8:	4628      	mov	r0, r5
 80127da:	9206      	str	r2, [sp, #24]
 80127dc:	47b8      	blx	r7
 80127de:	3001      	adds	r0, #1
 80127e0:	f43f ae9e 	beq.w	8012520 <_printf_float+0x98>
 80127e4:	9b07      	ldr	r3, [sp, #28]
 80127e6:	9a06      	ldr	r2, [sp, #24]
 80127e8:	3301      	adds	r3, #1
 80127ea:	9307      	str	r3, [sp, #28]
 80127ec:	e7b9      	b.n	8012762 <_printf_float+0x2da>
 80127ee:	9b05      	ldr	r3, [sp, #20]
 80127f0:	465a      	mov	r2, fp
 80127f2:	4631      	mov	r1, r6
 80127f4:	4628      	mov	r0, r5
 80127f6:	47b8      	blx	r7
 80127f8:	3001      	adds	r0, #1
 80127fa:	d1bf      	bne.n	801277c <_printf_float+0x2f4>
 80127fc:	e690      	b.n	8012520 <_printf_float+0x98>
 80127fe:	9a06      	ldr	r2, [sp, #24]
 8012800:	464b      	mov	r3, r9
 8012802:	4442      	add	r2, r8
 8012804:	4631      	mov	r1, r6
 8012806:	4628      	mov	r0, r5
 8012808:	47b8      	blx	r7
 801280a:	3001      	adds	r0, #1
 801280c:	d1c2      	bne.n	8012794 <_printf_float+0x30c>
 801280e:	e687      	b.n	8012520 <_printf_float+0x98>
 8012810:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8012814:	f1b9 0f01 	cmp.w	r9, #1
 8012818:	dc01      	bgt.n	801281e <_printf_float+0x396>
 801281a:	07db      	lsls	r3, r3, #31
 801281c:	d536      	bpl.n	801288c <_printf_float+0x404>
 801281e:	2301      	movs	r3, #1
 8012820:	4642      	mov	r2, r8
 8012822:	4631      	mov	r1, r6
 8012824:	4628      	mov	r0, r5
 8012826:	47b8      	blx	r7
 8012828:	3001      	adds	r0, #1
 801282a:	f43f ae79 	beq.w	8012520 <_printf_float+0x98>
 801282e:	9b05      	ldr	r3, [sp, #20]
 8012830:	465a      	mov	r2, fp
 8012832:	4631      	mov	r1, r6
 8012834:	4628      	mov	r0, r5
 8012836:	47b8      	blx	r7
 8012838:	3001      	adds	r0, #1
 801283a:	f43f ae71 	beq.w	8012520 <_printf_float+0x98>
 801283e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8012842:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8012846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801284a:	f109 39ff 	add.w	r9, r9, #4294967295
 801284e:	d018      	beq.n	8012882 <_printf_float+0x3fa>
 8012850:	464b      	mov	r3, r9
 8012852:	f108 0201 	add.w	r2, r8, #1
 8012856:	4631      	mov	r1, r6
 8012858:	4628      	mov	r0, r5
 801285a:	47b8      	blx	r7
 801285c:	3001      	adds	r0, #1
 801285e:	d10c      	bne.n	801287a <_printf_float+0x3f2>
 8012860:	e65e      	b.n	8012520 <_printf_float+0x98>
 8012862:	2301      	movs	r3, #1
 8012864:	465a      	mov	r2, fp
 8012866:	4631      	mov	r1, r6
 8012868:	4628      	mov	r0, r5
 801286a:	47b8      	blx	r7
 801286c:	3001      	adds	r0, #1
 801286e:	f43f ae57 	beq.w	8012520 <_printf_float+0x98>
 8012872:	f108 0801 	add.w	r8, r8, #1
 8012876:	45c8      	cmp	r8, r9
 8012878:	dbf3      	blt.n	8012862 <_printf_float+0x3da>
 801287a:	4653      	mov	r3, sl
 801287c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012880:	e6dc      	b.n	801263c <_printf_float+0x1b4>
 8012882:	f04f 0800 	mov.w	r8, #0
 8012886:	f104 0b1a 	add.w	fp, r4, #26
 801288a:	e7f4      	b.n	8012876 <_printf_float+0x3ee>
 801288c:	2301      	movs	r3, #1
 801288e:	4642      	mov	r2, r8
 8012890:	e7e1      	b.n	8012856 <_printf_float+0x3ce>
 8012892:	2301      	movs	r3, #1
 8012894:	464a      	mov	r2, r9
 8012896:	4631      	mov	r1, r6
 8012898:	4628      	mov	r0, r5
 801289a:	47b8      	blx	r7
 801289c:	3001      	adds	r0, #1
 801289e:	f43f ae3f 	beq.w	8012520 <_printf_float+0x98>
 80128a2:	f108 0801 	add.w	r8, r8, #1
 80128a6:	68e3      	ldr	r3, [r4, #12]
 80128a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80128aa:	1a5b      	subs	r3, r3, r1
 80128ac:	4543      	cmp	r3, r8
 80128ae:	dcf0      	bgt.n	8012892 <_printf_float+0x40a>
 80128b0:	e6f8      	b.n	80126a4 <_printf_float+0x21c>
 80128b2:	f04f 0800 	mov.w	r8, #0
 80128b6:	f104 0919 	add.w	r9, r4, #25
 80128ba:	e7f4      	b.n	80128a6 <_printf_float+0x41e>

080128bc <_printf_common>:
 80128bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80128c0:	4616      	mov	r6, r2
 80128c2:	4698      	mov	r8, r3
 80128c4:	688a      	ldr	r2, [r1, #8]
 80128c6:	690b      	ldr	r3, [r1, #16]
 80128c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80128cc:	4293      	cmp	r3, r2
 80128ce:	bfb8      	it	lt
 80128d0:	4613      	movlt	r3, r2
 80128d2:	6033      	str	r3, [r6, #0]
 80128d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80128d8:	4607      	mov	r7, r0
 80128da:	460c      	mov	r4, r1
 80128dc:	b10a      	cbz	r2, 80128e2 <_printf_common+0x26>
 80128de:	3301      	adds	r3, #1
 80128e0:	6033      	str	r3, [r6, #0]
 80128e2:	6823      	ldr	r3, [r4, #0]
 80128e4:	0699      	lsls	r1, r3, #26
 80128e6:	bf42      	ittt	mi
 80128e8:	6833      	ldrmi	r3, [r6, #0]
 80128ea:	3302      	addmi	r3, #2
 80128ec:	6033      	strmi	r3, [r6, #0]
 80128ee:	6825      	ldr	r5, [r4, #0]
 80128f0:	f015 0506 	ands.w	r5, r5, #6
 80128f4:	d106      	bne.n	8012904 <_printf_common+0x48>
 80128f6:	f104 0a19 	add.w	sl, r4, #25
 80128fa:	68e3      	ldr	r3, [r4, #12]
 80128fc:	6832      	ldr	r2, [r6, #0]
 80128fe:	1a9b      	subs	r3, r3, r2
 8012900:	42ab      	cmp	r3, r5
 8012902:	dc26      	bgt.n	8012952 <_printf_common+0x96>
 8012904:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012908:	6822      	ldr	r2, [r4, #0]
 801290a:	3b00      	subs	r3, #0
 801290c:	bf18      	it	ne
 801290e:	2301      	movne	r3, #1
 8012910:	0692      	lsls	r2, r2, #26
 8012912:	d42b      	bmi.n	801296c <_printf_common+0xb0>
 8012914:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012918:	4641      	mov	r1, r8
 801291a:	4638      	mov	r0, r7
 801291c:	47c8      	blx	r9
 801291e:	3001      	adds	r0, #1
 8012920:	d01e      	beq.n	8012960 <_printf_common+0xa4>
 8012922:	6823      	ldr	r3, [r4, #0]
 8012924:	6922      	ldr	r2, [r4, #16]
 8012926:	f003 0306 	and.w	r3, r3, #6
 801292a:	2b04      	cmp	r3, #4
 801292c:	bf02      	ittt	eq
 801292e:	68e5      	ldreq	r5, [r4, #12]
 8012930:	6833      	ldreq	r3, [r6, #0]
 8012932:	1aed      	subeq	r5, r5, r3
 8012934:	68a3      	ldr	r3, [r4, #8]
 8012936:	bf0c      	ite	eq
 8012938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801293c:	2500      	movne	r5, #0
 801293e:	4293      	cmp	r3, r2
 8012940:	bfc4      	itt	gt
 8012942:	1a9b      	subgt	r3, r3, r2
 8012944:	18ed      	addgt	r5, r5, r3
 8012946:	2600      	movs	r6, #0
 8012948:	341a      	adds	r4, #26
 801294a:	42b5      	cmp	r5, r6
 801294c:	d11a      	bne.n	8012984 <_printf_common+0xc8>
 801294e:	2000      	movs	r0, #0
 8012950:	e008      	b.n	8012964 <_printf_common+0xa8>
 8012952:	2301      	movs	r3, #1
 8012954:	4652      	mov	r2, sl
 8012956:	4641      	mov	r1, r8
 8012958:	4638      	mov	r0, r7
 801295a:	47c8      	blx	r9
 801295c:	3001      	adds	r0, #1
 801295e:	d103      	bne.n	8012968 <_printf_common+0xac>
 8012960:	f04f 30ff 	mov.w	r0, #4294967295
 8012964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012968:	3501      	adds	r5, #1
 801296a:	e7c6      	b.n	80128fa <_printf_common+0x3e>
 801296c:	18e1      	adds	r1, r4, r3
 801296e:	1c5a      	adds	r2, r3, #1
 8012970:	2030      	movs	r0, #48	@ 0x30
 8012972:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012976:	4422      	add	r2, r4
 8012978:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801297c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012980:	3302      	adds	r3, #2
 8012982:	e7c7      	b.n	8012914 <_printf_common+0x58>
 8012984:	2301      	movs	r3, #1
 8012986:	4622      	mov	r2, r4
 8012988:	4641      	mov	r1, r8
 801298a:	4638      	mov	r0, r7
 801298c:	47c8      	blx	r9
 801298e:	3001      	adds	r0, #1
 8012990:	d0e6      	beq.n	8012960 <_printf_common+0xa4>
 8012992:	3601      	adds	r6, #1
 8012994:	e7d9      	b.n	801294a <_printf_common+0x8e>
	...

08012998 <_printf_i>:
 8012998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801299c:	7e0f      	ldrb	r7, [r1, #24]
 801299e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80129a0:	2f78      	cmp	r7, #120	@ 0x78
 80129a2:	4691      	mov	r9, r2
 80129a4:	4680      	mov	r8, r0
 80129a6:	460c      	mov	r4, r1
 80129a8:	469a      	mov	sl, r3
 80129aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80129ae:	d807      	bhi.n	80129c0 <_printf_i+0x28>
 80129b0:	2f62      	cmp	r7, #98	@ 0x62
 80129b2:	d80a      	bhi.n	80129ca <_printf_i+0x32>
 80129b4:	2f00      	cmp	r7, #0
 80129b6:	f000 80d1 	beq.w	8012b5c <_printf_i+0x1c4>
 80129ba:	2f58      	cmp	r7, #88	@ 0x58
 80129bc:	f000 80b8 	beq.w	8012b30 <_printf_i+0x198>
 80129c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80129c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80129c8:	e03a      	b.n	8012a40 <_printf_i+0xa8>
 80129ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80129ce:	2b15      	cmp	r3, #21
 80129d0:	d8f6      	bhi.n	80129c0 <_printf_i+0x28>
 80129d2:	a101      	add	r1, pc, #4	@ (adr r1, 80129d8 <_printf_i+0x40>)
 80129d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80129d8:	08012a31 	.word	0x08012a31
 80129dc:	08012a45 	.word	0x08012a45
 80129e0:	080129c1 	.word	0x080129c1
 80129e4:	080129c1 	.word	0x080129c1
 80129e8:	080129c1 	.word	0x080129c1
 80129ec:	080129c1 	.word	0x080129c1
 80129f0:	08012a45 	.word	0x08012a45
 80129f4:	080129c1 	.word	0x080129c1
 80129f8:	080129c1 	.word	0x080129c1
 80129fc:	080129c1 	.word	0x080129c1
 8012a00:	080129c1 	.word	0x080129c1
 8012a04:	08012b43 	.word	0x08012b43
 8012a08:	08012a6f 	.word	0x08012a6f
 8012a0c:	08012afd 	.word	0x08012afd
 8012a10:	080129c1 	.word	0x080129c1
 8012a14:	080129c1 	.word	0x080129c1
 8012a18:	08012b65 	.word	0x08012b65
 8012a1c:	080129c1 	.word	0x080129c1
 8012a20:	08012a6f 	.word	0x08012a6f
 8012a24:	080129c1 	.word	0x080129c1
 8012a28:	080129c1 	.word	0x080129c1
 8012a2c:	08012b05 	.word	0x08012b05
 8012a30:	6833      	ldr	r3, [r6, #0]
 8012a32:	1d1a      	adds	r2, r3, #4
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	6032      	str	r2, [r6, #0]
 8012a38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012a3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012a40:	2301      	movs	r3, #1
 8012a42:	e09c      	b.n	8012b7e <_printf_i+0x1e6>
 8012a44:	6833      	ldr	r3, [r6, #0]
 8012a46:	6820      	ldr	r0, [r4, #0]
 8012a48:	1d19      	adds	r1, r3, #4
 8012a4a:	6031      	str	r1, [r6, #0]
 8012a4c:	0606      	lsls	r6, r0, #24
 8012a4e:	d501      	bpl.n	8012a54 <_printf_i+0xbc>
 8012a50:	681d      	ldr	r5, [r3, #0]
 8012a52:	e003      	b.n	8012a5c <_printf_i+0xc4>
 8012a54:	0645      	lsls	r5, r0, #25
 8012a56:	d5fb      	bpl.n	8012a50 <_printf_i+0xb8>
 8012a58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012a5c:	2d00      	cmp	r5, #0
 8012a5e:	da03      	bge.n	8012a68 <_printf_i+0xd0>
 8012a60:	232d      	movs	r3, #45	@ 0x2d
 8012a62:	426d      	negs	r5, r5
 8012a64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012a68:	4858      	ldr	r0, [pc, #352]	@ (8012bcc <_printf_i+0x234>)
 8012a6a:	230a      	movs	r3, #10
 8012a6c:	e011      	b.n	8012a92 <_printf_i+0xfa>
 8012a6e:	6821      	ldr	r1, [r4, #0]
 8012a70:	6833      	ldr	r3, [r6, #0]
 8012a72:	0608      	lsls	r0, r1, #24
 8012a74:	f853 5b04 	ldr.w	r5, [r3], #4
 8012a78:	d402      	bmi.n	8012a80 <_printf_i+0xe8>
 8012a7a:	0649      	lsls	r1, r1, #25
 8012a7c:	bf48      	it	mi
 8012a7e:	b2ad      	uxthmi	r5, r5
 8012a80:	2f6f      	cmp	r7, #111	@ 0x6f
 8012a82:	4852      	ldr	r0, [pc, #328]	@ (8012bcc <_printf_i+0x234>)
 8012a84:	6033      	str	r3, [r6, #0]
 8012a86:	bf14      	ite	ne
 8012a88:	230a      	movne	r3, #10
 8012a8a:	2308      	moveq	r3, #8
 8012a8c:	2100      	movs	r1, #0
 8012a8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012a92:	6866      	ldr	r6, [r4, #4]
 8012a94:	60a6      	str	r6, [r4, #8]
 8012a96:	2e00      	cmp	r6, #0
 8012a98:	db05      	blt.n	8012aa6 <_printf_i+0x10e>
 8012a9a:	6821      	ldr	r1, [r4, #0]
 8012a9c:	432e      	orrs	r6, r5
 8012a9e:	f021 0104 	bic.w	r1, r1, #4
 8012aa2:	6021      	str	r1, [r4, #0]
 8012aa4:	d04b      	beq.n	8012b3e <_printf_i+0x1a6>
 8012aa6:	4616      	mov	r6, r2
 8012aa8:	fbb5 f1f3 	udiv	r1, r5, r3
 8012aac:	fb03 5711 	mls	r7, r3, r1, r5
 8012ab0:	5dc7      	ldrb	r7, [r0, r7]
 8012ab2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012ab6:	462f      	mov	r7, r5
 8012ab8:	42bb      	cmp	r3, r7
 8012aba:	460d      	mov	r5, r1
 8012abc:	d9f4      	bls.n	8012aa8 <_printf_i+0x110>
 8012abe:	2b08      	cmp	r3, #8
 8012ac0:	d10b      	bne.n	8012ada <_printf_i+0x142>
 8012ac2:	6823      	ldr	r3, [r4, #0]
 8012ac4:	07df      	lsls	r7, r3, #31
 8012ac6:	d508      	bpl.n	8012ada <_printf_i+0x142>
 8012ac8:	6923      	ldr	r3, [r4, #16]
 8012aca:	6861      	ldr	r1, [r4, #4]
 8012acc:	4299      	cmp	r1, r3
 8012ace:	bfde      	ittt	le
 8012ad0:	2330      	movle	r3, #48	@ 0x30
 8012ad2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012ad6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012ada:	1b92      	subs	r2, r2, r6
 8012adc:	6122      	str	r2, [r4, #16]
 8012ade:	f8cd a000 	str.w	sl, [sp]
 8012ae2:	464b      	mov	r3, r9
 8012ae4:	aa03      	add	r2, sp, #12
 8012ae6:	4621      	mov	r1, r4
 8012ae8:	4640      	mov	r0, r8
 8012aea:	f7ff fee7 	bl	80128bc <_printf_common>
 8012aee:	3001      	adds	r0, #1
 8012af0:	d14a      	bne.n	8012b88 <_printf_i+0x1f0>
 8012af2:	f04f 30ff 	mov.w	r0, #4294967295
 8012af6:	b004      	add	sp, #16
 8012af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012afc:	6823      	ldr	r3, [r4, #0]
 8012afe:	f043 0320 	orr.w	r3, r3, #32
 8012b02:	6023      	str	r3, [r4, #0]
 8012b04:	4832      	ldr	r0, [pc, #200]	@ (8012bd0 <_printf_i+0x238>)
 8012b06:	2778      	movs	r7, #120	@ 0x78
 8012b08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012b0c:	6823      	ldr	r3, [r4, #0]
 8012b0e:	6831      	ldr	r1, [r6, #0]
 8012b10:	061f      	lsls	r7, r3, #24
 8012b12:	f851 5b04 	ldr.w	r5, [r1], #4
 8012b16:	d402      	bmi.n	8012b1e <_printf_i+0x186>
 8012b18:	065f      	lsls	r7, r3, #25
 8012b1a:	bf48      	it	mi
 8012b1c:	b2ad      	uxthmi	r5, r5
 8012b1e:	6031      	str	r1, [r6, #0]
 8012b20:	07d9      	lsls	r1, r3, #31
 8012b22:	bf44      	itt	mi
 8012b24:	f043 0320 	orrmi.w	r3, r3, #32
 8012b28:	6023      	strmi	r3, [r4, #0]
 8012b2a:	b11d      	cbz	r5, 8012b34 <_printf_i+0x19c>
 8012b2c:	2310      	movs	r3, #16
 8012b2e:	e7ad      	b.n	8012a8c <_printf_i+0xf4>
 8012b30:	4826      	ldr	r0, [pc, #152]	@ (8012bcc <_printf_i+0x234>)
 8012b32:	e7e9      	b.n	8012b08 <_printf_i+0x170>
 8012b34:	6823      	ldr	r3, [r4, #0]
 8012b36:	f023 0320 	bic.w	r3, r3, #32
 8012b3a:	6023      	str	r3, [r4, #0]
 8012b3c:	e7f6      	b.n	8012b2c <_printf_i+0x194>
 8012b3e:	4616      	mov	r6, r2
 8012b40:	e7bd      	b.n	8012abe <_printf_i+0x126>
 8012b42:	6833      	ldr	r3, [r6, #0]
 8012b44:	6825      	ldr	r5, [r4, #0]
 8012b46:	6961      	ldr	r1, [r4, #20]
 8012b48:	1d18      	adds	r0, r3, #4
 8012b4a:	6030      	str	r0, [r6, #0]
 8012b4c:	062e      	lsls	r6, r5, #24
 8012b4e:	681b      	ldr	r3, [r3, #0]
 8012b50:	d501      	bpl.n	8012b56 <_printf_i+0x1be>
 8012b52:	6019      	str	r1, [r3, #0]
 8012b54:	e002      	b.n	8012b5c <_printf_i+0x1c4>
 8012b56:	0668      	lsls	r0, r5, #25
 8012b58:	d5fb      	bpl.n	8012b52 <_printf_i+0x1ba>
 8012b5a:	8019      	strh	r1, [r3, #0]
 8012b5c:	2300      	movs	r3, #0
 8012b5e:	6123      	str	r3, [r4, #16]
 8012b60:	4616      	mov	r6, r2
 8012b62:	e7bc      	b.n	8012ade <_printf_i+0x146>
 8012b64:	6833      	ldr	r3, [r6, #0]
 8012b66:	1d1a      	adds	r2, r3, #4
 8012b68:	6032      	str	r2, [r6, #0]
 8012b6a:	681e      	ldr	r6, [r3, #0]
 8012b6c:	6862      	ldr	r2, [r4, #4]
 8012b6e:	2100      	movs	r1, #0
 8012b70:	4630      	mov	r0, r6
 8012b72:	f7ed fbb5 	bl	80002e0 <memchr>
 8012b76:	b108      	cbz	r0, 8012b7c <_printf_i+0x1e4>
 8012b78:	1b80      	subs	r0, r0, r6
 8012b7a:	6060      	str	r0, [r4, #4]
 8012b7c:	6863      	ldr	r3, [r4, #4]
 8012b7e:	6123      	str	r3, [r4, #16]
 8012b80:	2300      	movs	r3, #0
 8012b82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012b86:	e7aa      	b.n	8012ade <_printf_i+0x146>
 8012b88:	6923      	ldr	r3, [r4, #16]
 8012b8a:	4632      	mov	r2, r6
 8012b8c:	4649      	mov	r1, r9
 8012b8e:	4640      	mov	r0, r8
 8012b90:	47d0      	blx	sl
 8012b92:	3001      	adds	r0, #1
 8012b94:	d0ad      	beq.n	8012af2 <_printf_i+0x15a>
 8012b96:	6823      	ldr	r3, [r4, #0]
 8012b98:	079b      	lsls	r3, r3, #30
 8012b9a:	d413      	bmi.n	8012bc4 <_printf_i+0x22c>
 8012b9c:	68e0      	ldr	r0, [r4, #12]
 8012b9e:	9b03      	ldr	r3, [sp, #12]
 8012ba0:	4298      	cmp	r0, r3
 8012ba2:	bfb8      	it	lt
 8012ba4:	4618      	movlt	r0, r3
 8012ba6:	e7a6      	b.n	8012af6 <_printf_i+0x15e>
 8012ba8:	2301      	movs	r3, #1
 8012baa:	4632      	mov	r2, r6
 8012bac:	4649      	mov	r1, r9
 8012bae:	4640      	mov	r0, r8
 8012bb0:	47d0      	blx	sl
 8012bb2:	3001      	adds	r0, #1
 8012bb4:	d09d      	beq.n	8012af2 <_printf_i+0x15a>
 8012bb6:	3501      	adds	r5, #1
 8012bb8:	68e3      	ldr	r3, [r4, #12]
 8012bba:	9903      	ldr	r1, [sp, #12]
 8012bbc:	1a5b      	subs	r3, r3, r1
 8012bbe:	42ab      	cmp	r3, r5
 8012bc0:	dcf2      	bgt.n	8012ba8 <_printf_i+0x210>
 8012bc2:	e7eb      	b.n	8012b9c <_printf_i+0x204>
 8012bc4:	2500      	movs	r5, #0
 8012bc6:	f104 0619 	add.w	r6, r4, #25
 8012bca:	e7f5      	b.n	8012bb8 <_printf_i+0x220>
 8012bcc:	08016379 	.word	0x08016379
 8012bd0:	0801638a 	.word	0x0801638a

08012bd4 <std>:
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	b510      	push	{r4, lr}
 8012bd8:	4604      	mov	r4, r0
 8012bda:	e9c0 3300 	strd	r3, r3, [r0]
 8012bde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012be2:	6083      	str	r3, [r0, #8]
 8012be4:	8181      	strh	r1, [r0, #12]
 8012be6:	6643      	str	r3, [r0, #100]	@ 0x64
 8012be8:	81c2      	strh	r2, [r0, #14]
 8012bea:	6183      	str	r3, [r0, #24]
 8012bec:	4619      	mov	r1, r3
 8012bee:	2208      	movs	r2, #8
 8012bf0:	305c      	adds	r0, #92	@ 0x5c
 8012bf2:	f000 fa7f 	bl	80130f4 <memset>
 8012bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8012c2c <std+0x58>)
 8012bf8:	6263      	str	r3, [r4, #36]	@ 0x24
 8012bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8012c30 <std+0x5c>)
 8012bfc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8012c34 <std+0x60>)
 8012c00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012c02:	4b0d      	ldr	r3, [pc, #52]	@ (8012c38 <std+0x64>)
 8012c04:	6323      	str	r3, [r4, #48]	@ 0x30
 8012c06:	4b0d      	ldr	r3, [pc, #52]	@ (8012c3c <std+0x68>)
 8012c08:	6224      	str	r4, [r4, #32]
 8012c0a:	429c      	cmp	r4, r3
 8012c0c:	d006      	beq.n	8012c1c <std+0x48>
 8012c0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012c12:	4294      	cmp	r4, r2
 8012c14:	d002      	beq.n	8012c1c <std+0x48>
 8012c16:	33d0      	adds	r3, #208	@ 0xd0
 8012c18:	429c      	cmp	r4, r3
 8012c1a:	d105      	bne.n	8012c28 <std+0x54>
 8012c1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8012c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c24:	f000 bb28 	b.w	8013278 <__retarget_lock_init_recursive>
 8012c28:	bd10      	pop	{r4, pc}
 8012c2a:	bf00      	nop
 8012c2c:	08012f41 	.word	0x08012f41
 8012c30:	08012f67 	.word	0x08012f67
 8012c34:	08012f9f 	.word	0x08012f9f
 8012c38:	08012fc3 	.word	0x08012fc3
 8012c3c:	24003e88 	.word	0x24003e88

08012c40 <stdio_exit_handler>:
 8012c40:	4a02      	ldr	r2, [pc, #8]	@ (8012c4c <stdio_exit_handler+0xc>)
 8012c42:	4903      	ldr	r1, [pc, #12]	@ (8012c50 <stdio_exit_handler+0x10>)
 8012c44:	4803      	ldr	r0, [pc, #12]	@ (8012c54 <stdio_exit_handler+0x14>)
 8012c46:	f000 b869 	b.w	8012d1c <_fwalk_sglue>
 8012c4a:	bf00      	nop
 8012c4c:	24000078 	.word	0x24000078
 8012c50:	080152b9 	.word	0x080152b9
 8012c54:	240001f4 	.word	0x240001f4

08012c58 <cleanup_stdio>:
 8012c58:	6841      	ldr	r1, [r0, #4]
 8012c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8012c8c <cleanup_stdio+0x34>)
 8012c5c:	4299      	cmp	r1, r3
 8012c5e:	b510      	push	{r4, lr}
 8012c60:	4604      	mov	r4, r0
 8012c62:	d001      	beq.n	8012c68 <cleanup_stdio+0x10>
 8012c64:	f002 fb28 	bl	80152b8 <_fflush_r>
 8012c68:	68a1      	ldr	r1, [r4, #8]
 8012c6a:	4b09      	ldr	r3, [pc, #36]	@ (8012c90 <cleanup_stdio+0x38>)
 8012c6c:	4299      	cmp	r1, r3
 8012c6e:	d002      	beq.n	8012c76 <cleanup_stdio+0x1e>
 8012c70:	4620      	mov	r0, r4
 8012c72:	f002 fb21 	bl	80152b8 <_fflush_r>
 8012c76:	68e1      	ldr	r1, [r4, #12]
 8012c78:	4b06      	ldr	r3, [pc, #24]	@ (8012c94 <cleanup_stdio+0x3c>)
 8012c7a:	4299      	cmp	r1, r3
 8012c7c:	d004      	beq.n	8012c88 <cleanup_stdio+0x30>
 8012c7e:	4620      	mov	r0, r4
 8012c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c84:	f002 bb18 	b.w	80152b8 <_fflush_r>
 8012c88:	bd10      	pop	{r4, pc}
 8012c8a:	bf00      	nop
 8012c8c:	24003e88 	.word	0x24003e88
 8012c90:	24003ef0 	.word	0x24003ef0
 8012c94:	24003f58 	.word	0x24003f58

08012c98 <global_stdio_init.part.0>:
 8012c98:	b510      	push	{r4, lr}
 8012c9a:	4b0b      	ldr	r3, [pc, #44]	@ (8012cc8 <global_stdio_init.part.0+0x30>)
 8012c9c:	4c0b      	ldr	r4, [pc, #44]	@ (8012ccc <global_stdio_init.part.0+0x34>)
 8012c9e:	4a0c      	ldr	r2, [pc, #48]	@ (8012cd0 <global_stdio_init.part.0+0x38>)
 8012ca0:	601a      	str	r2, [r3, #0]
 8012ca2:	4620      	mov	r0, r4
 8012ca4:	2200      	movs	r2, #0
 8012ca6:	2104      	movs	r1, #4
 8012ca8:	f7ff ff94 	bl	8012bd4 <std>
 8012cac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012cb0:	2201      	movs	r2, #1
 8012cb2:	2109      	movs	r1, #9
 8012cb4:	f7ff ff8e 	bl	8012bd4 <std>
 8012cb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012cbc:	2202      	movs	r2, #2
 8012cbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012cc2:	2112      	movs	r1, #18
 8012cc4:	f7ff bf86 	b.w	8012bd4 <std>
 8012cc8:	24003fc0 	.word	0x24003fc0
 8012ccc:	24003e88 	.word	0x24003e88
 8012cd0:	08012c41 	.word	0x08012c41

08012cd4 <__sfp_lock_acquire>:
 8012cd4:	4801      	ldr	r0, [pc, #4]	@ (8012cdc <__sfp_lock_acquire+0x8>)
 8012cd6:	f000 bad0 	b.w	801327a <__retarget_lock_acquire_recursive>
 8012cda:	bf00      	nop
 8012cdc:	24003fc9 	.word	0x24003fc9

08012ce0 <__sfp_lock_release>:
 8012ce0:	4801      	ldr	r0, [pc, #4]	@ (8012ce8 <__sfp_lock_release+0x8>)
 8012ce2:	f000 bacb 	b.w	801327c <__retarget_lock_release_recursive>
 8012ce6:	bf00      	nop
 8012ce8:	24003fc9 	.word	0x24003fc9

08012cec <__sinit>:
 8012cec:	b510      	push	{r4, lr}
 8012cee:	4604      	mov	r4, r0
 8012cf0:	f7ff fff0 	bl	8012cd4 <__sfp_lock_acquire>
 8012cf4:	6a23      	ldr	r3, [r4, #32]
 8012cf6:	b11b      	cbz	r3, 8012d00 <__sinit+0x14>
 8012cf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012cfc:	f7ff bff0 	b.w	8012ce0 <__sfp_lock_release>
 8012d00:	4b04      	ldr	r3, [pc, #16]	@ (8012d14 <__sinit+0x28>)
 8012d02:	6223      	str	r3, [r4, #32]
 8012d04:	4b04      	ldr	r3, [pc, #16]	@ (8012d18 <__sinit+0x2c>)
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	d1f5      	bne.n	8012cf8 <__sinit+0xc>
 8012d0c:	f7ff ffc4 	bl	8012c98 <global_stdio_init.part.0>
 8012d10:	e7f2      	b.n	8012cf8 <__sinit+0xc>
 8012d12:	bf00      	nop
 8012d14:	08012c59 	.word	0x08012c59
 8012d18:	24003fc0 	.word	0x24003fc0

08012d1c <_fwalk_sglue>:
 8012d1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d20:	4607      	mov	r7, r0
 8012d22:	4688      	mov	r8, r1
 8012d24:	4614      	mov	r4, r2
 8012d26:	2600      	movs	r6, #0
 8012d28:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012d2c:	f1b9 0901 	subs.w	r9, r9, #1
 8012d30:	d505      	bpl.n	8012d3e <_fwalk_sglue+0x22>
 8012d32:	6824      	ldr	r4, [r4, #0]
 8012d34:	2c00      	cmp	r4, #0
 8012d36:	d1f7      	bne.n	8012d28 <_fwalk_sglue+0xc>
 8012d38:	4630      	mov	r0, r6
 8012d3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d3e:	89ab      	ldrh	r3, [r5, #12]
 8012d40:	2b01      	cmp	r3, #1
 8012d42:	d907      	bls.n	8012d54 <_fwalk_sglue+0x38>
 8012d44:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012d48:	3301      	adds	r3, #1
 8012d4a:	d003      	beq.n	8012d54 <_fwalk_sglue+0x38>
 8012d4c:	4629      	mov	r1, r5
 8012d4e:	4638      	mov	r0, r7
 8012d50:	47c0      	blx	r8
 8012d52:	4306      	orrs	r6, r0
 8012d54:	3568      	adds	r5, #104	@ 0x68
 8012d56:	e7e9      	b.n	8012d2c <_fwalk_sglue+0x10>

08012d58 <iprintf>:
 8012d58:	b40f      	push	{r0, r1, r2, r3}
 8012d5a:	b507      	push	{r0, r1, r2, lr}
 8012d5c:	4906      	ldr	r1, [pc, #24]	@ (8012d78 <iprintf+0x20>)
 8012d5e:	ab04      	add	r3, sp, #16
 8012d60:	6808      	ldr	r0, [r1, #0]
 8012d62:	f853 2b04 	ldr.w	r2, [r3], #4
 8012d66:	6881      	ldr	r1, [r0, #8]
 8012d68:	9301      	str	r3, [sp, #4]
 8012d6a:	f001 ffbb 	bl	8014ce4 <_vfiprintf_r>
 8012d6e:	b003      	add	sp, #12
 8012d70:	f85d eb04 	ldr.w	lr, [sp], #4
 8012d74:	b004      	add	sp, #16
 8012d76:	4770      	bx	lr
 8012d78:	240001f0 	.word	0x240001f0

08012d7c <_puts_r>:
 8012d7c:	6a03      	ldr	r3, [r0, #32]
 8012d7e:	b570      	push	{r4, r5, r6, lr}
 8012d80:	6884      	ldr	r4, [r0, #8]
 8012d82:	4605      	mov	r5, r0
 8012d84:	460e      	mov	r6, r1
 8012d86:	b90b      	cbnz	r3, 8012d8c <_puts_r+0x10>
 8012d88:	f7ff ffb0 	bl	8012cec <__sinit>
 8012d8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012d8e:	07db      	lsls	r3, r3, #31
 8012d90:	d405      	bmi.n	8012d9e <_puts_r+0x22>
 8012d92:	89a3      	ldrh	r3, [r4, #12]
 8012d94:	0598      	lsls	r0, r3, #22
 8012d96:	d402      	bmi.n	8012d9e <_puts_r+0x22>
 8012d98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012d9a:	f000 fa6e 	bl	801327a <__retarget_lock_acquire_recursive>
 8012d9e:	89a3      	ldrh	r3, [r4, #12]
 8012da0:	0719      	lsls	r1, r3, #28
 8012da2:	d502      	bpl.n	8012daa <_puts_r+0x2e>
 8012da4:	6923      	ldr	r3, [r4, #16]
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d135      	bne.n	8012e16 <_puts_r+0x9a>
 8012daa:	4621      	mov	r1, r4
 8012dac:	4628      	mov	r0, r5
 8012dae:	f000 f94b 	bl	8013048 <__swsetup_r>
 8012db2:	b380      	cbz	r0, 8012e16 <_puts_r+0x9a>
 8012db4:	f04f 35ff 	mov.w	r5, #4294967295
 8012db8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012dba:	07da      	lsls	r2, r3, #31
 8012dbc:	d405      	bmi.n	8012dca <_puts_r+0x4e>
 8012dbe:	89a3      	ldrh	r3, [r4, #12]
 8012dc0:	059b      	lsls	r3, r3, #22
 8012dc2:	d402      	bmi.n	8012dca <_puts_r+0x4e>
 8012dc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012dc6:	f000 fa59 	bl	801327c <__retarget_lock_release_recursive>
 8012dca:	4628      	mov	r0, r5
 8012dcc:	bd70      	pop	{r4, r5, r6, pc}
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	da04      	bge.n	8012ddc <_puts_r+0x60>
 8012dd2:	69a2      	ldr	r2, [r4, #24]
 8012dd4:	429a      	cmp	r2, r3
 8012dd6:	dc17      	bgt.n	8012e08 <_puts_r+0x8c>
 8012dd8:	290a      	cmp	r1, #10
 8012dda:	d015      	beq.n	8012e08 <_puts_r+0x8c>
 8012ddc:	6823      	ldr	r3, [r4, #0]
 8012dde:	1c5a      	adds	r2, r3, #1
 8012de0:	6022      	str	r2, [r4, #0]
 8012de2:	7019      	strb	r1, [r3, #0]
 8012de4:	68a3      	ldr	r3, [r4, #8]
 8012de6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012dea:	3b01      	subs	r3, #1
 8012dec:	60a3      	str	r3, [r4, #8]
 8012dee:	2900      	cmp	r1, #0
 8012df0:	d1ed      	bne.n	8012dce <_puts_r+0x52>
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	da11      	bge.n	8012e1a <_puts_r+0x9e>
 8012df6:	4622      	mov	r2, r4
 8012df8:	210a      	movs	r1, #10
 8012dfa:	4628      	mov	r0, r5
 8012dfc:	f000 f8e5 	bl	8012fca <__swbuf_r>
 8012e00:	3001      	adds	r0, #1
 8012e02:	d0d7      	beq.n	8012db4 <_puts_r+0x38>
 8012e04:	250a      	movs	r5, #10
 8012e06:	e7d7      	b.n	8012db8 <_puts_r+0x3c>
 8012e08:	4622      	mov	r2, r4
 8012e0a:	4628      	mov	r0, r5
 8012e0c:	f000 f8dd 	bl	8012fca <__swbuf_r>
 8012e10:	3001      	adds	r0, #1
 8012e12:	d1e7      	bne.n	8012de4 <_puts_r+0x68>
 8012e14:	e7ce      	b.n	8012db4 <_puts_r+0x38>
 8012e16:	3e01      	subs	r6, #1
 8012e18:	e7e4      	b.n	8012de4 <_puts_r+0x68>
 8012e1a:	6823      	ldr	r3, [r4, #0]
 8012e1c:	1c5a      	adds	r2, r3, #1
 8012e1e:	6022      	str	r2, [r4, #0]
 8012e20:	220a      	movs	r2, #10
 8012e22:	701a      	strb	r2, [r3, #0]
 8012e24:	e7ee      	b.n	8012e04 <_puts_r+0x88>
	...

08012e28 <puts>:
 8012e28:	4b02      	ldr	r3, [pc, #8]	@ (8012e34 <puts+0xc>)
 8012e2a:	4601      	mov	r1, r0
 8012e2c:	6818      	ldr	r0, [r3, #0]
 8012e2e:	f7ff bfa5 	b.w	8012d7c <_puts_r>
 8012e32:	bf00      	nop
 8012e34:	240001f0 	.word	0x240001f0

08012e38 <sniprintf>:
 8012e38:	b40c      	push	{r2, r3}
 8012e3a:	b530      	push	{r4, r5, lr}
 8012e3c:	4b18      	ldr	r3, [pc, #96]	@ (8012ea0 <sniprintf+0x68>)
 8012e3e:	1e0c      	subs	r4, r1, #0
 8012e40:	681d      	ldr	r5, [r3, #0]
 8012e42:	b09d      	sub	sp, #116	@ 0x74
 8012e44:	da08      	bge.n	8012e58 <sniprintf+0x20>
 8012e46:	238b      	movs	r3, #139	@ 0x8b
 8012e48:	602b      	str	r3, [r5, #0]
 8012e4a:	f04f 30ff 	mov.w	r0, #4294967295
 8012e4e:	b01d      	add	sp, #116	@ 0x74
 8012e50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012e54:	b002      	add	sp, #8
 8012e56:	4770      	bx	lr
 8012e58:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8012e5c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012e60:	f04f 0300 	mov.w	r3, #0
 8012e64:	931b      	str	r3, [sp, #108]	@ 0x6c
 8012e66:	bf14      	ite	ne
 8012e68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012e6c:	4623      	moveq	r3, r4
 8012e6e:	9304      	str	r3, [sp, #16]
 8012e70:	9307      	str	r3, [sp, #28]
 8012e72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012e76:	9002      	str	r0, [sp, #8]
 8012e78:	9006      	str	r0, [sp, #24]
 8012e7a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012e7e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012e80:	ab21      	add	r3, sp, #132	@ 0x84
 8012e82:	a902      	add	r1, sp, #8
 8012e84:	4628      	mov	r0, r5
 8012e86:	9301      	str	r3, [sp, #4]
 8012e88:	f001 fc36 	bl	80146f8 <_svfiprintf_r>
 8012e8c:	1c43      	adds	r3, r0, #1
 8012e8e:	bfbc      	itt	lt
 8012e90:	238b      	movlt	r3, #139	@ 0x8b
 8012e92:	602b      	strlt	r3, [r5, #0]
 8012e94:	2c00      	cmp	r4, #0
 8012e96:	d0da      	beq.n	8012e4e <sniprintf+0x16>
 8012e98:	9b02      	ldr	r3, [sp, #8]
 8012e9a:	2200      	movs	r2, #0
 8012e9c:	701a      	strb	r2, [r3, #0]
 8012e9e:	e7d6      	b.n	8012e4e <sniprintf+0x16>
 8012ea0:	240001f0 	.word	0x240001f0

08012ea4 <siprintf>:
 8012ea4:	b40e      	push	{r1, r2, r3}
 8012ea6:	b510      	push	{r4, lr}
 8012ea8:	b09d      	sub	sp, #116	@ 0x74
 8012eaa:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012eac:	9002      	str	r0, [sp, #8]
 8012eae:	9006      	str	r0, [sp, #24]
 8012eb0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012eb4:	480a      	ldr	r0, [pc, #40]	@ (8012ee0 <siprintf+0x3c>)
 8012eb6:	9107      	str	r1, [sp, #28]
 8012eb8:	9104      	str	r1, [sp, #16]
 8012eba:	490a      	ldr	r1, [pc, #40]	@ (8012ee4 <siprintf+0x40>)
 8012ebc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012ec0:	9105      	str	r1, [sp, #20]
 8012ec2:	2400      	movs	r4, #0
 8012ec4:	a902      	add	r1, sp, #8
 8012ec6:	6800      	ldr	r0, [r0, #0]
 8012ec8:	9301      	str	r3, [sp, #4]
 8012eca:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012ecc:	f001 fc14 	bl	80146f8 <_svfiprintf_r>
 8012ed0:	9b02      	ldr	r3, [sp, #8]
 8012ed2:	701c      	strb	r4, [r3, #0]
 8012ed4:	b01d      	add	sp, #116	@ 0x74
 8012ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012eda:	b003      	add	sp, #12
 8012edc:	4770      	bx	lr
 8012ede:	bf00      	nop
 8012ee0:	240001f0 	.word	0x240001f0
 8012ee4:	ffff0208 	.word	0xffff0208

08012ee8 <siscanf>:
 8012ee8:	b40e      	push	{r1, r2, r3}
 8012eea:	b570      	push	{r4, r5, r6, lr}
 8012eec:	b09d      	sub	sp, #116	@ 0x74
 8012eee:	ac21      	add	r4, sp, #132	@ 0x84
 8012ef0:	2500      	movs	r5, #0
 8012ef2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8012ef6:	f854 6b04 	ldr.w	r6, [r4], #4
 8012efa:	f8ad 2014 	strh.w	r2, [sp, #20]
 8012efe:	951b      	str	r5, [sp, #108]	@ 0x6c
 8012f00:	9002      	str	r0, [sp, #8]
 8012f02:	9006      	str	r0, [sp, #24]
 8012f04:	f7ed fa3c 	bl	8000380 <strlen>
 8012f08:	4b0b      	ldr	r3, [pc, #44]	@ (8012f38 <siscanf+0x50>)
 8012f0a:	9003      	str	r0, [sp, #12]
 8012f0c:	9007      	str	r0, [sp, #28]
 8012f0e:	480b      	ldr	r0, [pc, #44]	@ (8012f3c <siscanf+0x54>)
 8012f10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012f12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012f16:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012f1a:	4632      	mov	r2, r6
 8012f1c:	4623      	mov	r3, r4
 8012f1e:	a902      	add	r1, sp, #8
 8012f20:	6800      	ldr	r0, [r0, #0]
 8012f22:	950f      	str	r5, [sp, #60]	@ 0x3c
 8012f24:	9514      	str	r5, [sp, #80]	@ 0x50
 8012f26:	9401      	str	r4, [sp, #4]
 8012f28:	f001 fd3c 	bl	80149a4 <__ssvfiscanf_r>
 8012f2c:	b01d      	add	sp, #116	@ 0x74
 8012f2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f32:	b003      	add	sp, #12
 8012f34:	4770      	bx	lr
 8012f36:	bf00      	nop
 8012f38:	08012f63 	.word	0x08012f63
 8012f3c:	240001f0 	.word	0x240001f0

08012f40 <__sread>:
 8012f40:	b510      	push	{r4, lr}
 8012f42:	460c      	mov	r4, r1
 8012f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f48:	f000 f938 	bl	80131bc <_read_r>
 8012f4c:	2800      	cmp	r0, #0
 8012f4e:	bfab      	itete	ge
 8012f50:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012f52:	89a3      	ldrhlt	r3, [r4, #12]
 8012f54:	181b      	addge	r3, r3, r0
 8012f56:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012f5a:	bfac      	ite	ge
 8012f5c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012f5e:	81a3      	strhlt	r3, [r4, #12]
 8012f60:	bd10      	pop	{r4, pc}

08012f62 <__seofread>:
 8012f62:	2000      	movs	r0, #0
 8012f64:	4770      	bx	lr

08012f66 <__swrite>:
 8012f66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f6a:	461f      	mov	r7, r3
 8012f6c:	898b      	ldrh	r3, [r1, #12]
 8012f6e:	05db      	lsls	r3, r3, #23
 8012f70:	4605      	mov	r5, r0
 8012f72:	460c      	mov	r4, r1
 8012f74:	4616      	mov	r6, r2
 8012f76:	d505      	bpl.n	8012f84 <__swrite+0x1e>
 8012f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012f7c:	2302      	movs	r3, #2
 8012f7e:	2200      	movs	r2, #0
 8012f80:	f000 f90a 	bl	8013198 <_lseek_r>
 8012f84:	89a3      	ldrh	r3, [r4, #12]
 8012f86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012f8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012f8e:	81a3      	strh	r3, [r4, #12]
 8012f90:	4632      	mov	r2, r6
 8012f92:	463b      	mov	r3, r7
 8012f94:	4628      	mov	r0, r5
 8012f96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012f9a:	f000 b931 	b.w	8013200 <_write_r>

08012f9e <__sseek>:
 8012f9e:	b510      	push	{r4, lr}
 8012fa0:	460c      	mov	r4, r1
 8012fa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fa6:	f000 f8f7 	bl	8013198 <_lseek_r>
 8012faa:	1c43      	adds	r3, r0, #1
 8012fac:	89a3      	ldrh	r3, [r4, #12]
 8012fae:	bf15      	itete	ne
 8012fb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012fb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012fb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8012fba:	81a3      	strheq	r3, [r4, #12]
 8012fbc:	bf18      	it	ne
 8012fbe:	81a3      	strhne	r3, [r4, #12]
 8012fc0:	bd10      	pop	{r4, pc}

08012fc2 <__sclose>:
 8012fc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012fc6:	f000 b8d7 	b.w	8013178 <_close_r>

08012fca <__swbuf_r>:
 8012fca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fcc:	460e      	mov	r6, r1
 8012fce:	4614      	mov	r4, r2
 8012fd0:	4605      	mov	r5, r0
 8012fd2:	b118      	cbz	r0, 8012fdc <__swbuf_r+0x12>
 8012fd4:	6a03      	ldr	r3, [r0, #32]
 8012fd6:	b90b      	cbnz	r3, 8012fdc <__swbuf_r+0x12>
 8012fd8:	f7ff fe88 	bl	8012cec <__sinit>
 8012fdc:	69a3      	ldr	r3, [r4, #24]
 8012fde:	60a3      	str	r3, [r4, #8]
 8012fe0:	89a3      	ldrh	r3, [r4, #12]
 8012fe2:	071a      	lsls	r2, r3, #28
 8012fe4:	d501      	bpl.n	8012fea <__swbuf_r+0x20>
 8012fe6:	6923      	ldr	r3, [r4, #16]
 8012fe8:	b943      	cbnz	r3, 8012ffc <__swbuf_r+0x32>
 8012fea:	4621      	mov	r1, r4
 8012fec:	4628      	mov	r0, r5
 8012fee:	f000 f82b 	bl	8013048 <__swsetup_r>
 8012ff2:	b118      	cbz	r0, 8012ffc <__swbuf_r+0x32>
 8012ff4:	f04f 37ff 	mov.w	r7, #4294967295
 8012ff8:	4638      	mov	r0, r7
 8012ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ffc:	6823      	ldr	r3, [r4, #0]
 8012ffe:	6922      	ldr	r2, [r4, #16]
 8013000:	1a98      	subs	r0, r3, r2
 8013002:	6963      	ldr	r3, [r4, #20]
 8013004:	b2f6      	uxtb	r6, r6
 8013006:	4283      	cmp	r3, r0
 8013008:	4637      	mov	r7, r6
 801300a:	dc05      	bgt.n	8013018 <__swbuf_r+0x4e>
 801300c:	4621      	mov	r1, r4
 801300e:	4628      	mov	r0, r5
 8013010:	f002 f952 	bl	80152b8 <_fflush_r>
 8013014:	2800      	cmp	r0, #0
 8013016:	d1ed      	bne.n	8012ff4 <__swbuf_r+0x2a>
 8013018:	68a3      	ldr	r3, [r4, #8]
 801301a:	3b01      	subs	r3, #1
 801301c:	60a3      	str	r3, [r4, #8]
 801301e:	6823      	ldr	r3, [r4, #0]
 8013020:	1c5a      	adds	r2, r3, #1
 8013022:	6022      	str	r2, [r4, #0]
 8013024:	701e      	strb	r6, [r3, #0]
 8013026:	6962      	ldr	r2, [r4, #20]
 8013028:	1c43      	adds	r3, r0, #1
 801302a:	429a      	cmp	r2, r3
 801302c:	d004      	beq.n	8013038 <__swbuf_r+0x6e>
 801302e:	89a3      	ldrh	r3, [r4, #12]
 8013030:	07db      	lsls	r3, r3, #31
 8013032:	d5e1      	bpl.n	8012ff8 <__swbuf_r+0x2e>
 8013034:	2e0a      	cmp	r6, #10
 8013036:	d1df      	bne.n	8012ff8 <__swbuf_r+0x2e>
 8013038:	4621      	mov	r1, r4
 801303a:	4628      	mov	r0, r5
 801303c:	f002 f93c 	bl	80152b8 <_fflush_r>
 8013040:	2800      	cmp	r0, #0
 8013042:	d0d9      	beq.n	8012ff8 <__swbuf_r+0x2e>
 8013044:	e7d6      	b.n	8012ff4 <__swbuf_r+0x2a>
	...

08013048 <__swsetup_r>:
 8013048:	b538      	push	{r3, r4, r5, lr}
 801304a:	4b29      	ldr	r3, [pc, #164]	@ (80130f0 <__swsetup_r+0xa8>)
 801304c:	4605      	mov	r5, r0
 801304e:	6818      	ldr	r0, [r3, #0]
 8013050:	460c      	mov	r4, r1
 8013052:	b118      	cbz	r0, 801305c <__swsetup_r+0x14>
 8013054:	6a03      	ldr	r3, [r0, #32]
 8013056:	b90b      	cbnz	r3, 801305c <__swsetup_r+0x14>
 8013058:	f7ff fe48 	bl	8012cec <__sinit>
 801305c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013060:	0719      	lsls	r1, r3, #28
 8013062:	d422      	bmi.n	80130aa <__swsetup_r+0x62>
 8013064:	06da      	lsls	r2, r3, #27
 8013066:	d407      	bmi.n	8013078 <__swsetup_r+0x30>
 8013068:	2209      	movs	r2, #9
 801306a:	602a      	str	r2, [r5, #0]
 801306c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013070:	81a3      	strh	r3, [r4, #12]
 8013072:	f04f 30ff 	mov.w	r0, #4294967295
 8013076:	e033      	b.n	80130e0 <__swsetup_r+0x98>
 8013078:	0758      	lsls	r0, r3, #29
 801307a:	d512      	bpl.n	80130a2 <__swsetup_r+0x5a>
 801307c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801307e:	b141      	cbz	r1, 8013092 <__swsetup_r+0x4a>
 8013080:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013084:	4299      	cmp	r1, r3
 8013086:	d002      	beq.n	801308e <__swsetup_r+0x46>
 8013088:	4628      	mov	r0, r5
 801308a:	f000 feef 	bl	8013e6c <_free_r>
 801308e:	2300      	movs	r3, #0
 8013090:	6363      	str	r3, [r4, #52]	@ 0x34
 8013092:	89a3      	ldrh	r3, [r4, #12]
 8013094:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013098:	81a3      	strh	r3, [r4, #12]
 801309a:	2300      	movs	r3, #0
 801309c:	6063      	str	r3, [r4, #4]
 801309e:	6923      	ldr	r3, [r4, #16]
 80130a0:	6023      	str	r3, [r4, #0]
 80130a2:	89a3      	ldrh	r3, [r4, #12]
 80130a4:	f043 0308 	orr.w	r3, r3, #8
 80130a8:	81a3      	strh	r3, [r4, #12]
 80130aa:	6923      	ldr	r3, [r4, #16]
 80130ac:	b94b      	cbnz	r3, 80130c2 <__swsetup_r+0x7a>
 80130ae:	89a3      	ldrh	r3, [r4, #12]
 80130b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80130b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80130b8:	d003      	beq.n	80130c2 <__swsetup_r+0x7a>
 80130ba:	4621      	mov	r1, r4
 80130bc:	4628      	mov	r0, r5
 80130be:	f002 f949 	bl	8015354 <__smakebuf_r>
 80130c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130c6:	f013 0201 	ands.w	r2, r3, #1
 80130ca:	d00a      	beq.n	80130e2 <__swsetup_r+0x9a>
 80130cc:	2200      	movs	r2, #0
 80130ce:	60a2      	str	r2, [r4, #8]
 80130d0:	6962      	ldr	r2, [r4, #20]
 80130d2:	4252      	negs	r2, r2
 80130d4:	61a2      	str	r2, [r4, #24]
 80130d6:	6922      	ldr	r2, [r4, #16]
 80130d8:	b942      	cbnz	r2, 80130ec <__swsetup_r+0xa4>
 80130da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80130de:	d1c5      	bne.n	801306c <__swsetup_r+0x24>
 80130e0:	bd38      	pop	{r3, r4, r5, pc}
 80130e2:	0799      	lsls	r1, r3, #30
 80130e4:	bf58      	it	pl
 80130e6:	6962      	ldrpl	r2, [r4, #20]
 80130e8:	60a2      	str	r2, [r4, #8]
 80130ea:	e7f4      	b.n	80130d6 <__swsetup_r+0x8e>
 80130ec:	2000      	movs	r0, #0
 80130ee:	e7f7      	b.n	80130e0 <__swsetup_r+0x98>
 80130f0:	240001f0 	.word	0x240001f0

080130f4 <memset>:
 80130f4:	4402      	add	r2, r0
 80130f6:	4603      	mov	r3, r0
 80130f8:	4293      	cmp	r3, r2
 80130fa:	d100      	bne.n	80130fe <memset+0xa>
 80130fc:	4770      	bx	lr
 80130fe:	f803 1b01 	strb.w	r1, [r3], #1
 8013102:	e7f9      	b.n	80130f8 <memset+0x4>

08013104 <strchr>:
 8013104:	b2c9      	uxtb	r1, r1
 8013106:	4603      	mov	r3, r0
 8013108:	4618      	mov	r0, r3
 801310a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801310e:	b112      	cbz	r2, 8013116 <strchr+0x12>
 8013110:	428a      	cmp	r2, r1
 8013112:	d1f9      	bne.n	8013108 <strchr+0x4>
 8013114:	4770      	bx	lr
 8013116:	2900      	cmp	r1, #0
 8013118:	bf18      	it	ne
 801311a:	2000      	movne	r0, #0
 801311c:	4770      	bx	lr

0801311e <strncpy>:
 801311e:	b510      	push	{r4, lr}
 8013120:	3901      	subs	r1, #1
 8013122:	4603      	mov	r3, r0
 8013124:	b132      	cbz	r2, 8013134 <strncpy+0x16>
 8013126:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801312a:	f803 4b01 	strb.w	r4, [r3], #1
 801312e:	3a01      	subs	r2, #1
 8013130:	2c00      	cmp	r4, #0
 8013132:	d1f7      	bne.n	8013124 <strncpy+0x6>
 8013134:	441a      	add	r2, r3
 8013136:	2100      	movs	r1, #0
 8013138:	4293      	cmp	r3, r2
 801313a:	d100      	bne.n	801313e <strncpy+0x20>
 801313c:	bd10      	pop	{r4, pc}
 801313e:	f803 1b01 	strb.w	r1, [r3], #1
 8013142:	e7f9      	b.n	8013138 <strncpy+0x1a>

08013144 <strstr>:
 8013144:	780a      	ldrb	r2, [r1, #0]
 8013146:	b570      	push	{r4, r5, r6, lr}
 8013148:	b96a      	cbnz	r2, 8013166 <strstr+0x22>
 801314a:	bd70      	pop	{r4, r5, r6, pc}
 801314c:	429a      	cmp	r2, r3
 801314e:	d109      	bne.n	8013164 <strstr+0x20>
 8013150:	460c      	mov	r4, r1
 8013152:	4605      	mov	r5, r0
 8013154:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8013158:	2b00      	cmp	r3, #0
 801315a:	d0f6      	beq.n	801314a <strstr+0x6>
 801315c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8013160:	429e      	cmp	r6, r3
 8013162:	d0f7      	beq.n	8013154 <strstr+0x10>
 8013164:	3001      	adds	r0, #1
 8013166:	7803      	ldrb	r3, [r0, #0]
 8013168:	2b00      	cmp	r3, #0
 801316a:	d1ef      	bne.n	801314c <strstr+0x8>
 801316c:	4618      	mov	r0, r3
 801316e:	e7ec      	b.n	801314a <strstr+0x6>

08013170 <_localeconv_r>:
 8013170:	4800      	ldr	r0, [pc, #0]	@ (8013174 <_localeconv_r+0x4>)
 8013172:	4770      	bx	lr
 8013174:	24000174 	.word	0x24000174

08013178 <_close_r>:
 8013178:	b538      	push	{r3, r4, r5, lr}
 801317a:	4d06      	ldr	r5, [pc, #24]	@ (8013194 <_close_r+0x1c>)
 801317c:	2300      	movs	r3, #0
 801317e:	4604      	mov	r4, r0
 8013180:	4608      	mov	r0, r1
 8013182:	602b      	str	r3, [r5, #0]
 8013184:	f7f2 fe40 	bl	8005e08 <_close>
 8013188:	1c43      	adds	r3, r0, #1
 801318a:	d102      	bne.n	8013192 <_close_r+0x1a>
 801318c:	682b      	ldr	r3, [r5, #0]
 801318e:	b103      	cbz	r3, 8013192 <_close_r+0x1a>
 8013190:	6023      	str	r3, [r4, #0]
 8013192:	bd38      	pop	{r3, r4, r5, pc}
 8013194:	24003fc4 	.word	0x24003fc4

08013198 <_lseek_r>:
 8013198:	b538      	push	{r3, r4, r5, lr}
 801319a:	4d07      	ldr	r5, [pc, #28]	@ (80131b8 <_lseek_r+0x20>)
 801319c:	4604      	mov	r4, r0
 801319e:	4608      	mov	r0, r1
 80131a0:	4611      	mov	r1, r2
 80131a2:	2200      	movs	r2, #0
 80131a4:	602a      	str	r2, [r5, #0]
 80131a6:	461a      	mov	r2, r3
 80131a8:	f7f2 fe55 	bl	8005e56 <_lseek>
 80131ac:	1c43      	adds	r3, r0, #1
 80131ae:	d102      	bne.n	80131b6 <_lseek_r+0x1e>
 80131b0:	682b      	ldr	r3, [r5, #0]
 80131b2:	b103      	cbz	r3, 80131b6 <_lseek_r+0x1e>
 80131b4:	6023      	str	r3, [r4, #0]
 80131b6:	bd38      	pop	{r3, r4, r5, pc}
 80131b8:	24003fc4 	.word	0x24003fc4

080131bc <_read_r>:
 80131bc:	b538      	push	{r3, r4, r5, lr}
 80131be:	4d07      	ldr	r5, [pc, #28]	@ (80131dc <_read_r+0x20>)
 80131c0:	4604      	mov	r4, r0
 80131c2:	4608      	mov	r0, r1
 80131c4:	4611      	mov	r1, r2
 80131c6:	2200      	movs	r2, #0
 80131c8:	602a      	str	r2, [r5, #0]
 80131ca:	461a      	mov	r2, r3
 80131cc:	f7f2 fdff 	bl	8005dce <_read>
 80131d0:	1c43      	adds	r3, r0, #1
 80131d2:	d102      	bne.n	80131da <_read_r+0x1e>
 80131d4:	682b      	ldr	r3, [r5, #0]
 80131d6:	b103      	cbz	r3, 80131da <_read_r+0x1e>
 80131d8:	6023      	str	r3, [r4, #0]
 80131da:	bd38      	pop	{r3, r4, r5, pc}
 80131dc:	24003fc4 	.word	0x24003fc4

080131e0 <_sbrk_r>:
 80131e0:	b538      	push	{r3, r4, r5, lr}
 80131e2:	4d06      	ldr	r5, [pc, #24]	@ (80131fc <_sbrk_r+0x1c>)
 80131e4:	2300      	movs	r3, #0
 80131e6:	4604      	mov	r4, r0
 80131e8:	4608      	mov	r0, r1
 80131ea:	602b      	str	r3, [r5, #0]
 80131ec:	f7f2 fe40 	bl	8005e70 <_sbrk>
 80131f0:	1c43      	adds	r3, r0, #1
 80131f2:	d102      	bne.n	80131fa <_sbrk_r+0x1a>
 80131f4:	682b      	ldr	r3, [r5, #0]
 80131f6:	b103      	cbz	r3, 80131fa <_sbrk_r+0x1a>
 80131f8:	6023      	str	r3, [r4, #0]
 80131fa:	bd38      	pop	{r3, r4, r5, pc}
 80131fc:	24003fc4 	.word	0x24003fc4

08013200 <_write_r>:
 8013200:	b538      	push	{r3, r4, r5, lr}
 8013202:	4d07      	ldr	r5, [pc, #28]	@ (8013220 <_write_r+0x20>)
 8013204:	4604      	mov	r4, r0
 8013206:	4608      	mov	r0, r1
 8013208:	4611      	mov	r1, r2
 801320a:	2200      	movs	r2, #0
 801320c:	602a      	str	r2, [r5, #0]
 801320e:	461a      	mov	r2, r3
 8013210:	f7f2 fa0c 	bl	800562c <_write>
 8013214:	1c43      	adds	r3, r0, #1
 8013216:	d102      	bne.n	801321e <_write_r+0x1e>
 8013218:	682b      	ldr	r3, [r5, #0]
 801321a:	b103      	cbz	r3, 801321e <_write_r+0x1e>
 801321c:	6023      	str	r3, [r4, #0]
 801321e:	bd38      	pop	{r3, r4, r5, pc}
 8013220:	24003fc4 	.word	0x24003fc4

08013224 <__errno>:
 8013224:	4b01      	ldr	r3, [pc, #4]	@ (801322c <__errno+0x8>)
 8013226:	6818      	ldr	r0, [r3, #0]
 8013228:	4770      	bx	lr
 801322a:	bf00      	nop
 801322c:	240001f0 	.word	0x240001f0

08013230 <__libc_init_array>:
 8013230:	b570      	push	{r4, r5, r6, lr}
 8013232:	4d0d      	ldr	r5, [pc, #52]	@ (8013268 <__libc_init_array+0x38>)
 8013234:	4c0d      	ldr	r4, [pc, #52]	@ (801326c <__libc_init_array+0x3c>)
 8013236:	1b64      	subs	r4, r4, r5
 8013238:	10a4      	asrs	r4, r4, #2
 801323a:	2600      	movs	r6, #0
 801323c:	42a6      	cmp	r6, r4
 801323e:	d109      	bne.n	8013254 <__libc_init_array+0x24>
 8013240:	4d0b      	ldr	r5, [pc, #44]	@ (8013270 <__libc_init_array+0x40>)
 8013242:	4c0c      	ldr	r4, [pc, #48]	@ (8013274 <__libc_init_array+0x44>)
 8013244:	f002 faee 	bl	8015824 <_init>
 8013248:	1b64      	subs	r4, r4, r5
 801324a:	10a4      	asrs	r4, r4, #2
 801324c:	2600      	movs	r6, #0
 801324e:	42a6      	cmp	r6, r4
 8013250:	d105      	bne.n	801325e <__libc_init_array+0x2e>
 8013252:	bd70      	pop	{r4, r5, r6, pc}
 8013254:	f855 3b04 	ldr.w	r3, [r5], #4
 8013258:	4798      	blx	r3
 801325a:	3601      	adds	r6, #1
 801325c:	e7ee      	b.n	801323c <__libc_init_array+0xc>
 801325e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013262:	4798      	blx	r3
 8013264:	3601      	adds	r6, #1
 8013266:	e7f2      	b.n	801324e <__libc_init_array+0x1e>
 8013268:	080165f8 	.word	0x080165f8
 801326c:	080165f8 	.word	0x080165f8
 8013270:	080165f8 	.word	0x080165f8
 8013274:	080165fc 	.word	0x080165fc

08013278 <__retarget_lock_init_recursive>:
 8013278:	4770      	bx	lr

0801327a <__retarget_lock_acquire_recursive>:
 801327a:	4770      	bx	lr

0801327c <__retarget_lock_release_recursive>:
 801327c:	4770      	bx	lr

0801327e <memcpy>:
 801327e:	440a      	add	r2, r1
 8013280:	4291      	cmp	r1, r2
 8013282:	f100 33ff 	add.w	r3, r0, #4294967295
 8013286:	d100      	bne.n	801328a <memcpy+0xc>
 8013288:	4770      	bx	lr
 801328a:	b510      	push	{r4, lr}
 801328c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013290:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013294:	4291      	cmp	r1, r2
 8013296:	d1f9      	bne.n	801328c <memcpy+0xe>
 8013298:	bd10      	pop	{r4, pc}

0801329a <quorem>:
 801329a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801329e:	6903      	ldr	r3, [r0, #16]
 80132a0:	690c      	ldr	r4, [r1, #16]
 80132a2:	42a3      	cmp	r3, r4
 80132a4:	4607      	mov	r7, r0
 80132a6:	db7e      	blt.n	80133a6 <quorem+0x10c>
 80132a8:	3c01      	subs	r4, #1
 80132aa:	f101 0814 	add.w	r8, r1, #20
 80132ae:	00a3      	lsls	r3, r4, #2
 80132b0:	f100 0514 	add.w	r5, r0, #20
 80132b4:	9300      	str	r3, [sp, #0]
 80132b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80132ba:	9301      	str	r3, [sp, #4]
 80132bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80132c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80132c4:	3301      	adds	r3, #1
 80132c6:	429a      	cmp	r2, r3
 80132c8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80132cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80132d0:	d32e      	bcc.n	8013330 <quorem+0x96>
 80132d2:	f04f 0a00 	mov.w	sl, #0
 80132d6:	46c4      	mov	ip, r8
 80132d8:	46ae      	mov	lr, r5
 80132da:	46d3      	mov	fp, sl
 80132dc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80132e0:	b298      	uxth	r0, r3
 80132e2:	fb06 a000 	mla	r0, r6, r0, sl
 80132e6:	0c02      	lsrs	r2, r0, #16
 80132e8:	0c1b      	lsrs	r3, r3, #16
 80132ea:	fb06 2303 	mla	r3, r6, r3, r2
 80132ee:	f8de 2000 	ldr.w	r2, [lr]
 80132f2:	b280      	uxth	r0, r0
 80132f4:	b292      	uxth	r2, r2
 80132f6:	1a12      	subs	r2, r2, r0
 80132f8:	445a      	add	r2, fp
 80132fa:	f8de 0000 	ldr.w	r0, [lr]
 80132fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013302:	b29b      	uxth	r3, r3
 8013304:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013308:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801330c:	b292      	uxth	r2, r2
 801330e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013312:	45e1      	cmp	r9, ip
 8013314:	f84e 2b04 	str.w	r2, [lr], #4
 8013318:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801331c:	d2de      	bcs.n	80132dc <quorem+0x42>
 801331e:	9b00      	ldr	r3, [sp, #0]
 8013320:	58eb      	ldr	r3, [r5, r3]
 8013322:	b92b      	cbnz	r3, 8013330 <quorem+0x96>
 8013324:	9b01      	ldr	r3, [sp, #4]
 8013326:	3b04      	subs	r3, #4
 8013328:	429d      	cmp	r5, r3
 801332a:	461a      	mov	r2, r3
 801332c:	d32f      	bcc.n	801338e <quorem+0xf4>
 801332e:	613c      	str	r4, [r7, #16]
 8013330:	4638      	mov	r0, r7
 8013332:	f001 f869 	bl	8014408 <__mcmp>
 8013336:	2800      	cmp	r0, #0
 8013338:	db25      	blt.n	8013386 <quorem+0xec>
 801333a:	4629      	mov	r1, r5
 801333c:	2000      	movs	r0, #0
 801333e:	f858 2b04 	ldr.w	r2, [r8], #4
 8013342:	f8d1 c000 	ldr.w	ip, [r1]
 8013346:	fa1f fe82 	uxth.w	lr, r2
 801334a:	fa1f f38c 	uxth.w	r3, ip
 801334e:	eba3 030e 	sub.w	r3, r3, lr
 8013352:	4403      	add	r3, r0
 8013354:	0c12      	lsrs	r2, r2, #16
 8013356:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801335a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801335e:	b29b      	uxth	r3, r3
 8013360:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013364:	45c1      	cmp	r9, r8
 8013366:	f841 3b04 	str.w	r3, [r1], #4
 801336a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801336e:	d2e6      	bcs.n	801333e <quorem+0xa4>
 8013370:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013374:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013378:	b922      	cbnz	r2, 8013384 <quorem+0xea>
 801337a:	3b04      	subs	r3, #4
 801337c:	429d      	cmp	r5, r3
 801337e:	461a      	mov	r2, r3
 8013380:	d30b      	bcc.n	801339a <quorem+0x100>
 8013382:	613c      	str	r4, [r7, #16]
 8013384:	3601      	adds	r6, #1
 8013386:	4630      	mov	r0, r6
 8013388:	b003      	add	sp, #12
 801338a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801338e:	6812      	ldr	r2, [r2, #0]
 8013390:	3b04      	subs	r3, #4
 8013392:	2a00      	cmp	r2, #0
 8013394:	d1cb      	bne.n	801332e <quorem+0x94>
 8013396:	3c01      	subs	r4, #1
 8013398:	e7c6      	b.n	8013328 <quorem+0x8e>
 801339a:	6812      	ldr	r2, [r2, #0]
 801339c:	3b04      	subs	r3, #4
 801339e:	2a00      	cmp	r2, #0
 80133a0:	d1ef      	bne.n	8013382 <quorem+0xe8>
 80133a2:	3c01      	subs	r4, #1
 80133a4:	e7ea      	b.n	801337c <quorem+0xe2>
 80133a6:	2000      	movs	r0, #0
 80133a8:	e7ee      	b.n	8013388 <quorem+0xee>
 80133aa:	0000      	movs	r0, r0
 80133ac:	0000      	movs	r0, r0
	...

080133b0 <_dtoa_r>:
 80133b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133b4:	ed2d 8b02 	vpush	{d8}
 80133b8:	69c7      	ldr	r7, [r0, #28]
 80133ba:	b091      	sub	sp, #68	@ 0x44
 80133bc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80133c0:	ec55 4b10 	vmov	r4, r5, d0
 80133c4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80133c6:	9107      	str	r1, [sp, #28]
 80133c8:	4681      	mov	r9, r0
 80133ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80133cc:	930d      	str	r3, [sp, #52]	@ 0x34
 80133ce:	b97f      	cbnz	r7, 80133f0 <_dtoa_r+0x40>
 80133d0:	2010      	movs	r0, #16
 80133d2:	f7fe fed7 	bl	8012184 <malloc>
 80133d6:	4602      	mov	r2, r0
 80133d8:	f8c9 001c 	str.w	r0, [r9, #28]
 80133dc:	b920      	cbnz	r0, 80133e8 <_dtoa_r+0x38>
 80133de:	4ba0      	ldr	r3, [pc, #640]	@ (8013660 <_dtoa_r+0x2b0>)
 80133e0:	21ef      	movs	r1, #239	@ 0xef
 80133e2:	48a0      	ldr	r0, [pc, #640]	@ (8013664 <_dtoa_r+0x2b4>)
 80133e4:	f002 f8a2 	bl	801552c <__assert_func>
 80133e8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80133ec:	6007      	str	r7, [r0, #0]
 80133ee:	60c7      	str	r7, [r0, #12]
 80133f0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80133f4:	6819      	ldr	r1, [r3, #0]
 80133f6:	b159      	cbz	r1, 8013410 <_dtoa_r+0x60>
 80133f8:	685a      	ldr	r2, [r3, #4]
 80133fa:	604a      	str	r2, [r1, #4]
 80133fc:	2301      	movs	r3, #1
 80133fe:	4093      	lsls	r3, r2
 8013400:	608b      	str	r3, [r1, #8]
 8013402:	4648      	mov	r0, r9
 8013404:	f000 fdce 	bl	8013fa4 <_Bfree>
 8013408:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801340c:	2200      	movs	r2, #0
 801340e:	601a      	str	r2, [r3, #0]
 8013410:	1e2b      	subs	r3, r5, #0
 8013412:	bfbb      	ittet	lt
 8013414:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013418:	9303      	strlt	r3, [sp, #12]
 801341a:	2300      	movge	r3, #0
 801341c:	2201      	movlt	r2, #1
 801341e:	bfac      	ite	ge
 8013420:	6033      	strge	r3, [r6, #0]
 8013422:	6032      	strlt	r2, [r6, #0]
 8013424:	4b90      	ldr	r3, [pc, #576]	@ (8013668 <_dtoa_r+0x2b8>)
 8013426:	9e03      	ldr	r6, [sp, #12]
 8013428:	43b3      	bics	r3, r6
 801342a:	d110      	bne.n	801344e <_dtoa_r+0x9e>
 801342c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801342e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013432:	6013      	str	r3, [r2, #0]
 8013434:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8013438:	4323      	orrs	r3, r4
 801343a:	f000 84e6 	beq.w	8013e0a <_dtoa_r+0xa5a>
 801343e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013440:	4f8a      	ldr	r7, [pc, #552]	@ (801366c <_dtoa_r+0x2bc>)
 8013442:	2b00      	cmp	r3, #0
 8013444:	f000 84e8 	beq.w	8013e18 <_dtoa_r+0xa68>
 8013448:	1cfb      	adds	r3, r7, #3
 801344a:	f000 bce3 	b.w	8013e14 <_dtoa_r+0xa64>
 801344e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8013452:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801345a:	d10a      	bne.n	8013472 <_dtoa_r+0xc2>
 801345c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801345e:	2301      	movs	r3, #1
 8013460:	6013      	str	r3, [r2, #0]
 8013462:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013464:	b113      	cbz	r3, 801346c <_dtoa_r+0xbc>
 8013466:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013468:	4b81      	ldr	r3, [pc, #516]	@ (8013670 <_dtoa_r+0x2c0>)
 801346a:	6013      	str	r3, [r2, #0]
 801346c:	4f81      	ldr	r7, [pc, #516]	@ (8013674 <_dtoa_r+0x2c4>)
 801346e:	f000 bcd3 	b.w	8013e18 <_dtoa_r+0xa68>
 8013472:	aa0e      	add	r2, sp, #56	@ 0x38
 8013474:	a90f      	add	r1, sp, #60	@ 0x3c
 8013476:	4648      	mov	r0, r9
 8013478:	eeb0 0b48 	vmov.f64	d0, d8
 801347c:	f001 f874 	bl	8014568 <__d2b>
 8013480:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8013484:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013486:	9001      	str	r0, [sp, #4]
 8013488:	2b00      	cmp	r3, #0
 801348a:	d045      	beq.n	8013518 <_dtoa_r+0x168>
 801348c:	eeb0 7b48 	vmov.f64	d7, d8
 8013490:	ee18 1a90 	vmov	r1, s17
 8013494:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013498:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801349c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80134a0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80134a4:	2500      	movs	r5, #0
 80134a6:	ee07 1a90 	vmov	s15, r1
 80134aa:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80134ae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013648 <_dtoa_r+0x298>
 80134b2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80134b6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013650 <_dtoa_r+0x2a0>
 80134ba:	eea7 6b05 	vfma.f64	d6, d7, d5
 80134be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013658 <_dtoa_r+0x2a8>
 80134c2:	ee07 3a90 	vmov	s15, r3
 80134c6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80134ca:	eeb0 7b46 	vmov.f64	d7, d6
 80134ce:	eea4 7b05 	vfma.f64	d7, d4, d5
 80134d2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80134d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80134da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134de:	ee16 8a90 	vmov	r8, s13
 80134e2:	d508      	bpl.n	80134f6 <_dtoa_r+0x146>
 80134e4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80134e8:	eeb4 6b47 	vcmp.f64	d6, d7
 80134ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134f0:	bf18      	it	ne
 80134f2:	f108 38ff 	addne.w	r8, r8, #4294967295
 80134f6:	f1b8 0f16 	cmp.w	r8, #22
 80134fa:	d82b      	bhi.n	8013554 <_dtoa_r+0x1a4>
 80134fc:	495e      	ldr	r1, [pc, #376]	@ (8013678 <_dtoa_r+0x2c8>)
 80134fe:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8013502:	ed91 7b00 	vldr	d7, [r1]
 8013506:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801350a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801350e:	d501      	bpl.n	8013514 <_dtoa_r+0x164>
 8013510:	f108 38ff 	add.w	r8, r8, #4294967295
 8013514:	2100      	movs	r1, #0
 8013516:	e01e      	b.n	8013556 <_dtoa_r+0x1a6>
 8013518:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801351a:	4413      	add	r3, r2
 801351c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8013520:	2920      	cmp	r1, #32
 8013522:	bfc1      	itttt	gt
 8013524:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8013528:	408e      	lslgt	r6, r1
 801352a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801352e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8013532:	bfd6      	itet	le
 8013534:	f1c1 0120 	rsble	r1, r1, #32
 8013538:	4331      	orrgt	r1, r6
 801353a:	fa04 f101 	lslle.w	r1, r4, r1
 801353e:	ee07 1a90 	vmov	s15, r1
 8013542:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013546:	3b01      	subs	r3, #1
 8013548:	ee17 1a90 	vmov	r1, s15
 801354c:	2501      	movs	r5, #1
 801354e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8013552:	e7a8      	b.n	80134a6 <_dtoa_r+0xf6>
 8013554:	2101      	movs	r1, #1
 8013556:	1ad2      	subs	r2, r2, r3
 8013558:	1e53      	subs	r3, r2, #1
 801355a:	9306      	str	r3, [sp, #24]
 801355c:	bf45      	ittet	mi
 801355e:	f1c2 0301 	rsbmi	r3, r2, #1
 8013562:	9304      	strmi	r3, [sp, #16]
 8013564:	2300      	movpl	r3, #0
 8013566:	2300      	movmi	r3, #0
 8013568:	bf4c      	ite	mi
 801356a:	9306      	strmi	r3, [sp, #24]
 801356c:	9304      	strpl	r3, [sp, #16]
 801356e:	f1b8 0f00 	cmp.w	r8, #0
 8013572:	910c      	str	r1, [sp, #48]	@ 0x30
 8013574:	db18      	blt.n	80135a8 <_dtoa_r+0x1f8>
 8013576:	9b06      	ldr	r3, [sp, #24]
 8013578:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801357c:	4443      	add	r3, r8
 801357e:	9306      	str	r3, [sp, #24]
 8013580:	2300      	movs	r3, #0
 8013582:	9a07      	ldr	r2, [sp, #28]
 8013584:	2a09      	cmp	r2, #9
 8013586:	d845      	bhi.n	8013614 <_dtoa_r+0x264>
 8013588:	2a05      	cmp	r2, #5
 801358a:	bfc4      	itt	gt
 801358c:	3a04      	subgt	r2, #4
 801358e:	9207      	strgt	r2, [sp, #28]
 8013590:	9a07      	ldr	r2, [sp, #28]
 8013592:	f1a2 0202 	sub.w	r2, r2, #2
 8013596:	bfcc      	ite	gt
 8013598:	2400      	movgt	r4, #0
 801359a:	2401      	movle	r4, #1
 801359c:	2a03      	cmp	r2, #3
 801359e:	d844      	bhi.n	801362a <_dtoa_r+0x27a>
 80135a0:	e8df f002 	tbb	[pc, r2]
 80135a4:	0b173634 	.word	0x0b173634
 80135a8:	9b04      	ldr	r3, [sp, #16]
 80135aa:	2200      	movs	r2, #0
 80135ac:	eba3 0308 	sub.w	r3, r3, r8
 80135b0:	9304      	str	r3, [sp, #16]
 80135b2:	920a      	str	r2, [sp, #40]	@ 0x28
 80135b4:	f1c8 0300 	rsb	r3, r8, #0
 80135b8:	e7e3      	b.n	8013582 <_dtoa_r+0x1d2>
 80135ba:	2201      	movs	r2, #1
 80135bc:	9208      	str	r2, [sp, #32]
 80135be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80135c0:	eb08 0b02 	add.w	fp, r8, r2
 80135c4:	f10b 0a01 	add.w	sl, fp, #1
 80135c8:	4652      	mov	r2, sl
 80135ca:	2a01      	cmp	r2, #1
 80135cc:	bfb8      	it	lt
 80135ce:	2201      	movlt	r2, #1
 80135d0:	e006      	b.n	80135e0 <_dtoa_r+0x230>
 80135d2:	2201      	movs	r2, #1
 80135d4:	9208      	str	r2, [sp, #32]
 80135d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80135d8:	2a00      	cmp	r2, #0
 80135da:	dd29      	ble.n	8013630 <_dtoa_r+0x280>
 80135dc:	4693      	mov	fp, r2
 80135de:	4692      	mov	sl, r2
 80135e0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80135e4:	2100      	movs	r1, #0
 80135e6:	2004      	movs	r0, #4
 80135e8:	f100 0614 	add.w	r6, r0, #20
 80135ec:	4296      	cmp	r6, r2
 80135ee:	d926      	bls.n	801363e <_dtoa_r+0x28e>
 80135f0:	6079      	str	r1, [r7, #4]
 80135f2:	4648      	mov	r0, r9
 80135f4:	9305      	str	r3, [sp, #20]
 80135f6:	f000 fc95 	bl	8013f24 <_Balloc>
 80135fa:	9b05      	ldr	r3, [sp, #20]
 80135fc:	4607      	mov	r7, r0
 80135fe:	2800      	cmp	r0, #0
 8013600:	d13e      	bne.n	8013680 <_dtoa_r+0x2d0>
 8013602:	4b1e      	ldr	r3, [pc, #120]	@ (801367c <_dtoa_r+0x2cc>)
 8013604:	4602      	mov	r2, r0
 8013606:	f240 11af 	movw	r1, #431	@ 0x1af
 801360a:	e6ea      	b.n	80133e2 <_dtoa_r+0x32>
 801360c:	2200      	movs	r2, #0
 801360e:	e7e1      	b.n	80135d4 <_dtoa_r+0x224>
 8013610:	2200      	movs	r2, #0
 8013612:	e7d3      	b.n	80135bc <_dtoa_r+0x20c>
 8013614:	2401      	movs	r4, #1
 8013616:	2200      	movs	r2, #0
 8013618:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801361c:	f04f 3bff 	mov.w	fp, #4294967295
 8013620:	2100      	movs	r1, #0
 8013622:	46da      	mov	sl, fp
 8013624:	2212      	movs	r2, #18
 8013626:	9109      	str	r1, [sp, #36]	@ 0x24
 8013628:	e7da      	b.n	80135e0 <_dtoa_r+0x230>
 801362a:	2201      	movs	r2, #1
 801362c:	9208      	str	r2, [sp, #32]
 801362e:	e7f5      	b.n	801361c <_dtoa_r+0x26c>
 8013630:	f04f 0b01 	mov.w	fp, #1
 8013634:	46da      	mov	sl, fp
 8013636:	465a      	mov	r2, fp
 8013638:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801363c:	e7d0      	b.n	80135e0 <_dtoa_r+0x230>
 801363e:	3101      	adds	r1, #1
 8013640:	0040      	lsls	r0, r0, #1
 8013642:	e7d1      	b.n	80135e8 <_dtoa_r+0x238>
 8013644:	f3af 8000 	nop.w
 8013648:	636f4361 	.word	0x636f4361
 801364c:	3fd287a7 	.word	0x3fd287a7
 8013650:	8b60c8b3 	.word	0x8b60c8b3
 8013654:	3fc68a28 	.word	0x3fc68a28
 8013658:	509f79fb 	.word	0x509f79fb
 801365c:	3fd34413 	.word	0x3fd34413
 8013660:	080163b2 	.word	0x080163b2
 8013664:	080163c9 	.word	0x080163c9
 8013668:	7ff00000 	.word	0x7ff00000
 801366c:	080163ae 	.word	0x080163ae
 8013670:	080164b3 	.word	0x080164b3
 8013674:	080164b2 	.word	0x080164b2
 8013678:	08016528 	.word	0x08016528
 801367c:	08016421 	.word	0x08016421
 8013680:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8013684:	f1ba 0f0e 	cmp.w	sl, #14
 8013688:	6010      	str	r0, [r2, #0]
 801368a:	d86e      	bhi.n	801376a <_dtoa_r+0x3ba>
 801368c:	2c00      	cmp	r4, #0
 801368e:	d06c      	beq.n	801376a <_dtoa_r+0x3ba>
 8013690:	f1b8 0f00 	cmp.w	r8, #0
 8013694:	f340 80b4 	ble.w	8013800 <_dtoa_r+0x450>
 8013698:	4ac8      	ldr	r2, [pc, #800]	@ (80139bc <_dtoa_r+0x60c>)
 801369a:	f008 010f 	and.w	r1, r8, #15
 801369e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80136a2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80136a6:	ed92 7b00 	vldr	d7, [r2]
 80136aa:	ea4f 1128 	mov.w	r1, r8, asr #4
 80136ae:	f000 809b 	beq.w	80137e8 <_dtoa_r+0x438>
 80136b2:	4ac3      	ldr	r2, [pc, #780]	@ (80139c0 <_dtoa_r+0x610>)
 80136b4:	ed92 6b08 	vldr	d6, [r2, #32]
 80136b8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80136bc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80136c0:	f001 010f 	and.w	r1, r1, #15
 80136c4:	2203      	movs	r2, #3
 80136c6:	48be      	ldr	r0, [pc, #760]	@ (80139c0 <_dtoa_r+0x610>)
 80136c8:	2900      	cmp	r1, #0
 80136ca:	f040 808f 	bne.w	80137ec <_dtoa_r+0x43c>
 80136ce:	ed9d 6b02 	vldr	d6, [sp, #8]
 80136d2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80136d6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80136da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80136dc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80136e0:	2900      	cmp	r1, #0
 80136e2:	f000 80b3 	beq.w	801384c <_dtoa_r+0x49c>
 80136e6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80136ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80136ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80136f2:	f140 80ab 	bpl.w	801384c <_dtoa_r+0x49c>
 80136f6:	f1ba 0f00 	cmp.w	sl, #0
 80136fa:	f000 80a7 	beq.w	801384c <_dtoa_r+0x49c>
 80136fe:	f1bb 0f00 	cmp.w	fp, #0
 8013702:	dd30      	ble.n	8013766 <_dtoa_r+0x3b6>
 8013704:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8013708:	ee27 7b06 	vmul.f64	d7, d7, d6
 801370c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013710:	f108 31ff 	add.w	r1, r8, #4294967295
 8013714:	9105      	str	r1, [sp, #20]
 8013716:	3201      	adds	r2, #1
 8013718:	465c      	mov	r4, fp
 801371a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801371e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8013722:	ee07 2a90 	vmov	s15, r2
 8013726:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801372a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801372e:	ee15 2a90 	vmov	r2, s11
 8013732:	ec51 0b15 	vmov	r0, r1, d5
 8013736:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801373a:	2c00      	cmp	r4, #0
 801373c:	f040 808a 	bne.w	8013854 <_dtoa_r+0x4a4>
 8013740:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013744:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013748:	ec41 0b17 	vmov	d7, r0, r1
 801374c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013754:	f300 826a 	bgt.w	8013c2c <_dtoa_r+0x87c>
 8013758:	eeb1 7b47 	vneg.f64	d7, d7
 801375c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013764:	d423      	bmi.n	80137ae <_dtoa_r+0x3fe>
 8013766:	ed8d 8b02 	vstr	d8, [sp, #8]
 801376a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801376c:	2a00      	cmp	r2, #0
 801376e:	f2c0 8129 	blt.w	80139c4 <_dtoa_r+0x614>
 8013772:	f1b8 0f0e 	cmp.w	r8, #14
 8013776:	f300 8125 	bgt.w	80139c4 <_dtoa_r+0x614>
 801377a:	4b90      	ldr	r3, [pc, #576]	@ (80139bc <_dtoa_r+0x60c>)
 801377c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013780:	ed93 6b00 	vldr	d6, [r3]
 8013784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013786:	2b00      	cmp	r3, #0
 8013788:	f280 80c8 	bge.w	801391c <_dtoa_r+0x56c>
 801378c:	f1ba 0f00 	cmp.w	sl, #0
 8013790:	f300 80c4 	bgt.w	801391c <_dtoa_r+0x56c>
 8013794:	d10b      	bne.n	80137ae <_dtoa_r+0x3fe>
 8013796:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801379a:	ee26 6b07 	vmul.f64	d6, d6, d7
 801379e:	ed9d 7b02 	vldr	d7, [sp, #8]
 80137a2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80137a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137aa:	f2c0 823c 	blt.w	8013c26 <_dtoa_r+0x876>
 80137ae:	2400      	movs	r4, #0
 80137b0:	4625      	mov	r5, r4
 80137b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80137b4:	43db      	mvns	r3, r3
 80137b6:	9305      	str	r3, [sp, #20]
 80137b8:	463e      	mov	r6, r7
 80137ba:	f04f 0800 	mov.w	r8, #0
 80137be:	4621      	mov	r1, r4
 80137c0:	4648      	mov	r0, r9
 80137c2:	f000 fbef 	bl	8013fa4 <_Bfree>
 80137c6:	2d00      	cmp	r5, #0
 80137c8:	f000 80a2 	beq.w	8013910 <_dtoa_r+0x560>
 80137cc:	f1b8 0f00 	cmp.w	r8, #0
 80137d0:	d005      	beq.n	80137de <_dtoa_r+0x42e>
 80137d2:	45a8      	cmp	r8, r5
 80137d4:	d003      	beq.n	80137de <_dtoa_r+0x42e>
 80137d6:	4641      	mov	r1, r8
 80137d8:	4648      	mov	r0, r9
 80137da:	f000 fbe3 	bl	8013fa4 <_Bfree>
 80137de:	4629      	mov	r1, r5
 80137e0:	4648      	mov	r0, r9
 80137e2:	f000 fbdf 	bl	8013fa4 <_Bfree>
 80137e6:	e093      	b.n	8013910 <_dtoa_r+0x560>
 80137e8:	2202      	movs	r2, #2
 80137ea:	e76c      	b.n	80136c6 <_dtoa_r+0x316>
 80137ec:	07cc      	lsls	r4, r1, #31
 80137ee:	d504      	bpl.n	80137fa <_dtoa_r+0x44a>
 80137f0:	ed90 6b00 	vldr	d6, [r0]
 80137f4:	3201      	adds	r2, #1
 80137f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80137fa:	1049      	asrs	r1, r1, #1
 80137fc:	3008      	adds	r0, #8
 80137fe:	e763      	b.n	80136c8 <_dtoa_r+0x318>
 8013800:	d022      	beq.n	8013848 <_dtoa_r+0x498>
 8013802:	f1c8 0100 	rsb	r1, r8, #0
 8013806:	4a6d      	ldr	r2, [pc, #436]	@ (80139bc <_dtoa_r+0x60c>)
 8013808:	f001 000f 	and.w	r0, r1, #15
 801380c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8013810:	ed92 7b00 	vldr	d7, [r2]
 8013814:	ee28 7b07 	vmul.f64	d7, d8, d7
 8013818:	ed8d 7b02 	vstr	d7, [sp, #8]
 801381c:	4868      	ldr	r0, [pc, #416]	@ (80139c0 <_dtoa_r+0x610>)
 801381e:	1109      	asrs	r1, r1, #4
 8013820:	2400      	movs	r4, #0
 8013822:	2202      	movs	r2, #2
 8013824:	b929      	cbnz	r1, 8013832 <_dtoa_r+0x482>
 8013826:	2c00      	cmp	r4, #0
 8013828:	f43f af57 	beq.w	80136da <_dtoa_r+0x32a>
 801382c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013830:	e753      	b.n	80136da <_dtoa_r+0x32a>
 8013832:	07ce      	lsls	r6, r1, #31
 8013834:	d505      	bpl.n	8013842 <_dtoa_r+0x492>
 8013836:	ed90 6b00 	vldr	d6, [r0]
 801383a:	3201      	adds	r2, #1
 801383c:	2401      	movs	r4, #1
 801383e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013842:	1049      	asrs	r1, r1, #1
 8013844:	3008      	adds	r0, #8
 8013846:	e7ed      	b.n	8013824 <_dtoa_r+0x474>
 8013848:	2202      	movs	r2, #2
 801384a:	e746      	b.n	80136da <_dtoa_r+0x32a>
 801384c:	f8cd 8014 	str.w	r8, [sp, #20]
 8013850:	4654      	mov	r4, sl
 8013852:	e762      	b.n	801371a <_dtoa_r+0x36a>
 8013854:	4a59      	ldr	r2, [pc, #356]	@ (80139bc <_dtoa_r+0x60c>)
 8013856:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801385a:	ed12 4b02 	vldr	d4, [r2, #-8]
 801385e:	9a08      	ldr	r2, [sp, #32]
 8013860:	ec41 0b17 	vmov	d7, r0, r1
 8013864:	443c      	add	r4, r7
 8013866:	b34a      	cbz	r2, 80138bc <_dtoa_r+0x50c>
 8013868:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801386c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013870:	463e      	mov	r6, r7
 8013872:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8013876:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801387a:	ee35 7b47 	vsub.f64	d7, d5, d7
 801387e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013882:	ee14 2a90 	vmov	r2, s9
 8013886:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801388a:	3230      	adds	r2, #48	@ 0x30
 801388c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013890:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013894:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013898:	f806 2b01 	strb.w	r2, [r6], #1
 801389c:	d438      	bmi.n	8013910 <_dtoa_r+0x560>
 801389e:	ee32 5b46 	vsub.f64	d5, d2, d6
 80138a2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80138a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138aa:	d46e      	bmi.n	801398a <_dtoa_r+0x5da>
 80138ac:	42a6      	cmp	r6, r4
 80138ae:	f43f af5a 	beq.w	8013766 <_dtoa_r+0x3b6>
 80138b2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80138b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80138ba:	e7e0      	b.n	801387e <_dtoa_r+0x4ce>
 80138bc:	4621      	mov	r1, r4
 80138be:	463e      	mov	r6, r7
 80138c0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80138c4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80138c8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80138cc:	ee14 2a90 	vmov	r2, s9
 80138d0:	3230      	adds	r2, #48	@ 0x30
 80138d2:	f806 2b01 	strb.w	r2, [r6], #1
 80138d6:	42a6      	cmp	r6, r4
 80138d8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80138dc:	ee36 6b45 	vsub.f64	d6, d6, d5
 80138e0:	d119      	bne.n	8013916 <_dtoa_r+0x566>
 80138e2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80138e6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80138ea:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80138ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80138f2:	dc4a      	bgt.n	801398a <_dtoa_r+0x5da>
 80138f4:	ee35 5b47 	vsub.f64	d5, d5, d7
 80138f8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80138fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013900:	f57f af31 	bpl.w	8013766 <_dtoa_r+0x3b6>
 8013904:	460e      	mov	r6, r1
 8013906:	3901      	subs	r1, #1
 8013908:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801390c:	2b30      	cmp	r3, #48	@ 0x30
 801390e:	d0f9      	beq.n	8013904 <_dtoa_r+0x554>
 8013910:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8013914:	e027      	b.n	8013966 <_dtoa_r+0x5b6>
 8013916:	ee26 6b03 	vmul.f64	d6, d6, d3
 801391a:	e7d5      	b.n	80138c8 <_dtoa_r+0x518>
 801391c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013920:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8013924:	463e      	mov	r6, r7
 8013926:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801392a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801392e:	ee15 3a10 	vmov	r3, s10
 8013932:	3330      	adds	r3, #48	@ 0x30
 8013934:	f806 3b01 	strb.w	r3, [r6], #1
 8013938:	1bf3      	subs	r3, r6, r7
 801393a:	459a      	cmp	sl, r3
 801393c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013940:	eea3 7b46 	vfms.f64	d7, d3, d6
 8013944:	d132      	bne.n	80139ac <_dtoa_r+0x5fc>
 8013946:	ee37 7b07 	vadd.f64	d7, d7, d7
 801394a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801394e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013952:	dc18      	bgt.n	8013986 <_dtoa_r+0x5d6>
 8013954:	eeb4 7b46 	vcmp.f64	d7, d6
 8013958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801395c:	d103      	bne.n	8013966 <_dtoa_r+0x5b6>
 801395e:	ee15 3a10 	vmov	r3, s10
 8013962:	07db      	lsls	r3, r3, #31
 8013964:	d40f      	bmi.n	8013986 <_dtoa_r+0x5d6>
 8013966:	9901      	ldr	r1, [sp, #4]
 8013968:	4648      	mov	r0, r9
 801396a:	f000 fb1b 	bl	8013fa4 <_Bfree>
 801396e:	2300      	movs	r3, #0
 8013970:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013972:	7033      	strb	r3, [r6, #0]
 8013974:	f108 0301 	add.w	r3, r8, #1
 8013978:	6013      	str	r3, [r2, #0]
 801397a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801397c:	2b00      	cmp	r3, #0
 801397e:	f000 824b 	beq.w	8013e18 <_dtoa_r+0xa68>
 8013982:	601e      	str	r6, [r3, #0]
 8013984:	e248      	b.n	8013e18 <_dtoa_r+0xa68>
 8013986:	f8cd 8014 	str.w	r8, [sp, #20]
 801398a:	4633      	mov	r3, r6
 801398c:	461e      	mov	r6, r3
 801398e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013992:	2a39      	cmp	r2, #57	@ 0x39
 8013994:	d106      	bne.n	80139a4 <_dtoa_r+0x5f4>
 8013996:	429f      	cmp	r7, r3
 8013998:	d1f8      	bne.n	801398c <_dtoa_r+0x5dc>
 801399a:	9a05      	ldr	r2, [sp, #20]
 801399c:	3201      	adds	r2, #1
 801399e:	9205      	str	r2, [sp, #20]
 80139a0:	2230      	movs	r2, #48	@ 0x30
 80139a2:	703a      	strb	r2, [r7, #0]
 80139a4:	781a      	ldrb	r2, [r3, #0]
 80139a6:	3201      	adds	r2, #1
 80139a8:	701a      	strb	r2, [r3, #0]
 80139aa:	e7b1      	b.n	8013910 <_dtoa_r+0x560>
 80139ac:	ee27 7b04 	vmul.f64	d7, d7, d4
 80139b0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80139b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80139b8:	d1b5      	bne.n	8013926 <_dtoa_r+0x576>
 80139ba:	e7d4      	b.n	8013966 <_dtoa_r+0x5b6>
 80139bc:	08016528 	.word	0x08016528
 80139c0:	08016500 	.word	0x08016500
 80139c4:	9908      	ldr	r1, [sp, #32]
 80139c6:	2900      	cmp	r1, #0
 80139c8:	f000 80e9 	beq.w	8013b9e <_dtoa_r+0x7ee>
 80139cc:	9907      	ldr	r1, [sp, #28]
 80139ce:	2901      	cmp	r1, #1
 80139d0:	f300 80cb 	bgt.w	8013b6a <_dtoa_r+0x7ba>
 80139d4:	2d00      	cmp	r5, #0
 80139d6:	f000 80c4 	beq.w	8013b62 <_dtoa_r+0x7b2>
 80139da:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80139de:	9e04      	ldr	r6, [sp, #16]
 80139e0:	461c      	mov	r4, r3
 80139e2:	9305      	str	r3, [sp, #20]
 80139e4:	9b04      	ldr	r3, [sp, #16]
 80139e6:	4413      	add	r3, r2
 80139e8:	9304      	str	r3, [sp, #16]
 80139ea:	9b06      	ldr	r3, [sp, #24]
 80139ec:	2101      	movs	r1, #1
 80139ee:	4413      	add	r3, r2
 80139f0:	4648      	mov	r0, r9
 80139f2:	9306      	str	r3, [sp, #24]
 80139f4:	f000 fb8a 	bl	801410c <__i2b>
 80139f8:	9b05      	ldr	r3, [sp, #20]
 80139fa:	4605      	mov	r5, r0
 80139fc:	b166      	cbz	r6, 8013a18 <_dtoa_r+0x668>
 80139fe:	9a06      	ldr	r2, [sp, #24]
 8013a00:	2a00      	cmp	r2, #0
 8013a02:	dd09      	ble.n	8013a18 <_dtoa_r+0x668>
 8013a04:	42b2      	cmp	r2, r6
 8013a06:	9904      	ldr	r1, [sp, #16]
 8013a08:	bfa8      	it	ge
 8013a0a:	4632      	movge	r2, r6
 8013a0c:	1a89      	subs	r1, r1, r2
 8013a0e:	9104      	str	r1, [sp, #16]
 8013a10:	9906      	ldr	r1, [sp, #24]
 8013a12:	1ab6      	subs	r6, r6, r2
 8013a14:	1a8a      	subs	r2, r1, r2
 8013a16:	9206      	str	r2, [sp, #24]
 8013a18:	b30b      	cbz	r3, 8013a5e <_dtoa_r+0x6ae>
 8013a1a:	9a08      	ldr	r2, [sp, #32]
 8013a1c:	2a00      	cmp	r2, #0
 8013a1e:	f000 80c5 	beq.w	8013bac <_dtoa_r+0x7fc>
 8013a22:	2c00      	cmp	r4, #0
 8013a24:	f000 80bf 	beq.w	8013ba6 <_dtoa_r+0x7f6>
 8013a28:	4629      	mov	r1, r5
 8013a2a:	4622      	mov	r2, r4
 8013a2c:	4648      	mov	r0, r9
 8013a2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013a30:	f000 fc24 	bl	801427c <__pow5mult>
 8013a34:	9a01      	ldr	r2, [sp, #4]
 8013a36:	4601      	mov	r1, r0
 8013a38:	4605      	mov	r5, r0
 8013a3a:	4648      	mov	r0, r9
 8013a3c:	f000 fb7c 	bl	8014138 <__multiply>
 8013a40:	9901      	ldr	r1, [sp, #4]
 8013a42:	9005      	str	r0, [sp, #20]
 8013a44:	4648      	mov	r0, r9
 8013a46:	f000 faad 	bl	8013fa4 <_Bfree>
 8013a4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013a4c:	1b1b      	subs	r3, r3, r4
 8013a4e:	f000 80b0 	beq.w	8013bb2 <_dtoa_r+0x802>
 8013a52:	9905      	ldr	r1, [sp, #20]
 8013a54:	461a      	mov	r2, r3
 8013a56:	4648      	mov	r0, r9
 8013a58:	f000 fc10 	bl	801427c <__pow5mult>
 8013a5c:	9001      	str	r0, [sp, #4]
 8013a5e:	2101      	movs	r1, #1
 8013a60:	4648      	mov	r0, r9
 8013a62:	f000 fb53 	bl	801410c <__i2b>
 8013a66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013a68:	4604      	mov	r4, r0
 8013a6a:	2b00      	cmp	r3, #0
 8013a6c:	f000 81da 	beq.w	8013e24 <_dtoa_r+0xa74>
 8013a70:	461a      	mov	r2, r3
 8013a72:	4601      	mov	r1, r0
 8013a74:	4648      	mov	r0, r9
 8013a76:	f000 fc01 	bl	801427c <__pow5mult>
 8013a7a:	9b07      	ldr	r3, [sp, #28]
 8013a7c:	2b01      	cmp	r3, #1
 8013a7e:	4604      	mov	r4, r0
 8013a80:	f300 80a0 	bgt.w	8013bc4 <_dtoa_r+0x814>
 8013a84:	9b02      	ldr	r3, [sp, #8]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	f040 8096 	bne.w	8013bb8 <_dtoa_r+0x808>
 8013a8c:	9b03      	ldr	r3, [sp, #12]
 8013a8e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8013a92:	2a00      	cmp	r2, #0
 8013a94:	f040 8092 	bne.w	8013bbc <_dtoa_r+0x80c>
 8013a98:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013a9c:	0d12      	lsrs	r2, r2, #20
 8013a9e:	0512      	lsls	r2, r2, #20
 8013aa0:	2a00      	cmp	r2, #0
 8013aa2:	f000 808d 	beq.w	8013bc0 <_dtoa_r+0x810>
 8013aa6:	9b04      	ldr	r3, [sp, #16]
 8013aa8:	3301      	adds	r3, #1
 8013aaa:	9304      	str	r3, [sp, #16]
 8013aac:	9b06      	ldr	r3, [sp, #24]
 8013aae:	3301      	adds	r3, #1
 8013ab0:	9306      	str	r3, [sp, #24]
 8013ab2:	2301      	movs	r3, #1
 8013ab4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013ab6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ab8:	2b00      	cmp	r3, #0
 8013aba:	f000 81b9 	beq.w	8013e30 <_dtoa_r+0xa80>
 8013abe:	6922      	ldr	r2, [r4, #16]
 8013ac0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013ac4:	6910      	ldr	r0, [r2, #16]
 8013ac6:	f000 fad5 	bl	8014074 <__hi0bits>
 8013aca:	f1c0 0020 	rsb	r0, r0, #32
 8013ace:	9b06      	ldr	r3, [sp, #24]
 8013ad0:	4418      	add	r0, r3
 8013ad2:	f010 001f 	ands.w	r0, r0, #31
 8013ad6:	f000 8081 	beq.w	8013bdc <_dtoa_r+0x82c>
 8013ada:	f1c0 0220 	rsb	r2, r0, #32
 8013ade:	2a04      	cmp	r2, #4
 8013ae0:	dd73      	ble.n	8013bca <_dtoa_r+0x81a>
 8013ae2:	9b04      	ldr	r3, [sp, #16]
 8013ae4:	f1c0 001c 	rsb	r0, r0, #28
 8013ae8:	4403      	add	r3, r0
 8013aea:	9304      	str	r3, [sp, #16]
 8013aec:	9b06      	ldr	r3, [sp, #24]
 8013aee:	4406      	add	r6, r0
 8013af0:	4403      	add	r3, r0
 8013af2:	9306      	str	r3, [sp, #24]
 8013af4:	9b04      	ldr	r3, [sp, #16]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	dd05      	ble.n	8013b06 <_dtoa_r+0x756>
 8013afa:	9901      	ldr	r1, [sp, #4]
 8013afc:	461a      	mov	r2, r3
 8013afe:	4648      	mov	r0, r9
 8013b00:	f000 fc16 	bl	8014330 <__lshift>
 8013b04:	9001      	str	r0, [sp, #4]
 8013b06:	9b06      	ldr	r3, [sp, #24]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	dd05      	ble.n	8013b18 <_dtoa_r+0x768>
 8013b0c:	4621      	mov	r1, r4
 8013b0e:	461a      	mov	r2, r3
 8013b10:	4648      	mov	r0, r9
 8013b12:	f000 fc0d 	bl	8014330 <__lshift>
 8013b16:	4604      	mov	r4, r0
 8013b18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d060      	beq.n	8013be0 <_dtoa_r+0x830>
 8013b1e:	9801      	ldr	r0, [sp, #4]
 8013b20:	4621      	mov	r1, r4
 8013b22:	f000 fc71 	bl	8014408 <__mcmp>
 8013b26:	2800      	cmp	r0, #0
 8013b28:	da5a      	bge.n	8013be0 <_dtoa_r+0x830>
 8013b2a:	f108 33ff 	add.w	r3, r8, #4294967295
 8013b2e:	9305      	str	r3, [sp, #20]
 8013b30:	9901      	ldr	r1, [sp, #4]
 8013b32:	2300      	movs	r3, #0
 8013b34:	220a      	movs	r2, #10
 8013b36:	4648      	mov	r0, r9
 8013b38:	f000 fa56 	bl	8013fe8 <__multadd>
 8013b3c:	9b08      	ldr	r3, [sp, #32]
 8013b3e:	9001      	str	r0, [sp, #4]
 8013b40:	2b00      	cmp	r3, #0
 8013b42:	f000 8177 	beq.w	8013e34 <_dtoa_r+0xa84>
 8013b46:	4629      	mov	r1, r5
 8013b48:	2300      	movs	r3, #0
 8013b4a:	220a      	movs	r2, #10
 8013b4c:	4648      	mov	r0, r9
 8013b4e:	f000 fa4b 	bl	8013fe8 <__multadd>
 8013b52:	f1bb 0f00 	cmp.w	fp, #0
 8013b56:	4605      	mov	r5, r0
 8013b58:	dc6e      	bgt.n	8013c38 <_dtoa_r+0x888>
 8013b5a:	9b07      	ldr	r3, [sp, #28]
 8013b5c:	2b02      	cmp	r3, #2
 8013b5e:	dc48      	bgt.n	8013bf2 <_dtoa_r+0x842>
 8013b60:	e06a      	b.n	8013c38 <_dtoa_r+0x888>
 8013b62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013b64:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013b68:	e739      	b.n	80139de <_dtoa_r+0x62e>
 8013b6a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013b6e:	42a3      	cmp	r3, r4
 8013b70:	db07      	blt.n	8013b82 <_dtoa_r+0x7d2>
 8013b72:	f1ba 0f00 	cmp.w	sl, #0
 8013b76:	eba3 0404 	sub.w	r4, r3, r4
 8013b7a:	db0b      	blt.n	8013b94 <_dtoa_r+0x7e4>
 8013b7c:	9e04      	ldr	r6, [sp, #16]
 8013b7e:	4652      	mov	r2, sl
 8013b80:	e72f      	b.n	80139e2 <_dtoa_r+0x632>
 8013b82:	1ae2      	subs	r2, r4, r3
 8013b84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013b86:	9e04      	ldr	r6, [sp, #16]
 8013b88:	4413      	add	r3, r2
 8013b8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013b8c:	4652      	mov	r2, sl
 8013b8e:	4623      	mov	r3, r4
 8013b90:	2400      	movs	r4, #0
 8013b92:	e726      	b.n	80139e2 <_dtoa_r+0x632>
 8013b94:	9a04      	ldr	r2, [sp, #16]
 8013b96:	eba2 060a 	sub.w	r6, r2, sl
 8013b9a:	2200      	movs	r2, #0
 8013b9c:	e721      	b.n	80139e2 <_dtoa_r+0x632>
 8013b9e:	9e04      	ldr	r6, [sp, #16]
 8013ba0:	9d08      	ldr	r5, [sp, #32]
 8013ba2:	461c      	mov	r4, r3
 8013ba4:	e72a      	b.n	80139fc <_dtoa_r+0x64c>
 8013ba6:	9a01      	ldr	r2, [sp, #4]
 8013ba8:	9205      	str	r2, [sp, #20]
 8013baa:	e752      	b.n	8013a52 <_dtoa_r+0x6a2>
 8013bac:	9901      	ldr	r1, [sp, #4]
 8013bae:	461a      	mov	r2, r3
 8013bb0:	e751      	b.n	8013a56 <_dtoa_r+0x6a6>
 8013bb2:	9b05      	ldr	r3, [sp, #20]
 8013bb4:	9301      	str	r3, [sp, #4]
 8013bb6:	e752      	b.n	8013a5e <_dtoa_r+0x6ae>
 8013bb8:	2300      	movs	r3, #0
 8013bba:	e77b      	b.n	8013ab4 <_dtoa_r+0x704>
 8013bbc:	9b02      	ldr	r3, [sp, #8]
 8013bbe:	e779      	b.n	8013ab4 <_dtoa_r+0x704>
 8013bc0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013bc2:	e778      	b.n	8013ab6 <_dtoa_r+0x706>
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013bc8:	e779      	b.n	8013abe <_dtoa_r+0x70e>
 8013bca:	d093      	beq.n	8013af4 <_dtoa_r+0x744>
 8013bcc:	9b04      	ldr	r3, [sp, #16]
 8013bce:	321c      	adds	r2, #28
 8013bd0:	4413      	add	r3, r2
 8013bd2:	9304      	str	r3, [sp, #16]
 8013bd4:	9b06      	ldr	r3, [sp, #24]
 8013bd6:	4416      	add	r6, r2
 8013bd8:	4413      	add	r3, r2
 8013bda:	e78a      	b.n	8013af2 <_dtoa_r+0x742>
 8013bdc:	4602      	mov	r2, r0
 8013bde:	e7f5      	b.n	8013bcc <_dtoa_r+0x81c>
 8013be0:	f1ba 0f00 	cmp.w	sl, #0
 8013be4:	f8cd 8014 	str.w	r8, [sp, #20]
 8013be8:	46d3      	mov	fp, sl
 8013bea:	dc21      	bgt.n	8013c30 <_dtoa_r+0x880>
 8013bec:	9b07      	ldr	r3, [sp, #28]
 8013bee:	2b02      	cmp	r3, #2
 8013bf0:	dd1e      	ble.n	8013c30 <_dtoa_r+0x880>
 8013bf2:	f1bb 0f00 	cmp.w	fp, #0
 8013bf6:	f47f addc 	bne.w	80137b2 <_dtoa_r+0x402>
 8013bfa:	4621      	mov	r1, r4
 8013bfc:	465b      	mov	r3, fp
 8013bfe:	2205      	movs	r2, #5
 8013c00:	4648      	mov	r0, r9
 8013c02:	f000 f9f1 	bl	8013fe8 <__multadd>
 8013c06:	4601      	mov	r1, r0
 8013c08:	4604      	mov	r4, r0
 8013c0a:	9801      	ldr	r0, [sp, #4]
 8013c0c:	f000 fbfc 	bl	8014408 <__mcmp>
 8013c10:	2800      	cmp	r0, #0
 8013c12:	f77f adce 	ble.w	80137b2 <_dtoa_r+0x402>
 8013c16:	463e      	mov	r6, r7
 8013c18:	2331      	movs	r3, #49	@ 0x31
 8013c1a:	f806 3b01 	strb.w	r3, [r6], #1
 8013c1e:	9b05      	ldr	r3, [sp, #20]
 8013c20:	3301      	adds	r3, #1
 8013c22:	9305      	str	r3, [sp, #20]
 8013c24:	e5c9      	b.n	80137ba <_dtoa_r+0x40a>
 8013c26:	f8cd 8014 	str.w	r8, [sp, #20]
 8013c2a:	4654      	mov	r4, sl
 8013c2c:	4625      	mov	r5, r4
 8013c2e:	e7f2      	b.n	8013c16 <_dtoa_r+0x866>
 8013c30:	9b08      	ldr	r3, [sp, #32]
 8013c32:	2b00      	cmp	r3, #0
 8013c34:	f000 8102 	beq.w	8013e3c <_dtoa_r+0xa8c>
 8013c38:	2e00      	cmp	r6, #0
 8013c3a:	dd05      	ble.n	8013c48 <_dtoa_r+0x898>
 8013c3c:	4629      	mov	r1, r5
 8013c3e:	4632      	mov	r2, r6
 8013c40:	4648      	mov	r0, r9
 8013c42:	f000 fb75 	bl	8014330 <__lshift>
 8013c46:	4605      	mov	r5, r0
 8013c48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d058      	beq.n	8013d00 <_dtoa_r+0x950>
 8013c4e:	6869      	ldr	r1, [r5, #4]
 8013c50:	4648      	mov	r0, r9
 8013c52:	f000 f967 	bl	8013f24 <_Balloc>
 8013c56:	4606      	mov	r6, r0
 8013c58:	b928      	cbnz	r0, 8013c66 <_dtoa_r+0x8b6>
 8013c5a:	4b82      	ldr	r3, [pc, #520]	@ (8013e64 <_dtoa_r+0xab4>)
 8013c5c:	4602      	mov	r2, r0
 8013c5e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8013c62:	f7ff bbbe 	b.w	80133e2 <_dtoa_r+0x32>
 8013c66:	692a      	ldr	r2, [r5, #16]
 8013c68:	3202      	adds	r2, #2
 8013c6a:	0092      	lsls	r2, r2, #2
 8013c6c:	f105 010c 	add.w	r1, r5, #12
 8013c70:	300c      	adds	r0, #12
 8013c72:	f7ff fb04 	bl	801327e <memcpy>
 8013c76:	2201      	movs	r2, #1
 8013c78:	4631      	mov	r1, r6
 8013c7a:	4648      	mov	r0, r9
 8013c7c:	f000 fb58 	bl	8014330 <__lshift>
 8013c80:	1c7b      	adds	r3, r7, #1
 8013c82:	9304      	str	r3, [sp, #16]
 8013c84:	eb07 030b 	add.w	r3, r7, fp
 8013c88:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c8a:	9b02      	ldr	r3, [sp, #8]
 8013c8c:	f003 0301 	and.w	r3, r3, #1
 8013c90:	46a8      	mov	r8, r5
 8013c92:	9308      	str	r3, [sp, #32]
 8013c94:	4605      	mov	r5, r0
 8013c96:	9b04      	ldr	r3, [sp, #16]
 8013c98:	9801      	ldr	r0, [sp, #4]
 8013c9a:	4621      	mov	r1, r4
 8013c9c:	f103 3bff 	add.w	fp, r3, #4294967295
 8013ca0:	f7ff fafb 	bl	801329a <quorem>
 8013ca4:	4641      	mov	r1, r8
 8013ca6:	9002      	str	r0, [sp, #8]
 8013ca8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013cac:	9801      	ldr	r0, [sp, #4]
 8013cae:	f000 fbab 	bl	8014408 <__mcmp>
 8013cb2:	462a      	mov	r2, r5
 8013cb4:	9006      	str	r0, [sp, #24]
 8013cb6:	4621      	mov	r1, r4
 8013cb8:	4648      	mov	r0, r9
 8013cba:	f000 fbc1 	bl	8014440 <__mdiff>
 8013cbe:	68c2      	ldr	r2, [r0, #12]
 8013cc0:	4606      	mov	r6, r0
 8013cc2:	b9fa      	cbnz	r2, 8013d04 <_dtoa_r+0x954>
 8013cc4:	4601      	mov	r1, r0
 8013cc6:	9801      	ldr	r0, [sp, #4]
 8013cc8:	f000 fb9e 	bl	8014408 <__mcmp>
 8013ccc:	4602      	mov	r2, r0
 8013cce:	4631      	mov	r1, r6
 8013cd0:	4648      	mov	r0, r9
 8013cd2:	920a      	str	r2, [sp, #40]	@ 0x28
 8013cd4:	f000 f966 	bl	8013fa4 <_Bfree>
 8013cd8:	9b07      	ldr	r3, [sp, #28]
 8013cda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013cdc:	9e04      	ldr	r6, [sp, #16]
 8013cde:	ea42 0103 	orr.w	r1, r2, r3
 8013ce2:	9b08      	ldr	r3, [sp, #32]
 8013ce4:	4319      	orrs	r1, r3
 8013ce6:	d10f      	bne.n	8013d08 <_dtoa_r+0x958>
 8013ce8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013cec:	d028      	beq.n	8013d40 <_dtoa_r+0x990>
 8013cee:	9b06      	ldr	r3, [sp, #24]
 8013cf0:	2b00      	cmp	r3, #0
 8013cf2:	dd02      	ble.n	8013cfa <_dtoa_r+0x94a>
 8013cf4:	9b02      	ldr	r3, [sp, #8]
 8013cf6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8013cfa:	f88b a000 	strb.w	sl, [fp]
 8013cfe:	e55e      	b.n	80137be <_dtoa_r+0x40e>
 8013d00:	4628      	mov	r0, r5
 8013d02:	e7bd      	b.n	8013c80 <_dtoa_r+0x8d0>
 8013d04:	2201      	movs	r2, #1
 8013d06:	e7e2      	b.n	8013cce <_dtoa_r+0x91e>
 8013d08:	9b06      	ldr	r3, [sp, #24]
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	db04      	blt.n	8013d18 <_dtoa_r+0x968>
 8013d0e:	9907      	ldr	r1, [sp, #28]
 8013d10:	430b      	orrs	r3, r1
 8013d12:	9908      	ldr	r1, [sp, #32]
 8013d14:	430b      	orrs	r3, r1
 8013d16:	d120      	bne.n	8013d5a <_dtoa_r+0x9aa>
 8013d18:	2a00      	cmp	r2, #0
 8013d1a:	ddee      	ble.n	8013cfa <_dtoa_r+0x94a>
 8013d1c:	9901      	ldr	r1, [sp, #4]
 8013d1e:	2201      	movs	r2, #1
 8013d20:	4648      	mov	r0, r9
 8013d22:	f000 fb05 	bl	8014330 <__lshift>
 8013d26:	4621      	mov	r1, r4
 8013d28:	9001      	str	r0, [sp, #4]
 8013d2a:	f000 fb6d 	bl	8014408 <__mcmp>
 8013d2e:	2800      	cmp	r0, #0
 8013d30:	dc03      	bgt.n	8013d3a <_dtoa_r+0x98a>
 8013d32:	d1e2      	bne.n	8013cfa <_dtoa_r+0x94a>
 8013d34:	f01a 0f01 	tst.w	sl, #1
 8013d38:	d0df      	beq.n	8013cfa <_dtoa_r+0x94a>
 8013d3a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013d3e:	d1d9      	bne.n	8013cf4 <_dtoa_r+0x944>
 8013d40:	2339      	movs	r3, #57	@ 0x39
 8013d42:	f88b 3000 	strb.w	r3, [fp]
 8013d46:	4633      	mov	r3, r6
 8013d48:	461e      	mov	r6, r3
 8013d4a:	3b01      	subs	r3, #1
 8013d4c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013d50:	2a39      	cmp	r2, #57	@ 0x39
 8013d52:	d052      	beq.n	8013dfa <_dtoa_r+0xa4a>
 8013d54:	3201      	adds	r2, #1
 8013d56:	701a      	strb	r2, [r3, #0]
 8013d58:	e531      	b.n	80137be <_dtoa_r+0x40e>
 8013d5a:	2a00      	cmp	r2, #0
 8013d5c:	dd07      	ble.n	8013d6e <_dtoa_r+0x9be>
 8013d5e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8013d62:	d0ed      	beq.n	8013d40 <_dtoa_r+0x990>
 8013d64:	f10a 0301 	add.w	r3, sl, #1
 8013d68:	f88b 3000 	strb.w	r3, [fp]
 8013d6c:	e527      	b.n	80137be <_dtoa_r+0x40e>
 8013d6e:	9b04      	ldr	r3, [sp, #16]
 8013d70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d72:	f803 ac01 	strb.w	sl, [r3, #-1]
 8013d76:	4293      	cmp	r3, r2
 8013d78:	d029      	beq.n	8013dce <_dtoa_r+0xa1e>
 8013d7a:	9901      	ldr	r1, [sp, #4]
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	220a      	movs	r2, #10
 8013d80:	4648      	mov	r0, r9
 8013d82:	f000 f931 	bl	8013fe8 <__multadd>
 8013d86:	45a8      	cmp	r8, r5
 8013d88:	9001      	str	r0, [sp, #4]
 8013d8a:	f04f 0300 	mov.w	r3, #0
 8013d8e:	f04f 020a 	mov.w	r2, #10
 8013d92:	4641      	mov	r1, r8
 8013d94:	4648      	mov	r0, r9
 8013d96:	d107      	bne.n	8013da8 <_dtoa_r+0x9f8>
 8013d98:	f000 f926 	bl	8013fe8 <__multadd>
 8013d9c:	4680      	mov	r8, r0
 8013d9e:	4605      	mov	r5, r0
 8013da0:	9b04      	ldr	r3, [sp, #16]
 8013da2:	3301      	adds	r3, #1
 8013da4:	9304      	str	r3, [sp, #16]
 8013da6:	e776      	b.n	8013c96 <_dtoa_r+0x8e6>
 8013da8:	f000 f91e 	bl	8013fe8 <__multadd>
 8013dac:	4629      	mov	r1, r5
 8013dae:	4680      	mov	r8, r0
 8013db0:	2300      	movs	r3, #0
 8013db2:	220a      	movs	r2, #10
 8013db4:	4648      	mov	r0, r9
 8013db6:	f000 f917 	bl	8013fe8 <__multadd>
 8013dba:	4605      	mov	r5, r0
 8013dbc:	e7f0      	b.n	8013da0 <_dtoa_r+0x9f0>
 8013dbe:	f1bb 0f00 	cmp.w	fp, #0
 8013dc2:	bfcc      	ite	gt
 8013dc4:	465e      	movgt	r6, fp
 8013dc6:	2601      	movle	r6, #1
 8013dc8:	443e      	add	r6, r7
 8013dca:	f04f 0800 	mov.w	r8, #0
 8013dce:	9901      	ldr	r1, [sp, #4]
 8013dd0:	2201      	movs	r2, #1
 8013dd2:	4648      	mov	r0, r9
 8013dd4:	f000 faac 	bl	8014330 <__lshift>
 8013dd8:	4621      	mov	r1, r4
 8013dda:	9001      	str	r0, [sp, #4]
 8013ddc:	f000 fb14 	bl	8014408 <__mcmp>
 8013de0:	2800      	cmp	r0, #0
 8013de2:	dcb0      	bgt.n	8013d46 <_dtoa_r+0x996>
 8013de4:	d102      	bne.n	8013dec <_dtoa_r+0xa3c>
 8013de6:	f01a 0f01 	tst.w	sl, #1
 8013dea:	d1ac      	bne.n	8013d46 <_dtoa_r+0x996>
 8013dec:	4633      	mov	r3, r6
 8013dee:	461e      	mov	r6, r3
 8013df0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013df4:	2a30      	cmp	r2, #48	@ 0x30
 8013df6:	d0fa      	beq.n	8013dee <_dtoa_r+0xa3e>
 8013df8:	e4e1      	b.n	80137be <_dtoa_r+0x40e>
 8013dfa:	429f      	cmp	r7, r3
 8013dfc:	d1a4      	bne.n	8013d48 <_dtoa_r+0x998>
 8013dfe:	9b05      	ldr	r3, [sp, #20]
 8013e00:	3301      	adds	r3, #1
 8013e02:	9305      	str	r3, [sp, #20]
 8013e04:	2331      	movs	r3, #49	@ 0x31
 8013e06:	703b      	strb	r3, [r7, #0]
 8013e08:	e4d9      	b.n	80137be <_dtoa_r+0x40e>
 8013e0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013e0c:	4f16      	ldr	r7, [pc, #88]	@ (8013e68 <_dtoa_r+0xab8>)
 8013e0e:	b11b      	cbz	r3, 8013e18 <_dtoa_r+0xa68>
 8013e10:	f107 0308 	add.w	r3, r7, #8
 8013e14:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8013e16:	6013      	str	r3, [r2, #0]
 8013e18:	4638      	mov	r0, r7
 8013e1a:	b011      	add	sp, #68	@ 0x44
 8013e1c:	ecbd 8b02 	vpop	{d8}
 8013e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e24:	9b07      	ldr	r3, [sp, #28]
 8013e26:	2b01      	cmp	r3, #1
 8013e28:	f77f ae2c 	ble.w	8013a84 <_dtoa_r+0x6d4>
 8013e2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013e2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013e30:	2001      	movs	r0, #1
 8013e32:	e64c      	b.n	8013ace <_dtoa_r+0x71e>
 8013e34:	f1bb 0f00 	cmp.w	fp, #0
 8013e38:	f77f aed8 	ble.w	8013bec <_dtoa_r+0x83c>
 8013e3c:	463e      	mov	r6, r7
 8013e3e:	9801      	ldr	r0, [sp, #4]
 8013e40:	4621      	mov	r1, r4
 8013e42:	f7ff fa2a 	bl	801329a <quorem>
 8013e46:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013e4a:	f806 ab01 	strb.w	sl, [r6], #1
 8013e4e:	1bf2      	subs	r2, r6, r7
 8013e50:	4593      	cmp	fp, r2
 8013e52:	ddb4      	ble.n	8013dbe <_dtoa_r+0xa0e>
 8013e54:	9901      	ldr	r1, [sp, #4]
 8013e56:	2300      	movs	r3, #0
 8013e58:	220a      	movs	r2, #10
 8013e5a:	4648      	mov	r0, r9
 8013e5c:	f000 f8c4 	bl	8013fe8 <__multadd>
 8013e60:	9001      	str	r0, [sp, #4]
 8013e62:	e7ec      	b.n	8013e3e <_dtoa_r+0xa8e>
 8013e64:	08016421 	.word	0x08016421
 8013e68:	080163a5 	.word	0x080163a5

08013e6c <_free_r>:
 8013e6c:	b538      	push	{r3, r4, r5, lr}
 8013e6e:	4605      	mov	r5, r0
 8013e70:	2900      	cmp	r1, #0
 8013e72:	d041      	beq.n	8013ef8 <_free_r+0x8c>
 8013e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013e78:	1f0c      	subs	r4, r1, #4
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	bfb8      	it	lt
 8013e7e:	18e4      	addlt	r4, r4, r3
 8013e80:	f7fe fa32 	bl	80122e8 <__malloc_lock>
 8013e84:	4a1d      	ldr	r2, [pc, #116]	@ (8013efc <_free_r+0x90>)
 8013e86:	6813      	ldr	r3, [r2, #0]
 8013e88:	b933      	cbnz	r3, 8013e98 <_free_r+0x2c>
 8013e8a:	6063      	str	r3, [r4, #4]
 8013e8c:	6014      	str	r4, [r2, #0]
 8013e8e:	4628      	mov	r0, r5
 8013e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013e94:	f7fe ba2e 	b.w	80122f4 <__malloc_unlock>
 8013e98:	42a3      	cmp	r3, r4
 8013e9a:	d908      	bls.n	8013eae <_free_r+0x42>
 8013e9c:	6820      	ldr	r0, [r4, #0]
 8013e9e:	1821      	adds	r1, r4, r0
 8013ea0:	428b      	cmp	r3, r1
 8013ea2:	bf01      	itttt	eq
 8013ea4:	6819      	ldreq	r1, [r3, #0]
 8013ea6:	685b      	ldreq	r3, [r3, #4]
 8013ea8:	1809      	addeq	r1, r1, r0
 8013eaa:	6021      	streq	r1, [r4, #0]
 8013eac:	e7ed      	b.n	8013e8a <_free_r+0x1e>
 8013eae:	461a      	mov	r2, r3
 8013eb0:	685b      	ldr	r3, [r3, #4]
 8013eb2:	b10b      	cbz	r3, 8013eb8 <_free_r+0x4c>
 8013eb4:	42a3      	cmp	r3, r4
 8013eb6:	d9fa      	bls.n	8013eae <_free_r+0x42>
 8013eb8:	6811      	ldr	r1, [r2, #0]
 8013eba:	1850      	adds	r0, r2, r1
 8013ebc:	42a0      	cmp	r0, r4
 8013ebe:	d10b      	bne.n	8013ed8 <_free_r+0x6c>
 8013ec0:	6820      	ldr	r0, [r4, #0]
 8013ec2:	4401      	add	r1, r0
 8013ec4:	1850      	adds	r0, r2, r1
 8013ec6:	4283      	cmp	r3, r0
 8013ec8:	6011      	str	r1, [r2, #0]
 8013eca:	d1e0      	bne.n	8013e8e <_free_r+0x22>
 8013ecc:	6818      	ldr	r0, [r3, #0]
 8013ece:	685b      	ldr	r3, [r3, #4]
 8013ed0:	6053      	str	r3, [r2, #4]
 8013ed2:	4408      	add	r0, r1
 8013ed4:	6010      	str	r0, [r2, #0]
 8013ed6:	e7da      	b.n	8013e8e <_free_r+0x22>
 8013ed8:	d902      	bls.n	8013ee0 <_free_r+0x74>
 8013eda:	230c      	movs	r3, #12
 8013edc:	602b      	str	r3, [r5, #0]
 8013ede:	e7d6      	b.n	8013e8e <_free_r+0x22>
 8013ee0:	6820      	ldr	r0, [r4, #0]
 8013ee2:	1821      	adds	r1, r4, r0
 8013ee4:	428b      	cmp	r3, r1
 8013ee6:	bf04      	itt	eq
 8013ee8:	6819      	ldreq	r1, [r3, #0]
 8013eea:	685b      	ldreq	r3, [r3, #4]
 8013eec:	6063      	str	r3, [r4, #4]
 8013eee:	bf04      	itt	eq
 8013ef0:	1809      	addeq	r1, r1, r0
 8013ef2:	6021      	streq	r1, [r4, #0]
 8013ef4:	6054      	str	r4, [r2, #4]
 8013ef6:	e7ca      	b.n	8013e8e <_free_r+0x22>
 8013ef8:	bd38      	pop	{r3, r4, r5, pc}
 8013efa:	bf00      	nop
 8013efc:	24003e84 	.word	0x24003e84

08013f00 <__ascii_mbtowc>:
 8013f00:	b082      	sub	sp, #8
 8013f02:	b901      	cbnz	r1, 8013f06 <__ascii_mbtowc+0x6>
 8013f04:	a901      	add	r1, sp, #4
 8013f06:	b142      	cbz	r2, 8013f1a <__ascii_mbtowc+0x1a>
 8013f08:	b14b      	cbz	r3, 8013f1e <__ascii_mbtowc+0x1e>
 8013f0a:	7813      	ldrb	r3, [r2, #0]
 8013f0c:	600b      	str	r3, [r1, #0]
 8013f0e:	7812      	ldrb	r2, [r2, #0]
 8013f10:	1e10      	subs	r0, r2, #0
 8013f12:	bf18      	it	ne
 8013f14:	2001      	movne	r0, #1
 8013f16:	b002      	add	sp, #8
 8013f18:	4770      	bx	lr
 8013f1a:	4610      	mov	r0, r2
 8013f1c:	e7fb      	b.n	8013f16 <__ascii_mbtowc+0x16>
 8013f1e:	f06f 0001 	mvn.w	r0, #1
 8013f22:	e7f8      	b.n	8013f16 <__ascii_mbtowc+0x16>

08013f24 <_Balloc>:
 8013f24:	b570      	push	{r4, r5, r6, lr}
 8013f26:	69c6      	ldr	r6, [r0, #28]
 8013f28:	4604      	mov	r4, r0
 8013f2a:	460d      	mov	r5, r1
 8013f2c:	b976      	cbnz	r6, 8013f4c <_Balloc+0x28>
 8013f2e:	2010      	movs	r0, #16
 8013f30:	f7fe f928 	bl	8012184 <malloc>
 8013f34:	4602      	mov	r2, r0
 8013f36:	61e0      	str	r0, [r4, #28]
 8013f38:	b920      	cbnz	r0, 8013f44 <_Balloc+0x20>
 8013f3a:	4b18      	ldr	r3, [pc, #96]	@ (8013f9c <_Balloc+0x78>)
 8013f3c:	4818      	ldr	r0, [pc, #96]	@ (8013fa0 <_Balloc+0x7c>)
 8013f3e:	216b      	movs	r1, #107	@ 0x6b
 8013f40:	f001 faf4 	bl	801552c <__assert_func>
 8013f44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013f48:	6006      	str	r6, [r0, #0]
 8013f4a:	60c6      	str	r6, [r0, #12]
 8013f4c:	69e6      	ldr	r6, [r4, #28]
 8013f4e:	68f3      	ldr	r3, [r6, #12]
 8013f50:	b183      	cbz	r3, 8013f74 <_Balloc+0x50>
 8013f52:	69e3      	ldr	r3, [r4, #28]
 8013f54:	68db      	ldr	r3, [r3, #12]
 8013f56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013f5a:	b9b8      	cbnz	r0, 8013f8c <_Balloc+0x68>
 8013f5c:	2101      	movs	r1, #1
 8013f5e:	fa01 f605 	lsl.w	r6, r1, r5
 8013f62:	1d72      	adds	r2, r6, #5
 8013f64:	0092      	lsls	r2, r2, #2
 8013f66:	4620      	mov	r0, r4
 8013f68:	f001 fafe 	bl	8015568 <_calloc_r>
 8013f6c:	b160      	cbz	r0, 8013f88 <_Balloc+0x64>
 8013f6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013f72:	e00e      	b.n	8013f92 <_Balloc+0x6e>
 8013f74:	2221      	movs	r2, #33	@ 0x21
 8013f76:	2104      	movs	r1, #4
 8013f78:	4620      	mov	r0, r4
 8013f7a:	f001 faf5 	bl	8015568 <_calloc_r>
 8013f7e:	69e3      	ldr	r3, [r4, #28]
 8013f80:	60f0      	str	r0, [r6, #12]
 8013f82:	68db      	ldr	r3, [r3, #12]
 8013f84:	2b00      	cmp	r3, #0
 8013f86:	d1e4      	bne.n	8013f52 <_Balloc+0x2e>
 8013f88:	2000      	movs	r0, #0
 8013f8a:	bd70      	pop	{r4, r5, r6, pc}
 8013f8c:	6802      	ldr	r2, [r0, #0]
 8013f8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013f92:	2300      	movs	r3, #0
 8013f94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013f98:	e7f7      	b.n	8013f8a <_Balloc+0x66>
 8013f9a:	bf00      	nop
 8013f9c:	080163b2 	.word	0x080163b2
 8013fa0:	08016432 	.word	0x08016432

08013fa4 <_Bfree>:
 8013fa4:	b570      	push	{r4, r5, r6, lr}
 8013fa6:	69c6      	ldr	r6, [r0, #28]
 8013fa8:	4605      	mov	r5, r0
 8013faa:	460c      	mov	r4, r1
 8013fac:	b976      	cbnz	r6, 8013fcc <_Bfree+0x28>
 8013fae:	2010      	movs	r0, #16
 8013fb0:	f7fe f8e8 	bl	8012184 <malloc>
 8013fb4:	4602      	mov	r2, r0
 8013fb6:	61e8      	str	r0, [r5, #28]
 8013fb8:	b920      	cbnz	r0, 8013fc4 <_Bfree+0x20>
 8013fba:	4b09      	ldr	r3, [pc, #36]	@ (8013fe0 <_Bfree+0x3c>)
 8013fbc:	4809      	ldr	r0, [pc, #36]	@ (8013fe4 <_Bfree+0x40>)
 8013fbe:	218f      	movs	r1, #143	@ 0x8f
 8013fc0:	f001 fab4 	bl	801552c <__assert_func>
 8013fc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013fc8:	6006      	str	r6, [r0, #0]
 8013fca:	60c6      	str	r6, [r0, #12]
 8013fcc:	b13c      	cbz	r4, 8013fde <_Bfree+0x3a>
 8013fce:	69eb      	ldr	r3, [r5, #28]
 8013fd0:	6862      	ldr	r2, [r4, #4]
 8013fd2:	68db      	ldr	r3, [r3, #12]
 8013fd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013fd8:	6021      	str	r1, [r4, #0]
 8013fda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013fde:	bd70      	pop	{r4, r5, r6, pc}
 8013fe0:	080163b2 	.word	0x080163b2
 8013fe4:	08016432 	.word	0x08016432

08013fe8 <__multadd>:
 8013fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fec:	690d      	ldr	r5, [r1, #16]
 8013fee:	4607      	mov	r7, r0
 8013ff0:	460c      	mov	r4, r1
 8013ff2:	461e      	mov	r6, r3
 8013ff4:	f101 0c14 	add.w	ip, r1, #20
 8013ff8:	2000      	movs	r0, #0
 8013ffa:	f8dc 3000 	ldr.w	r3, [ip]
 8013ffe:	b299      	uxth	r1, r3
 8014000:	fb02 6101 	mla	r1, r2, r1, r6
 8014004:	0c1e      	lsrs	r6, r3, #16
 8014006:	0c0b      	lsrs	r3, r1, #16
 8014008:	fb02 3306 	mla	r3, r2, r6, r3
 801400c:	b289      	uxth	r1, r1
 801400e:	3001      	adds	r0, #1
 8014010:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014014:	4285      	cmp	r5, r0
 8014016:	f84c 1b04 	str.w	r1, [ip], #4
 801401a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801401e:	dcec      	bgt.n	8013ffa <__multadd+0x12>
 8014020:	b30e      	cbz	r6, 8014066 <__multadd+0x7e>
 8014022:	68a3      	ldr	r3, [r4, #8]
 8014024:	42ab      	cmp	r3, r5
 8014026:	dc19      	bgt.n	801405c <__multadd+0x74>
 8014028:	6861      	ldr	r1, [r4, #4]
 801402a:	4638      	mov	r0, r7
 801402c:	3101      	adds	r1, #1
 801402e:	f7ff ff79 	bl	8013f24 <_Balloc>
 8014032:	4680      	mov	r8, r0
 8014034:	b928      	cbnz	r0, 8014042 <__multadd+0x5a>
 8014036:	4602      	mov	r2, r0
 8014038:	4b0c      	ldr	r3, [pc, #48]	@ (801406c <__multadd+0x84>)
 801403a:	480d      	ldr	r0, [pc, #52]	@ (8014070 <__multadd+0x88>)
 801403c:	21ba      	movs	r1, #186	@ 0xba
 801403e:	f001 fa75 	bl	801552c <__assert_func>
 8014042:	6922      	ldr	r2, [r4, #16]
 8014044:	3202      	adds	r2, #2
 8014046:	f104 010c 	add.w	r1, r4, #12
 801404a:	0092      	lsls	r2, r2, #2
 801404c:	300c      	adds	r0, #12
 801404e:	f7ff f916 	bl	801327e <memcpy>
 8014052:	4621      	mov	r1, r4
 8014054:	4638      	mov	r0, r7
 8014056:	f7ff ffa5 	bl	8013fa4 <_Bfree>
 801405a:	4644      	mov	r4, r8
 801405c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014060:	3501      	adds	r5, #1
 8014062:	615e      	str	r6, [r3, #20]
 8014064:	6125      	str	r5, [r4, #16]
 8014066:	4620      	mov	r0, r4
 8014068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801406c:	08016421 	.word	0x08016421
 8014070:	08016432 	.word	0x08016432

08014074 <__hi0bits>:
 8014074:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8014078:	4603      	mov	r3, r0
 801407a:	bf36      	itet	cc
 801407c:	0403      	lslcc	r3, r0, #16
 801407e:	2000      	movcs	r0, #0
 8014080:	2010      	movcc	r0, #16
 8014082:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014086:	bf3c      	itt	cc
 8014088:	021b      	lslcc	r3, r3, #8
 801408a:	3008      	addcc	r0, #8
 801408c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014090:	bf3c      	itt	cc
 8014092:	011b      	lslcc	r3, r3, #4
 8014094:	3004      	addcc	r0, #4
 8014096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801409a:	bf3c      	itt	cc
 801409c:	009b      	lslcc	r3, r3, #2
 801409e:	3002      	addcc	r0, #2
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	db05      	blt.n	80140b0 <__hi0bits+0x3c>
 80140a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80140a8:	f100 0001 	add.w	r0, r0, #1
 80140ac:	bf08      	it	eq
 80140ae:	2020      	moveq	r0, #32
 80140b0:	4770      	bx	lr

080140b2 <__lo0bits>:
 80140b2:	6803      	ldr	r3, [r0, #0]
 80140b4:	4602      	mov	r2, r0
 80140b6:	f013 0007 	ands.w	r0, r3, #7
 80140ba:	d00b      	beq.n	80140d4 <__lo0bits+0x22>
 80140bc:	07d9      	lsls	r1, r3, #31
 80140be:	d421      	bmi.n	8014104 <__lo0bits+0x52>
 80140c0:	0798      	lsls	r0, r3, #30
 80140c2:	bf49      	itett	mi
 80140c4:	085b      	lsrmi	r3, r3, #1
 80140c6:	089b      	lsrpl	r3, r3, #2
 80140c8:	2001      	movmi	r0, #1
 80140ca:	6013      	strmi	r3, [r2, #0]
 80140cc:	bf5c      	itt	pl
 80140ce:	6013      	strpl	r3, [r2, #0]
 80140d0:	2002      	movpl	r0, #2
 80140d2:	4770      	bx	lr
 80140d4:	b299      	uxth	r1, r3
 80140d6:	b909      	cbnz	r1, 80140dc <__lo0bits+0x2a>
 80140d8:	0c1b      	lsrs	r3, r3, #16
 80140da:	2010      	movs	r0, #16
 80140dc:	b2d9      	uxtb	r1, r3
 80140de:	b909      	cbnz	r1, 80140e4 <__lo0bits+0x32>
 80140e0:	3008      	adds	r0, #8
 80140e2:	0a1b      	lsrs	r3, r3, #8
 80140e4:	0719      	lsls	r1, r3, #28
 80140e6:	bf04      	itt	eq
 80140e8:	091b      	lsreq	r3, r3, #4
 80140ea:	3004      	addeq	r0, #4
 80140ec:	0799      	lsls	r1, r3, #30
 80140ee:	bf04      	itt	eq
 80140f0:	089b      	lsreq	r3, r3, #2
 80140f2:	3002      	addeq	r0, #2
 80140f4:	07d9      	lsls	r1, r3, #31
 80140f6:	d403      	bmi.n	8014100 <__lo0bits+0x4e>
 80140f8:	085b      	lsrs	r3, r3, #1
 80140fa:	f100 0001 	add.w	r0, r0, #1
 80140fe:	d003      	beq.n	8014108 <__lo0bits+0x56>
 8014100:	6013      	str	r3, [r2, #0]
 8014102:	4770      	bx	lr
 8014104:	2000      	movs	r0, #0
 8014106:	4770      	bx	lr
 8014108:	2020      	movs	r0, #32
 801410a:	4770      	bx	lr

0801410c <__i2b>:
 801410c:	b510      	push	{r4, lr}
 801410e:	460c      	mov	r4, r1
 8014110:	2101      	movs	r1, #1
 8014112:	f7ff ff07 	bl	8013f24 <_Balloc>
 8014116:	4602      	mov	r2, r0
 8014118:	b928      	cbnz	r0, 8014126 <__i2b+0x1a>
 801411a:	4b05      	ldr	r3, [pc, #20]	@ (8014130 <__i2b+0x24>)
 801411c:	4805      	ldr	r0, [pc, #20]	@ (8014134 <__i2b+0x28>)
 801411e:	f240 1145 	movw	r1, #325	@ 0x145
 8014122:	f001 fa03 	bl	801552c <__assert_func>
 8014126:	2301      	movs	r3, #1
 8014128:	6144      	str	r4, [r0, #20]
 801412a:	6103      	str	r3, [r0, #16]
 801412c:	bd10      	pop	{r4, pc}
 801412e:	bf00      	nop
 8014130:	08016421 	.word	0x08016421
 8014134:	08016432 	.word	0x08016432

08014138 <__multiply>:
 8014138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801413c:	4617      	mov	r7, r2
 801413e:	690a      	ldr	r2, [r1, #16]
 8014140:	693b      	ldr	r3, [r7, #16]
 8014142:	429a      	cmp	r2, r3
 8014144:	bfa8      	it	ge
 8014146:	463b      	movge	r3, r7
 8014148:	4689      	mov	r9, r1
 801414a:	bfa4      	itt	ge
 801414c:	460f      	movge	r7, r1
 801414e:	4699      	movge	r9, r3
 8014150:	693d      	ldr	r5, [r7, #16]
 8014152:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014156:	68bb      	ldr	r3, [r7, #8]
 8014158:	6879      	ldr	r1, [r7, #4]
 801415a:	eb05 060a 	add.w	r6, r5, sl
 801415e:	42b3      	cmp	r3, r6
 8014160:	b085      	sub	sp, #20
 8014162:	bfb8      	it	lt
 8014164:	3101      	addlt	r1, #1
 8014166:	f7ff fedd 	bl	8013f24 <_Balloc>
 801416a:	b930      	cbnz	r0, 801417a <__multiply+0x42>
 801416c:	4602      	mov	r2, r0
 801416e:	4b41      	ldr	r3, [pc, #260]	@ (8014274 <__multiply+0x13c>)
 8014170:	4841      	ldr	r0, [pc, #260]	@ (8014278 <__multiply+0x140>)
 8014172:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8014176:	f001 f9d9 	bl	801552c <__assert_func>
 801417a:	f100 0414 	add.w	r4, r0, #20
 801417e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8014182:	4623      	mov	r3, r4
 8014184:	2200      	movs	r2, #0
 8014186:	4573      	cmp	r3, lr
 8014188:	d320      	bcc.n	80141cc <__multiply+0x94>
 801418a:	f107 0814 	add.w	r8, r7, #20
 801418e:	f109 0114 	add.w	r1, r9, #20
 8014192:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014196:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801419a:	9302      	str	r3, [sp, #8]
 801419c:	1beb      	subs	r3, r5, r7
 801419e:	3b15      	subs	r3, #21
 80141a0:	f023 0303 	bic.w	r3, r3, #3
 80141a4:	3304      	adds	r3, #4
 80141a6:	3715      	adds	r7, #21
 80141a8:	42bd      	cmp	r5, r7
 80141aa:	bf38      	it	cc
 80141ac:	2304      	movcc	r3, #4
 80141ae:	9301      	str	r3, [sp, #4]
 80141b0:	9b02      	ldr	r3, [sp, #8]
 80141b2:	9103      	str	r1, [sp, #12]
 80141b4:	428b      	cmp	r3, r1
 80141b6:	d80c      	bhi.n	80141d2 <__multiply+0x9a>
 80141b8:	2e00      	cmp	r6, #0
 80141ba:	dd03      	ble.n	80141c4 <__multiply+0x8c>
 80141bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d055      	beq.n	8014270 <__multiply+0x138>
 80141c4:	6106      	str	r6, [r0, #16]
 80141c6:	b005      	add	sp, #20
 80141c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141cc:	f843 2b04 	str.w	r2, [r3], #4
 80141d0:	e7d9      	b.n	8014186 <__multiply+0x4e>
 80141d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80141d6:	f1ba 0f00 	cmp.w	sl, #0
 80141da:	d01f      	beq.n	801421c <__multiply+0xe4>
 80141dc:	46c4      	mov	ip, r8
 80141de:	46a1      	mov	r9, r4
 80141e0:	2700      	movs	r7, #0
 80141e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80141e6:	f8d9 3000 	ldr.w	r3, [r9]
 80141ea:	fa1f fb82 	uxth.w	fp, r2
 80141ee:	b29b      	uxth	r3, r3
 80141f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80141f4:	443b      	add	r3, r7
 80141f6:	f8d9 7000 	ldr.w	r7, [r9]
 80141fa:	0c12      	lsrs	r2, r2, #16
 80141fc:	0c3f      	lsrs	r7, r7, #16
 80141fe:	fb0a 7202 	mla	r2, sl, r2, r7
 8014202:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014206:	b29b      	uxth	r3, r3
 8014208:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801420c:	4565      	cmp	r5, ip
 801420e:	f849 3b04 	str.w	r3, [r9], #4
 8014212:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014216:	d8e4      	bhi.n	80141e2 <__multiply+0xaa>
 8014218:	9b01      	ldr	r3, [sp, #4]
 801421a:	50e7      	str	r7, [r4, r3]
 801421c:	9b03      	ldr	r3, [sp, #12]
 801421e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014222:	3104      	adds	r1, #4
 8014224:	f1b9 0f00 	cmp.w	r9, #0
 8014228:	d020      	beq.n	801426c <__multiply+0x134>
 801422a:	6823      	ldr	r3, [r4, #0]
 801422c:	4647      	mov	r7, r8
 801422e:	46a4      	mov	ip, r4
 8014230:	f04f 0a00 	mov.w	sl, #0
 8014234:	f8b7 b000 	ldrh.w	fp, [r7]
 8014238:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801423c:	fb09 220b 	mla	r2, r9, fp, r2
 8014240:	4452      	add	r2, sl
 8014242:	b29b      	uxth	r3, r3
 8014244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014248:	f84c 3b04 	str.w	r3, [ip], #4
 801424c:	f857 3b04 	ldr.w	r3, [r7], #4
 8014250:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014254:	f8bc 3000 	ldrh.w	r3, [ip]
 8014258:	fb09 330a 	mla	r3, r9, sl, r3
 801425c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8014260:	42bd      	cmp	r5, r7
 8014262:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8014266:	d8e5      	bhi.n	8014234 <__multiply+0xfc>
 8014268:	9a01      	ldr	r2, [sp, #4]
 801426a:	50a3      	str	r3, [r4, r2]
 801426c:	3404      	adds	r4, #4
 801426e:	e79f      	b.n	80141b0 <__multiply+0x78>
 8014270:	3e01      	subs	r6, #1
 8014272:	e7a1      	b.n	80141b8 <__multiply+0x80>
 8014274:	08016421 	.word	0x08016421
 8014278:	08016432 	.word	0x08016432

0801427c <__pow5mult>:
 801427c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014280:	4615      	mov	r5, r2
 8014282:	f012 0203 	ands.w	r2, r2, #3
 8014286:	4607      	mov	r7, r0
 8014288:	460e      	mov	r6, r1
 801428a:	d007      	beq.n	801429c <__pow5mult+0x20>
 801428c:	4c25      	ldr	r4, [pc, #148]	@ (8014324 <__pow5mult+0xa8>)
 801428e:	3a01      	subs	r2, #1
 8014290:	2300      	movs	r3, #0
 8014292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014296:	f7ff fea7 	bl	8013fe8 <__multadd>
 801429a:	4606      	mov	r6, r0
 801429c:	10ad      	asrs	r5, r5, #2
 801429e:	d03d      	beq.n	801431c <__pow5mult+0xa0>
 80142a0:	69fc      	ldr	r4, [r7, #28]
 80142a2:	b97c      	cbnz	r4, 80142c4 <__pow5mult+0x48>
 80142a4:	2010      	movs	r0, #16
 80142a6:	f7fd ff6d 	bl	8012184 <malloc>
 80142aa:	4602      	mov	r2, r0
 80142ac:	61f8      	str	r0, [r7, #28]
 80142ae:	b928      	cbnz	r0, 80142bc <__pow5mult+0x40>
 80142b0:	4b1d      	ldr	r3, [pc, #116]	@ (8014328 <__pow5mult+0xac>)
 80142b2:	481e      	ldr	r0, [pc, #120]	@ (801432c <__pow5mult+0xb0>)
 80142b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80142b8:	f001 f938 	bl	801552c <__assert_func>
 80142bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80142c0:	6004      	str	r4, [r0, #0]
 80142c2:	60c4      	str	r4, [r0, #12]
 80142c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80142c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80142cc:	b94c      	cbnz	r4, 80142e2 <__pow5mult+0x66>
 80142ce:	f240 2171 	movw	r1, #625	@ 0x271
 80142d2:	4638      	mov	r0, r7
 80142d4:	f7ff ff1a 	bl	801410c <__i2b>
 80142d8:	2300      	movs	r3, #0
 80142da:	f8c8 0008 	str.w	r0, [r8, #8]
 80142de:	4604      	mov	r4, r0
 80142e0:	6003      	str	r3, [r0, #0]
 80142e2:	f04f 0900 	mov.w	r9, #0
 80142e6:	07eb      	lsls	r3, r5, #31
 80142e8:	d50a      	bpl.n	8014300 <__pow5mult+0x84>
 80142ea:	4631      	mov	r1, r6
 80142ec:	4622      	mov	r2, r4
 80142ee:	4638      	mov	r0, r7
 80142f0:	f7ff ff22 	bl	8014138 <__multiply>
 80142f4:	4631      	mov	r1, r6
 80142f6:	4680      	mov	r8, r0
 80142f8:	4638      	mov	r0, r7
 80142fa:	f7ff fe53 	bl	8013fa4 <_Bfree>
 80142fe:	4646      	mov	r6, r8
 8014300:	106d      	asrs	r5, r5, #1
 8014302:	d00b      	beq.n	801431c <__pow5mult+0xa0>
 8014304:	6820      	ldr	r0, [r4, #0]
 8014306:	b938      	cbnz	r0, 8014318 <__pow5mult+0x9c>
 8014308:	4622      	mov	r2, r4
 801430a:	4621      	mov	r1, r4
 801430c:	4638      	mov	r0, r7
 801430e:	f7ff ff13 	bl	8014138 <__multiply>
 8014312:	6020      	str	r0, [r4, #0]
 8014314:	f8c0 9000 	str.w	r9, [r0]
 8014318:	4604      	mov	r4, r0
 801431a:	e7e4      	b.n	80142e6 <__pow5mult+0x6a>
 801431c:	4630      	mov	r0, r6
 801431e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014322:	bf00      	nop
 8014324:	080164f4 	.word	0x080164f4
 8014328:	080163b2 	.word	0x080163b2
 801432c:	08016432 	.word	0x08016432

08014330 <__lshift>:
 8014330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014334:	460c      	mov	r4, r1
 8014336:	6849      	ldr	r1, [r1, #4]
 8014338:	6923      	ldr	r3, [r4, #16]
 801433a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801433e:	68a3      	ldr	r3, [r4, #8]
 8014340:	4607      	mov	r7, r0
 8014342:	4691      	mov	r9, r2
 8014344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014348:	f108 0601 	add.w	r6, r8, #1
 801434c:	42b3      	cmp	r3, r6
 801434e:	db0b      	blt.n	8014368 <__lshift+0x38>
 8014350:	4638      	mov	r0, r7
 8014352:	f7ff fde7 	bl	8013f24 <_Balloc>
 8014356:	4605      	mov	r5, r0
 8014358:	b948      	cbnz	r0, 801436e <__lshift+0x3e>
 801435a:	4602      	mov	r2, r0
 801435c:	4b28      	ldr	r3, [pc, #160]	@ (8014400 <__lshift+0xd0>)
 801435e:	4829      	ldr	r0, [pc, #164]	@ (8014404 <__lshift+0xd4>)
 8014360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014364:	f001 f8e2 	bl	801552c <__assert_func>
 8014368:	3101      	adds	r1, #1
 801436a:	005b      	lsls	r3, r3, #1
 801436c:	e7ee      	b.n	801434c <__lshift+0x1c>
 801436e:	2300      	movs	r3, #0
 8014370:	f100 0114 	add.w	r1, r0, #20
 8014374:	f100 0210 	add.w	r2, r0, #16
 8014378:	4618      	mov	r0, r3
 801437a:	4553      	cmp	r3, sl
 801437c:	db33      	blt.n	80143e6 <__lshift+0xb6>
 801437e:	6920      	ldr	r0, [r4, #16]
 8014380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014384:	f104 0314 	add.w	r3, r4, #20
 8014388:	f019 091f 	ands.w	r9, r9, #31
 801438c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014390:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014394:	d02b      	beq.n	80143ee <__lshift+0xbe>
 8014396:	f1c9 0e20 	rsb	lr, r9, #32
 801439a:	468a      	mov	sl, r1
 801439c:	2200      	movs	r2, #0
 801439e:	6818      	ldr	r0, [r3, #0]
 80143a0:	fa00 f009 	lsl.w	r0, r0, r9
 80143a4:	4310      	orrs	r0, r2
 80143a6:	f84a 0b04 	str.w	r0, [sl], #4
 80143aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80143ae:	459c      	cmp	ip, r3
 80143b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80143b4:	d8f3      	bhi.n	801439e <__lshift+0x6e>
 80143b6:	ebac 0304 	sub.w	r3, ip, r4
 80143ba:	3b15      	subs	r3, #21
 80143bc:	f023 0303 	bic.w	r3, r3, #3
 80143c0:	3304      	adds	r3, #4
 80143c2:	f104 0015 	add.w	r0, r4, #21
 80143c6:	4560      	cmp	r0, ip
 80143c8:	bf88      	it	hi
 80143ca:	2304      	movhi	r3, #4
 80143cc:	50ca      	str	r2, [r1, r3]
 80143ce:	b10a      	cbz	r2, 80143d4 <__lshift+0xa4>
 80143d0:	f108 0602 	add.w	r6, r8, #2
 80143d4:	3e01      	subs	r6, #1
 80143d6:	4638      	mov	r0, r7
 80143d8:	612e      	str	r6, [r5, #16]
 80143da:	4621      	mov	r1, r4
 80143dc:	f7ff fde2 	bl	8013fa4 <_Bfree>
 80143e0:	4628      	mov	r0, r5
 80143e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80143ea:	3301      	adds	r3, #1
 80143ec:	e7c5      	b.n	801437a <__lshift+0x4a>
 80143ee:	3904      	subs	r1, #4
 80143f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80143f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80143f8:	459c      	cmp	ip, r3
 80143fa:	d8f9      	bhi.n	80143f0 <__lshift+0xc0>
 80143fc:	e7ea      	b.n	80143d4 <__lshift+0xa4>
 80143fe:	bf00      	nop
 8014400:	08016421 	.word	0x08016421
 8014404:	08016432 	.word	0x08016432

08014408 <__mcmp>:
 8014408:	690a      	ldr	r2, [r1, #16]
 801440a:	4603      	mov	r3, r0
 801440c:	6900      	ldr	r0, [r0, #16]
 801440e:	1a80      	subs	r0, r0, r2
 8014410:	b530      	push	{r4, r5, lr}
 8014412:	d10e      	bne.n	8014432 <__mcmp+0x2a>
 8014414:	3314      	adds	r3, #20
 8014416:	3114      	adds	r1, #20
 8014418:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801441c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014420:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014424:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014428:	4295      	cmp	r5, r2
 801442a:	d003      	beq.n	8014434 <__mcmp+0x2c>
 801442c:	d205      	bcs.n	801443a <__mcmp+0x32>
 801442e:	f04f 30ff 	mov.w	r0, #4294967295
 8014432:	bd30      	pop	{r4, r5, pc}
 8014434:	42a3      	cmp	r3, r4
 8014436:	d3f3      	bcc.n	8014420 <__mcmp+0x18>
 8014438:	e7fb      	b.n	8014432 <__mcmp+0x2a>
 801443a:	2001      	movs	r0, #1
 801443c:	e7f9      	b.n	8014432 <__mcmp+0x2a>
	...

08014440 <__mdiff>:
 8014440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014444:	4689      	mov	r9, r1
 8014446:	4606      	mov	r6, r0
 8014448:	4611      	mov	r1, r2
 801444a:	4648      	mov	r0, r9
 801444c:	4614      	mov	r4, r2
 801444e:	f7ff ffdb 	bl	8014408 <__mcmp>
 8014452:	1e05      	subs	r5, r0, #0
 8014454:	d112      	bne.n	801447c <__mdiff+0x3c>
 8014456:	4629      	mov	r1, r5
 8014458:	4630      	mov	r0, r6
 801445a:	f7ff fd63 	bl	8013f24 <_Balloc>
 801445e:	4602      	mov	r2, r0
 8014460:	b928      	cbnz	r0, 801446e <__mdiff+0x2e>
 8014462:	4b3f      	ldr	r3, [pc, #252]	@ (8014560 <__mdiff+0x120>)
 8014464:	f240 2137 	movw	r1, #567	@ 0x237
 8014468:	483e      	ldr	r0, [pc, #248]	@ (8014564 <__mdiff+0x124>)
 801446a:	f001 f85f 	bl	801552c <__assert_func>
 801446e:	2301      	movs	r3, #1
 8014470:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014474:	4610      	mov	r0, r2
 8014476:	b003      	add	sp, #12
 8014478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801447c:	bfbc      	itt	lt
 801447e:	464b      	movlt	r3, r9
 8014480:	46a1      	movlt	r9, r4
 8014482:	4630      	mov	r0, r6
 8014484:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014488:	bfba      	itte	lt
 801448a:	461c      	movlt	r4, r3
 801448c:	2501      	movlt	r5, #1
 801448e:	2500      	movge	r5, #0
 8014490:	f7ff fd48 	bl	8013f24 <_Balloc>
 8014494:	4602      	mov	r2, r0
 8014496:	b918      	cbnz	r0, 80144a0 <__mdiff+0x60>
 8014498:	4b31      	ldr	r3, [pc, #196]	@ (8014560 <__mdiff+0x120>)
 801449a:	f240 2145 	movw	r1, #581	@ 0x245
 801449e:	e7e3      	b.n	8014468 <__mdiff+0x28>
 80144a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80144a4:	6926      	ldr	r6, [r4, #16]
 80144a6:	60c5      	str	r5, [r0, #12]
 80144a8:	f109 0310 	add.w	r3, r9, #16
 80144ac:	f109 0514 	add.w	r5, r9, #20
 80144b0:	f104 0e14 	add.w	lr, r4, #20
 80144b4:	f100 0b14 	add.w	fp, r0, #20
 80144b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80144bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80144c0:	9301      	str	r3, [sp, #4]
 80144c2:	46d9      	mov	r9, fp
 80144c4:	f04f 0c00 	mov.w	ip, #0
 80144c8:	9b01      	ldr	r3, [sp, #4]
 80144ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80144ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80144d2:	9301      	str	r3, [sp, #4]
 80144d4:	fa1f f38a 	uxth.w	r3, sl
 80144d8:	4619      	mov	r1, r3
 80144da:	b283      	uxth	r3, r0
 80144dc:	1acb      	subs	r3, r1, r3
 80144de:	0c00      	lsrs	r0, r0, #16
 80144e0:	4463      	add	r3, ip
 80144e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80144e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80144ea:	b29b      	uxth	r3, r3
 80144ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80144f0:	4576      	cmp	r6, lr
 80144f2:	f849 3b04 	str.w	r3, [r9], #4
 80144f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80144fa:	d8e5      	bhi.n	80144c8 <__mdiff+0x88>
 80144fc:	1b33      	subs	r3, r6, r4
 80144fe:	3b15      	subs	r3, #21
 8014500:	f023 0303 	bic.w	r3, r3, #3
 8014504:	3415      	adds	r4, #21
 8014506:	3304      	adds	r3, #4
 8014508:	42a6      	cmp	r6, r4
 801450a:	bf38      	it	cc
 801450c:	2304      	movcc	r3, #4
 801450e:	441d      	add	r5, r3
 8014510:	445b      	add	r3, fp
 8014512:	461e      	mov	r6, r3
 8014514:	462c      	mov	r4, r5
 8014516:	4544      	cmp	r4, r8
 8014518:	d30e      	bcc.n	8014538 <__mdiff+0xf8>
 801451a:	f108 0103 	add.w	r1, r8, #3
 801451e:	1b49      	subs	r1, r1, r5
 8014520:	f021 0103 	bic.w	r1, r1, #3
 8014524:	3d03      	subs	r5, #3
 8014526:	45a8      	cmp	r8, r5
 8014528:	bf38      	it	cc
 801452a:	2100      	movcc	r1, #0
 801452c:	440b      	add	r3, r1
 801452e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014532:	b191      	cbz	r1, 801455a <__mdiff+0x11a>
 8014534:	6117      	str	r7, [r2, #16]
 8014536:	e79d      	b.n	8014474 <__mdiff+0x34>
 8014538:	f854 1b04 	ldr.w	r1, [r4], #4
 801453c:	46e6      	mov	lr, ip
 801453e:	0c08      	lsrs	r0, r1, #16
 8014540:	fa1c fc81 	uxtah	ip, ip, r1
 8014544:	4471      	add	r1, lr
 8014546:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801454a:	b289      	uxth	r1, r1
 801454c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014550:	f846 1b04 	str.w	r1, [r6], #4
 8014554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014558:	e7dd      	b.n	8014516 <__mdiff+0xd6>
 801455a:	3f01      	subs	r7, #1
 801455c:	e7e7      	b.n	801452e <__mdiff+0xee>
 801455e:	bf00      	nop
 8014560:	08016421 	.word	0x08016421
 8014564:	08016432 	.word	0x08016432

08014568 <__d2b>:
 8014568:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801456c:	460f      	mov	r7, r1
 801456e:	2101      	movs	r1, #1
 8014570:	ec59 8b10 	vmov	r8, r9, d0
 8014574:	4616      	mov	r6, r2
 8014576:	f7ff fcd5 	bl	8013f24 <_Balloc>
 801457a:	4604      	mov	r4, r0
 801457c:	b930      	cbnz	r0, 801458c <__d2b+0x24>
 801457e:	4602      	mov	r2, r0
 8014580:	4b23      	ldr	r3, [pc, #140]	@ (8014610 <__d2b+0xa8>)
 8014582:	4824      	ldr	r0, [pc, #144]	@ (8014614 <__d2b+0xac>)
 8014584:	f240 310f 	movw	r1, #783	@ 0x30f
 8014588:	f000 ffd0 	bl	801552c <__assert_func>
 801458c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014590:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014594:	b10d      	cbz	r5, 801459a <__d2b+0x32>
 8014596:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801459a:	9301      	str	r3, [sp, #4]
 801459c:	f1b8 0300 	subs.w	r3, r8, #0
 80145a0:	d023      	beq.n	80145ea <__d2b+0x82>
 80145a2:	4668      	mov	r0, sp
 80145a4:	9300      	str	r3, [sp, #0]
 80145a6:	f7ff fd84 	bl	80140b2 <__lo0bits>
 80145aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80145ae:	b1d0      	cbz	r0, 80145e6 <__d2b+0x7e>
 80145b0:	f1c0 0320 	rsb	r3, r0, #32
 80145b4:	fa02 f303 	lsl.w	r3, r2, r3
 80145b8:	430b      	orrs	r3, r1
 80145ba:	40c2      	lsrs	r2, r0
 80145bc:	6163      	str	r3, [r4, #20]
 80145be:	9201      	str	r2, [sp, #4]
 80145c0:	9b01      	ldr	r3, [sp, #4]
 80145c2:	61a3      	str	r3, [r4, #24]
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	bf0c      	ite	eq
 80145c8:	2201      	moveq	r2, #1
 80145ca:	2202      	movne	r2, #2
 80145cc:	6122      	str	r2, [r4, #16]
 80145ce:	b1a5      	cbz	r5, 80145fa <__d2b+0x92>
 80145d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80145d4:	4405      	add	r5, r0
 80145d6:	603d      	str	r5, [r7, #0]
 80145d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80145dc:	6030      	str	r0, [r6, #0]
 80145de:	4620      	mov	r0, r4
 80145e0:	b003      	add	sp, #12
 80145e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80145e6:	6161      	str	r1, [r4, #20]
 80145e8:	e7ea      	b.n	80145c0 <__d2b+0x58>
 80145ea:	a801      	add	r0, sp, #4
 80145ec:	f7ff fd61 	bl	80140b2 <__lo0bits>
 80145f0:	9b01      	ldr	r3, [sp, #4]
 80145f2:	6163      	str	r3, [r4, #20]
 80145f4:	3020      	adds	r0, #32
 80145f6:	2201      	movs	r2, #1
 80145f8:	e7e8      	b.n	80145cc <__d2b+0x64>
 80145fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80145fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014602:	6038      	str	r0, [r7, #0]
 8014604:	6918      	ldr	r0, [r3, #16]
 8014606:	f7ff fd35 	bl	8014074 <__hi0bits>
 801460a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801460e:	e7e5      	b.n	80145dc <__d2b+0x74>
 8014610:	08016421 	.word	0x08016421
 8014614:	08016432 	.word	0x08016432

08014618 <_malloc_usable_size_r>:
 8014618:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801461c:	1f18      	subs	r0, r3, #4
 801461e:	2b00      	cmp	r3, #0
 8014620:	bfbc      	itt	lt
 8014622:	580b      	ldrlt	r3, [r1, r0]
 8014624:	18c0      	addlt	r0, r0, r3
 8014626:	4770      	bx	lr

08014628 <__ascii_wctomb>:
 8014628:	4603      	mov	r3, r0
 801462a:	4608      	mov	r0, r1
 801462c:	b141      	cbz	r1, 8014640 <__ascii_wctomb+0x18>
 801462e:	2aff      	cmp	r2, #255	@ 0xff
 8014630:	d904      	bls.n	801463c <__ascii_wctomb+0x14>
 8014632:	228a      	movs	r2, #138	@ 0x8a
 8014634:	601a      	str	r2, [r3, #0]
 8014636:	f04f 30ff 	mov.w	r0, #4294967295
 801463a:	4770      	bx	lr
 801463c:	700a      	strb	r2, [r1, #0]
 801463e:	2001      	movs	r0, #1
 8014640:	4770      	bx	lr

08014642 <__ssputs_r>:
 8014642:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014646:	688e      	ldr	r6, [r1, #8]
 8014648:	461f      	mov	r7, r3
 801464a:	42be      	cmp	r6, r7
 801464c:	680b      	ldr	r3, [r1, #0]
 801464e:	4682      	mov	sl, r0
 8014650:	460c      	mov	r4, r1
 8014652:	4690      	mov	r8, r2
 8014654:	d82d      	bhi.n	80146b2 <__ssputs_r+0x70>
 8014656:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801465a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801465e:	d026      	beq.n	80146ae <__ssputs_r+0x6c>
 8014660:	6965      	ldr	r5, [r4, #20]
 8014662:	6909      	ldr	r1, [r1, #16]
 8014664:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014668:	eba3 0901 	sub.w	r9, r3, r1
 801466c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014670:	1c7b      	adds	r3, r7, #1
 8014672:	444b      	add	r3, r9
 8014674:	106d      	asrs	r5, r5, #1
 8014676:	429d      	cmp	r5, r3
 8014678:	bf38      	it	cc
 801467a:	461d      	movcc	r5, r3
 801467c:	0553      	lsls	r3, r2, #21
 801467e:	d527      	bpl.n	80146d0 <__ssputs_r+0x8e>
 8014680:	4629      	mov	r1, r5
 8014682:	f7fd fdb1 	bl	80121e8 <_malloc_r>
 8014686:	4606      	mov	r6, r0
 8014688:	b360      	cbz	r0, 80146e4 <__ssputs_r+0xa2>
 801468a:	6921      	ldr	r1, [r4, #16]
 801468c:	464a      	mov	r2, r9
 801468e:	f7fe fdf6 	bl	801327e <memcpy>
 8014692:	89a3      	ldrh	r3, [r4, #12]
 8014694:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801469c:	81a3      	strh	r3, [r4, #12]
 801469e:	6126      	str	r6, [r4, #16]
 80146a0:	6165      	str	r5, [r4, #20]
 80146a2:	444e      	add	r6, r9
 80146a4:	eba5 0509 	sub.w	r5, r5, r9
 80146a8:	6026      	str	r6, [r4, #0]
 80146aa:	60a5      	str	r5, [r4, #8]
 80146ac:	463e      	mov	r6, r7
 80146ae:	42be      	cmp	r6, r7
 80146b0:	d900      	bls.n	80146b4 <__ssputs_r+0x72>
 80146b2:	463e      	mov	r6, r7
 80146b4:	6820      	ldr	r0, [r4, #0]
 80146b6:	4632      	mov	r2, r6
 80146b8:	4641      	mov	r1, r8
 80146ba:	f000 fefa 	bl	80154b2 <memmove>
 80146be:	68a3      	ldr	r3, [r4, #8]
 80146c0:	1b9b      	subs	r3, r3, r6
 80146c2:	60a3      	str	r3, [r4, #8]
 80146c4:	6823      	ldr	r3, [r4, #0]
 80146c6:	4433      	add	r3, r6
 80146c8:	6023      	str	r3, [r4, #0]
 80146ca:	2000      	movs	r0, #0
 80146cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146d0:	462a      	mov	r2, r5
 80146d2:	f7fd fe1d 	bl	8012310 <_realloc_r>
 80146d6:	4606      	mov	r6, r0
 80146d8:	2800      	cmp	r0, #0
 80146da:	d1e0      	bne.n	801469e <__ssputs_r+0x5c>
 80146dc:	6921      	ldr	r1, [r4, #16]
 80146de:	4650      	mov	r0, sl
 80146e0:	f7ff fbc4 	bl	8013e6c <_free_r>
 80146e4:	230c      	movs	r3, #12
 80146e6:	f8ca 3000 	str.w	r3, [sl]
 80146ea:	89a3      	ldrh	r3, [r4, #12]
 80146ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146f0:	81a3      	strh	r3, [r4, #12]
 80146f2:	f04f 30ff 	mov.w	r0, #4294967295
 80146f6:	e7e9      	b.n	80146cc <__ssputs_r+0x8a>

080146f8 <_svfiprintf_r>:
 80146f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146fc:	4698      	mov	r8, r3
 80146fe:	898b      	ldrh	r3, [r1, #12]
 8014700:	061b      	lsls	r3, r3, #24
 8014702:	b09d      	sub	sp, #116	@ 0x74
 8014704:	4607      	mov	r7, r0
 8014706:	460d      	mov	r5, r1
 8014708:	4614      	mov	r4, r2
 801470a:	d510      	bpl.n	801472e <_svfiprintf_r+0x36>
 801470c:	690b      	ldr	r3, [r1, #16]
 801470e:	b973      	cbnz	r3, 801472e <_svfiprintf_r+0x36>
 8014710:	2140      	movs	r1, #64	@ 0x40
 8014712:	f7fd fd69 	bl	80121e8 <_malloc_r>
 8014716:	6028      	str	r0, [r5, #0]
 8014718:	6128      	str	r0, [r5, #16]
 801471a:	b930      	cbnz	r0, 801472a <_svfiprintf_r+0x32>
 801471c:	230c      	movs	r3, #12
 801471e:	603b      	str	r3, [r7, #0]
 8014720:	f04f 30ff 	mov.w	r0, #4294967295
 8014724:	b01d      	add	sp, #116	@ 0x74
 8014726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801472a:	2340      	movs	r3, #64	@ 0x40
 801472c:	616b      	str	r3, [r5, #20]
 801472e:	2300      	movs	r3, #0
 8014730:	9309      	str	r3, [sp, #36]	@ 0x24
 8014732:	2320      	movs	r3, #32
 8014734:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014738:	f8cd 800c 	str.w	r8, [sp, #12]
 801473c:	2330      	movs	r3, #48	@ 0x30
 801473e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80148dc <_svfiprintf_r+0x1e4>
 8014742:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014746:	f04f 0901 	mov.w	r9, #1
 801474a:	4623      	mov	r3, r4
 801474c:	469a      	mov	sl, r3
 801474e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014752:	b10a      	cbz	r2, 8014758 <_svfiprintf_r+0x60>
 8014754:	2a25      	cmp	r2, #37	@ 0x25
 8014756:	d1f9      	bne.n	801474c <_svfiprintf_r+0x54>
 8014758:	ebba 0b04 	subs.w	fp, sl, r4
 801475c:	d00b      	beq.n	8014776 <_svfiprintf_r+0x7e>
 801475e:	465b      	mov	r3, fp
 8014760:	4622      	mov	r2, r4
 8014762:	4629      	mov	r1, r5
 8014764:	4638      	mov	r0, r7
 8014766:	f7ff ff6c 	bl	8014642 <__ssputs_r>
 801476a:	3001      	adds	r0, #1
 801476c:	f000 80a7 	beq.w	80148be <_svfiprintf_r+0x1c6>
 8014770:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014772:	445a      	add	r2, fp
 8014774:	9209      	str	r2, [sp, #36]	@ 0x24
 8014776:	f89a 3000 	ldrb.w	r3, [sl]
 801477a:	2b00      	cmp	r3, #0
 801477c:	f000 809f 	beq.w	80148be <_svfiprintf_r+0x1c6>
 8014780:	2300      	movs	r3, #0
 8014782:	f04f 32ff 	mov.w	r2, #4294967295
 8014786:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801478a:	f10a 0a01 	add.w	sl, sl, #1
 801478e:	9304      	str	r3, [sp, #16]
 8014790:	9307      	str	r3, [sp, #28]
 8014792:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014796:	931a      	str	r3, [sp, #104]	@ 0x68
 8014798:	4654      	mov	r4, sl
 801479a:	2205      	movs	r2, #5
 801479c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147a0:	484e      	ldr	r0, [pc, #312]	@ (80148dc <_svfiprintf_r+0x1e4>)
 80147a2:	f7eb fd9d 	bl	80002e0 <memchr>
 80147a6:	9a04      	ldr	r2, [sp, #16]
 80147a8:	b9d8      	cbnz	r0, 80147e2 <_svfiprintf_r+0xea>
 80147aa:	06d0      	lsls	r0, r2, #27
 80147ac:	bf44      	itt	mi
 80147ae:	2320      	movmi	r3, #32
 80147b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80147b4:	0711      	lsls	r1, r2, #28
 80147b6:	bf44      	itt	mi
 80147b8:	232b      	movmi	r3, #43	@ 0x2b
 80147ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80147be:	f89a 3000 	ldrb.w	r3, [sl]
 80147c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80147c4:	d015      	beq.n	80147f2 <_svfiprintf_r+0xfa>
 80147c6:	9a07      	ldr	r2, [sp, #28]
 80147c8:	4654      	mov	r4, sl
 80147ca:	2000      	movs	r0, #0
 80147cc:	f04f 0c0a 	mov.w	ip, #10
 80147d0:	4621      	mov	r1, r4
 80147d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80147d6:	3b30      	subs	r3, #48	@ 0x30
 80147d8:	2b09      	cmp	r3, #9
 80147da:	d94b      	bls.n	8014874 <_svfiprintf_r+0x17c>
 80147dc:	b1b0      	cbz	r0, 801480c <_svfiprintf_r+0x114>
 80147de:	9207      	str	r2, [sp, #28]
 80147e0:	e014      	b.n	801480c <_svfiprintf_r+0x114>
 80147e2:	eba0 0308 	sub.w	r3, r0, r8
 80147e6:	fa09 f303 	lsl.w	r3, r9, r3
 80147ea:	4313      	orrs	r3, r2
 80147ec:	9304      	str	r3, [sp, #16]
 80147ee:	46a2      	mov	sl, r4
 80147f0:	e7d2      	b.n	8014798 <_svfiprintf_r+0xa0>
 80147f2:	9b03      	ldr	r3, [sp, #12]
 80147f4:	1d19      	adds	r1, r3, #4
 80147f6:	681b      	ldr	r3, [r3, #0]
 80147f8:	9103      	str	r1, [sp, #12]
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	bfbb      	ittet	lt
 80147fe:	425b      	neglt	r3, r3
 8014800:	f042 0202 	orrlt.w	r2, r2, #2
 8014804:	9307      	strge	r3, [sp, #28]
 8014806:	9307      	strlt	r3, [sp, #28]
 8014808:	bfb8      	it	lt
 801480a:	9204      	strlt	r2, [sp, #16]
 801480c:	7823      	ldrb	r3, [r4, #0]
 801480e:	2b2e      	cmp	r3, #46	@ 0x2e
 8014810:	d10a      	bne.n	8014828 <_svfiprintf_r+0x130>
 8014812:	7863      	ldrb	r3, [r4, #1]
 8014814:	2b2a      	cmp	r3, #42	@ 0x2a
 8014816:	d132      	bne.n	801487e <_svfiprintf_r+0x186>
 8014818:	9b03      	ldr	r3, [sp, #12]
 801481a:	1d1a      	adds	r2, r3, #4
 801481c:	681b      	ldr	r3, [r3, #0]
 801481e:	9203      	str	r2, [sp, #12]
 8014820:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014824:	3402      	adds	r4, #2
 8014826:	9305      	str	r3, [sp, #20]
 8014828:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80148ec <_svfiprintf_r+0x1f4>
 801482c:	7821      	ldrb	r1, [r4, #0]
 801482e:	2203      	movs	r2, #3
 8014830:	4650      	mov	r0, sl
 8014832:	f7eb fd55 	bl	80002e0 <memchr>
 8014836:	b138      	cbz	r0, 8014848 <_svfiprintf_r+0x150>
 8014838:	9b04      	ldr	r3, [sp, #16]
 801483a:	eba0 000a 	sub.w	r0, r0, sl
 801483e:	2240      	movs	r2, #64	@ 0x40
 8014840:	4082      	lsls	r2, r0
 8014842:	4313      	orrs	r3, r2
 8014844:	3401      	adds	r4, #1
 8014846:	9304      	str	r3, [sp, #16]
 8014848:	f814 1b01 	ldrb.w	r1, [r4], #1
 801484c:	4824      	ldr	r0, [pc, #144]	@ (80148e0 <_svfiprintf_r+0x1e8>)
 801484e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014852:	2206      	movs	r2, #6
 8014854:	f7eb fd44 	bl	80002e0 <memchr>
 8014858:	2800      	cmp	r0, #0
 801485a:	d036      	beq.n	80148ca <_svfiprintf_r+0x1d2>
 801485c:	4b21      	ldr	r3, [pc, #132]	@ (80148e4 <_svfiprintf_r+0x1ec>)
 801485e:	bb1b      	cbnz	r3, 80148a8 <_svfiprintf_r+0x1b0>
 8014860:	9b03      	ldr	r3, [sp, #12]
 8014862:	3307      	adds	r3, #7
 8014864:	f023 0307 	bic.w	r3, r3, #7
 8014868:	3308      	adds	r3, #8
 801486a:	9303      	str	r3, [sp, #12]
 801486c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801486e:	4433      	add	r3, r6
 8014870:	9309      	str	r3, [sp, #36]	@ 0x24
 8014872:	e76a      	b.n	801474a <_svfiprintf_r+0x52>
 8014874:	fb0c 3202 	mla	r2, ip, r2, r3
 8014878:	460c      	mov	r4, r1
 801487a:	2001      	movs	r0, #1
 801487c:	e7a8      	b.n	80147d0 <_svfiprintf_r+0xd8>
 801487e:	2300      	movs	r3, #0
 8014880:	3401      	adds	r4, #1
 8014882:	9305      	str	r3, [sp, #20]
 8014884:	4619      	mov	r1, r3
 8014886:	f04f 0c0a 	mov.w	ip, #10
 801488a:	4620      	mov	r0, r4
 801488c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014890:	3a30      	subs	r2, #48	@ 0x30
 8014892:	2a09      	cmp	r2, #9
 8014894:	d903      	bls.n	801489e <_svfiprintf_r+0x1a6>
 8014896:	2b00      	cmp	r3, #0
 8014898:	d0c6      	beq.n	8014828 <_svfiprintf_r+0x130>
 801489a:	9105      	str	r1, [sp, #20]
 801489c:	e7c4      	b.n	8014828 <_svfiprintf_r+0x130>
 801489e:	fb0c 2101 	mla	r1, ip, r1, r2
 80148a2:	4604      	mov	r4, r0
 80148a4:	2301      	movs	r3, #1
 80148a6:	e7f0      	b.n	801488a <_svfiprintf_r+0x192>
 80148a8:	ab03      	add	r3, sp, #12
 80148aa:	9300      	str	r3, [sp, #0]
 80148ac:	462a      	mov	r2, r5
 80148ae:	4b0e      	ldr	r3, [pc, #56]	@ (80148e8 <_svfiprintf_r+0x1f0>)
 80148b0:	a904      	add	r1, sp, #16
 80148b2:	4638      	mov	r0, r7
 80148b4:	f7fd fde8 	bl	8012488 <_printf_float>
 80148b8:	1c42      	adds	r2, r0, #1
 80148ba:	4606      	mov	r6, r0
 80148bc:	d1d6      	bne.n	801486c <_svfiprintf_r+0x174>
 80148be:	89ab      	ldrh	r3, [r5, #12]
 80148c0:	065b      	lsls	r3, r3, #25
 80148c2:	f53f af2d 	bmi.w	8014720 <_svfiprintf_r+0x28>
 80148c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80148c8:	e72c      	b.n	8014724 <_svfiprintf_r+0x2c>
 80148ca:	ab03      	add	r3, sp, #12
 80148cc:	9300      	str	r3, [sp, #0]
 80148ce:	462a      	mov	r2, r5
 80148d0:	4b05      	ldr	r3, [pc, #20]	@ (80148e8 <_svfiprintf_r+0x1f0>)
 80148d2:	a904      	add	r1, sp, #16
 80148d4:	4638      	mov	r0, r7
 80148d6:	f7fe f85f 	bl	8012998 <_printf_i>
 80148da:	e7ed      	b.n	80148b8 <_svfiprintf_r+0x1c0>
 80148dc:	0801648b 	.word	0x0801648b
 80148e0:	08016495 	.word	0x08016495
 80148e4:	08012489 	.word	0x08012489
 80148e8:	08014643 	.word	0x08014643
 80148ec:	08016491 	.word	0x08016491

080148f0 <_sungetc_r>:
 80148f0:	b538      	push	{r3, r4, r5, lr}
 80148f2:	1c4b      	adds	r3, r1, #1
 80148f4:	4614      	mov	r4, r2
 80148f6:	d103      	bne.n	8014900 <_sungetc_r+0x10>
 80148f8:	f04f 35ff 	mov.w	r5, #4294967295
 80148fc:	4628      	mov	r0, r5
 80148fe:	bd38      	pop	{r3, r4, r5, pc}
 8014900:	8993      	ldrh	r3, [r2, #12]
 8014902:	f023 0320 	bic.w	r3, r3, #32
 8014906:	8193      	strh	r3, [r2, #12]
 8014908:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801490a:	6852      	ldr	r2, [r2, #4]
 801490c:	b2cd      	uxtb	r5, r1
 801490e:	b18b      	cbz	r3, 8014934 <_sungetc_r+0x44>
 8014910:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8014912:	4293      	cmp	r3, r2
 8014914:	dd08      	ble.n	8014928 <_sungetc_r+0x38>
 8014916:	6823      	ldr	r3, [r4, #0]
 8014918:	1e5a      	subs	r2, r3, #1
 801491a:	6022      	str	r2, [r4, #0]
 801491c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8014920:	6863      	ldr	r3, [r4, #4]
 8014922:	3301      	adds	r3, #1
 8014924:	6063      	str	r3, [r4, #4]
 8014926:	e7e9      	b.n	80148fc <_sungetc_r+0xc>
 8014928:	4621      	mov	r1, r4
 801492a:	f000 fd88 	bl	801543e <__submore>
 801492e:	2800      	cmp	r0, #0
 8014930:	d0f1      	beq.n	8014916 <_sungetc_r+0x26>
 8014932:	e7e1      	b.n	80148f8 <_sungetc_r+0x8>
 8014934:	6921      	ldr	r1, [r4, #16]
 8014936:	6823      	ldr	r3, [r4, #0]
 8014938:	b151      	cbz	r1, 8014950 <_sungetc_r+0x60>
 801493a:	4299      	cmp	r1, r3
 801493c:	d208      	bcs.n	8014950 <_sungetc_r+0x60>
 801493e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8014942:	42a9      	cmp	r1, r5
 8014944:	d104      	bne.n	8014950 <_sungetc_r+0x60>
 8014946:	3b01      	subs	r3, #1
 8014948:	3201      	adds	r2, #1
 801494a:	6023      	str	r3, [r4, #0]
 801494c:	6062      	str	r2, [r4, #4]
 801494e:	e7d5      	b.n	80148fc <_sungetc_r+0xc>
 8014950:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8014954:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014958:	6363      	str	r3, [r4, #52]	@ 0x34
 801495a:	2303      	movs	r3, #3
 801495c:	63a3      	str	r3, [r4, #56]	@ 0x38
 801495e:	4623      	mov	r3, r4
 8014960:	f803 5f46 	strb.w	r5, [r3, #70]!
 8014964:	6023      	str	r3, [r4, #0]
 8014966:	2301      	movs	r3, #1
 8014968:	e7dc      	b.n	8014924 <_sungetc_r+0x34>

0801496a <__ssrefill_r>:
 801496a:	b510      	push	{r4, lr}
 801496c:	460c      	mov	r4, r1
 801496e:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8014970:	b169      	cbz	r1, 801498e <__ssrefill_r+0x24>
 8014972:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014976:	4299      	cmp	r1, r3
 8014978:	d001      	beq.n	801497e <__ssrefill_r+0x14>
 801497a:	f7ff fa77 	bl	8013e6c <_free_r>
 801497e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014980:	6063      	str	r3, [r4, #4]
 8014982:	2000      	movs	r0, #0
 8014984:	6360      	str	r0, [r4, #52]	@ 0x34
 8014986:	b113      	cbz	r3, 801498e <__ssrefill_r+0x24>
 8014988:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801498a:	6023      	str	r3, [r4, #0]
 801498c:	bd10      	pop	{r4, pc}
 801498e:	6923      	ldr	r3, [r4, #16]
 8014990:	6023      	str	r3, [r4, #0]
 8014992:	2300      	movs	r3, #0
 8014994:	6063      	str	r3, [r4, #4]
 8014996:	89a3      	ldrh	r3, [r4, #12]
 8014998:	f043 0320 	orr.w	r3, r3, #32
 801499c:	81a3      	strh	r3, [r4, #12]
 801499e:	f04f 30ff 	mov.w	r0, #4294967295
 80149a2:	e7f3      	b.n	801498c <__ssrefill_r+0x22>

080149a4 <__ssvfiscanf_r>:
 80149a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149a8:	460c      	mov	r4, r1
 80149aa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80149ae:	2100      	movs	r1, #0
 80149b0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80149b4:	49a6      	ldr	r1, [pc, #664]	@ (8014c50 <__ssvfiscanf_r+0x2ac>)
 80149b6:	91a0      	str	r1, [sp, #640]	@ 0x280
 80149b8:	f10d 0804 	add.w	r8, sp, #4
 80149bc:	49a5      	ldr	r1, [pc, #660]	@ (8014c54 <__ssvfiscanf_r+0x2b0>)
 80149be:	4fa6      	ldr	r7, [pc, #664]	@ (8014c58 <__ssvfiscanf_r+0x2b4>)
 80149c0:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80149c4:	4606      	mov	r6, r0
 80149c6:	91a1      	str	r1, [sp, #644]	@ 0x284
 80149c8:	9300      	str	r3, [sp, #0]
 80149ca:	f892 9000 	ldrb.w	r9, [r2]
 80149ce:	f1b9 0f00 	cmp.w	r9, #0
 80149d2:	f000 8158 	beq.w	8014c86 <__ssvfiscanf_r+0x2e2>
 80149d6:	f817 3009 	ldrb.w	r3, [r7, r9]
 80149da:	f013 0308 	ands.w	r3, r3, #8
 80149de:	f102 0501 	add.w	r5, r2, #1
 80149e2:	d019      	beq.n	8014a18 <__ssvfiscanf_r+0x74>
 80149e4:	6863      	ldr	r3, [r4, #4]
 80149e6:	2b00      	cmp	r3, #0
 80149e8:	dd0f      	ble.n	8014a0a <__ssvfiscanf_r+0x66>
 80149ea:	6823      	ldr	r3, [r4, #0]
 80149ec:	781a      	ldrb	r2, [r3, #0]
 80149ee:	5cba      	ldrb	r2, [r7, r2]
 80149f0:	0712      	lsls	r2, r2, #28
 80149f2:	d401      	bmi.n	80149f8 <__ssvfiscanf_r+0x54>
 80149f4:	462a      	mov	r2, r5
 80149f6:	e7e8      	b.n	80149ca <__ssvfiscanf_r+0x26>
 80149f8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80149fa:	3201      	adds	r2, #1
 80149fc:	9245      	str	r2, [sp, #276]	@ 0x114
 80149fe:	6862      	ldr	r2, [r4, #4]
 8014a00:	3301      	adds	r3, #1
 8014a02:	3a01      	subs	r2, #1
 8014a04:	6062      	str	r2, [r4, #4]
 8014a06:	6023      	str	r3, [r4, #0]
 8014a08:	e7ec      	b.n	80149e4 <__ssvfiscanf_r+0x40>
 8014a0a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014a0c:	4621      	mov	r1, r4
 8014a0e:	4630      	mov	r0, r6
 8014a10:	4798      	blx	r3
 8014a12:	2800      	cmp	r0, #0
 8014a14:	d0e9      	beq.n	80149ea <__ssvfiscanf_r+0x46>
 8014a16:	e7ed      	b.n	80149f4 <__ssvfiscanf_r+0x50>
 8014a18:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8014a1c:	f040 8085 	bne.w	8014b2a <__ssvfiscanf_r+0x186>
 8014a20:	9341      	str	r3, [sp, #260]	@ 0x104
 8014a22:	9343      	str	r3, [sp, #268]	@ 0x10c
 8014a24:	7853      	ldrb	r3, [r2, #1]
 8014a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8014a28:	bf02      	ittt	eq
 8014a2a:	2310      	moveq	r3, #16
 8014a2c:	1c95      	addeq	r5, r2, #2
 8014a2e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8014a30:	220a      	movs	r2, #10
 8014a32:	46aa      	mov	sl, r5
 8014a34:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8014a38:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8014a3c:	2b09      	cmp	r3, #9
 8014a3e:	d91e      	bls.n	8014a7e <__ssvfiscanf_r+0xda>
 8014a40:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8014c5c <__ssvfiscanf_r+0x2b8>
 8014a44:	2203      	movs	r2, #3
 8014a46:	4658      	mov	r0, fp
 8014a48:	f7eb fc4a 	bl	80002e0 <memchr>
 8014a4c:	b138      	cbz	r0, 8014a5e <__ssvfiscanf_r+0xba>
 8014a4e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014a50:	eba0 000b 	sub.w	r0, r0, fp
 8014a54:	2301      	movs	r3, #1
 8014a56:	4083      	lsls	r3, r0
 8014a58:	4313      	orrs	r3, r2
 8014a5a:	9341      	str	r3, [sp, #260]	@ 0x104
 8014a5c:	4655      	mov	r5, sl
 8014a5e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014a62:	2b78      	cmp	r3, #120	@ 0x78
 8014a64:	d806      	bhi.n	8014a74 <__ssvfiscanf_r+0xd0>
 8014a66:	2b57      	cmp	r3, #87	@ 0x57
 8014a68:	d810      	bhi.n	8014a8c <__ssvfiscanf_r+0xe8>
 8014a6a:	2b25      	cmp	r3, #37	@ 0x25
 8014a6c:	d05d      	beq.n	8014b2a <__ssvfiscanf_r+0x186>
 8014a6e:	d857      	bhi.n	8014b20 <__ssvfiscanf_r+0x17c>
 8014a70:	2b00      	cmp	r3, #0
 8014a72:	d075      	beq.n	8014b60 <__ssvfiscanf_r+0x1bc>
 8014a74:	2303      	movs	r3, #3
 8014a76:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014a78:	230a      	movs	r3, #10
 8014a7a:	9342      	str	r3, [sp, #264]	@ 0x108
 8014a7c:	e088      	b.n	8014b90 <__ssvfiscanf_r+0x1ec>
 8014a7e:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8014a80:	fb02 1103 	mla	r1, r2, r3, r1
 8014a84:	3930      	subs	r1, #48	@ 0x30
 8014a86:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014a88:	4655      	mov	r5, sl
 8014a8a:	e7d2      	b.n	8014a32 <__ssvfiscanf_r+0x8e>
 8014a8c:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8014a90:	2a20      	cmp	r2, #32
 8014a92:	d8ef      	bhi.n	8014a74 <__ssvfiscanf_r+0xd0>
 8014a94:	a101      	add	r1, pc, #4	@ (adr r1, 8014a9c <__ssvfiscanf_r+0xf8>)
 8014a96:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014a9a:	bf00      	nop
 8014a9c:	08014b6f 	.word	0x08014b6f
 8014aa0:	08014a75 	.word	0x08014a75
 8014aa4:	08014a75 	.word	0x08014a75
 8014aa8:	08014bc9 	.word	0x08014bc9
 8014aac:	08014a75 	.word	0x08014a75
 8014ab0:	08014a75 	.word	0x08014a75
 8014ab4:	08014a75 	.word	0x08014a75
 8014ab8:	08014a75 	.word	0x08014a75
 8014abc:	08014a75 	.word	0x08014a75
 8014ac0:	08014a75 	.word	0x08014a75
 8014ac4:	08014a75 	.word	0x08014a75
 8014ac8:	08014bdf 	.word	0x08014bdf
 8014acc:	08014bc5 	.word	0x08014bc5
 8014ad0:	08014b27 	.word	0x08014b27
 8014ad4:	08014b27 	.word	0x08014b27
 8014ad8:	08014b27 	.word	0x08014b27
 8014adc:	08014a75 	.word	0x08014a75
 8014ae0:	08014b81 	.word	0x08014b81
 8014ae4:	08014a75 	.word	0x08014a75
 8014ae8:	08014a75 	.word	0x08014a75
 8014aec:	08014a75 	.word	0x08014a75
 8014af0:	08014a75 	.word	0x08014a75
 8014af4:	08014bef 	.word	0x08014bef
 8014af8:	08014b89 	.word	0x08014b89
 8014afc:	08014b67 	.word	0x08014b67
 8014b00:	08014a75 	.word	0x08014a75
 8014b04:	08014a75 	.word	0x08014a75
 8014b08:	08014beb 	.word	0x08014beb
 8014b0c:	08014a75 	.word	0x08014a75
 8014b10:	08014bc5 	.word	0x08014bc5
 8014b14:	08014a75 	.word	0x08014a75
 8014b18:	08014a75 	.word	0x08014a75
 8014b1c:	08014b6f 	.word	0x08014b6f
 8014b20:	3b45      	subs	r3, #69	@ 0x45
 8014b22:	2b02      	cmp	r3, #2
 8014b24:	d8a6      	bhi.n	8014a74 <__ssvfiscanf_r+0xd0>
 8014b26:	2305      	movs	r3, #5
 8014b28:	e031      	b.n	8014b8e <__ssvfiscanf_r+0x1ea>
 8014b2a:	6863      	ldr	r3, [r4, #4]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	dd0d      	ble.n	8014b4c <__ssvfiscanf_r+0x1a8>
 8014b30:	6823      	ldr	r3, [r4, #0]
 8014b32:	781a      	ldrb	r2, [r3, #0]
 8014b34:	454a      	cmp	r2, r9
 8014b36:	f040 80a6 	bne.w	8014c86 <__ssvfiscanf_r+0x2e2>
 8014b3a:	3301      	adds	r3, #1
 8014b3c:	6862      	ldr	r2, [r4, #4]
 8014b3e:	6023      	str	r3, [r4, #0]
 8014b40:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8014b42:	3a01      	subs	r2, #1
 8014b44:	3301      	adds	r3, #1
 8014b46:	6062      	str	r2, [r4, #4]
 8014b48:	9345      	str	r3, [sp, #276]	@ 0x114
 8014b4a:	e753      	b.n	80149f4 <__ssvfiscanf_r+0x50>
 8014b4c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014b4e:	4621      	mov	r1, r4
 8014b50:	4630      	mov	r0, r6
 8014b52:	4798      	blx	r3
 8014b54:	2800      	cmp	r0, #0
 8014b56:	d0eb      	beq.n	8014b30 <__ssvfiscanf_r+0x18c>
 8014b58:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014b5a:	2800      	cmp	r0, #0
 8014b5c:	f040 808b 	bne.w	8014c76 <__ssvfiscanf_r+0x2d2>
 8014b60:	f04f 30ff 	mov.w	r0, #4294967295
 8014b64:	e08b      	b.n	8014c7e <__ssvfiscanf_r+0x2da>
 8014b66:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014b68:	f042 0220 	orr.w	r2, r2, #32
 8014b6c:	9241      	str	r2, [sp, #260]	@ 0x104
 8014b6e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014b70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014b74:	9241      	str	r2, [sp, #260]	@ 0x104
 8014b76:	2210      	movs	r2, #16
 8014b78:	2b6e      	cmp	r3, #110	@ 0x6e
 8014b7a:	9242      	str	r2, [sp, #264]	@ 0x108
 8014b7c:	d902      	bls.n	8014b84 <__ssvfiscanf_r+0x1e0>
 8014b7e:	e005      	b.n	8014b8c <__ssvfiscanf_r+0x1e8>
 8014b80:	2300      	movs	r3, #0
 8014b82:	9342      	str	r3, [sp, #264]	@ 0x108
 8014b84:	2303      	movs	r3, #3
 8014b86:	e002      	b.n	8014b8e <__ssvfiscanf_r+0x1ea>
 8014b88:	2308      	movs	r3, #8
 8014b8a:	9342      	str	r3, [sp, #264]	@ 0x108
 8014b8c:	2304      	movs	r3, #4
 8014b8e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014b90:	6863      	ldr	r3, [r4, #4]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	dd39      	ble.n	8014c0a <__ssvfiscanf_r+0x266>
 8014b96:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014b98:	0659      	lsls	r1, r3, #25
 8014b9a:	d404      	bmi.n	8014ba6 <__ssvfiscanf_r+0x202>
 8014b9c:	6823      	ldr	r3, [r4, #0]
 8014b9e:	781a      	ldrb	r2, [r3, #0]
 8014ba0:	5cba      	ldrb	r2, [r7, r2]
 8014ba2:	0712      	lsls	r2, r2, #28
 8014ba4:	d438      	bmi.n	8014c18 <__ssvfiscanf_r+0x274>
 8014ba6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8014ba8:	2b02      	cmp	r3, #2
 8014baa:	dc47      	bgt.n	8014c3c <__ssvfiscanf_r+0x298>
 8014bac:	466b      	mov	r3, sp
 8014bae:	4622      	mov	r2, r4
 8014bb0:	a941      	add	r1, sp, #260	@ 0x104
 8014bb2:	4630      	mov	r0, r6
 8014bb4:	f000 f9ae 	bl	8014f14 <_scanf_chars>
 8014bb8:	2801      	cmp	r0, #1
 8014bba:	d064      	beq.n	8014c86 <__ssvfiscanf_r+0x2e2>
 8014bbc:	2802      	cmp	r0, #2
 8014bbe:	f47f af19 	bne.w	80149f4 <__ssvfiscanf_r+0x50>
 8014bc2:	e7c9      	b.n	8014b58 <__ssvfiscanf_r+0x1b4>
 8014bc4:	220a      	movs	r2, #10
 8014bc6:	e7d7      	b.n	8014b78 <__ssvfiscanf_r+0x1d4>
 8014bc8:	4629      	mov	r1, r5
 8014bca:	4640      	mov	r0, r8
 8014bcc:	f000 fbfe 	bl	80153cc <__sccl>
 8014bd0:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014bd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014bd6:	9341      	str	r3, [sp, #260]	@ 0x104
 8014bd8:	4605      	mov	r5, r0
 8014bda:	2301      	movs	r3, #1
 8014bdc:	e7d7      	b.n	8014b8e <__ssvfiscanf_r+0x1ea>
 8014bde:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014be0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014be4:	9341      	str	r3, [sp, #260]	@ 0x104
 8014be6:	2300      	movs	r3, #0
 8014be8:	e7d1      	b.n	8014b8e <__ssvfiscanf_r+0x1ea>
 8014bea:	2302      	movs	r3, #2
 8014bec:	e7cf      	b.n	8014b8e <__ssvfiscanf_r+0x1ea>
 8014bee:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8014bf0:	06c3      	lsls	r3, r0, #27
 8014bf2:	f53f aeff 	bmi.w	80149f4 <__ssvfiscanf_r+0x50>
 8014bf6:	9b00      	ldr	r3, [sp, #0]
 8014bf8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014bfa:	1d19      	adds	r1, r3, #4
 8014bfc:	9100      	str	r1, [sp, #0]
 8014bfe:	681b      	ldr	r3, [r3, #0]
 8014c00:	07c0      	lsls	r0, r0, #31
 8014c02:	bf4c      	ite	mi
 8014c04:	801a      	strhmi	r2, [r3, #0]
 8014c06:	601a      	strpl	r2, [r3, #0]
 8014c08:	e6f4      	b.n	80149f4 <__ssvfiscanf_r+0x50>
 8014c0a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014c0c:	4621      	mov	r1, r4
 8014c0e:	4630      	mov	r0, r6
 8014c10:	4798      	blx	r3
 8014c12:	2800      	cmp	r0, #0
 8014c14:	d0bf      	beq.n	8014b96 <__ssvfiscanf_r+0x1f2>
 8014c16:	e79f      	b.n	8014b58 <__ssvfiscanf_r+0x1b4>
 8014c18:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014c1a:	3201      	adds	r2, #1
 8014c1c:	9245      	str	r2, [sp, #276]	@ 0x114
 8014c1e:	6862      	ldr	r2, [r4, #4]
 8014c20:	3a01      	subs	r2, #1
 8014c22:	2a00      	cmp	r2, #0
 8014c24:	6062      	str	r2, [r4, #4]
 8014c26:	dd02      	ble.n	8014c2e <__ssvfiscanf_r+0x28a>
 8014c28:	3301      	adds	r3, #1
 8014c2a:	6023      	str	r3, [r4, #0]
 8014c2c:	e7b6      	b.n	8014b9c <__ssvfiscanf_r+0x1f8>
 8014c2e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014c30:	4621      	mov	r1, r4
 8014c32:	4630      	mov	r0, r6
 8014c34:	4798      	blx	r3
 8014c36:	2800      	cmp	r0, #0
 8014c38:	d0b0      	beq.n	8014b9c <__ssvfiscanf_r+0x1f8>
 8014c3a:	e78d      	b.n	8014b58 <__ssvfiscanf_r+0x1b4>
 8014c3c:	2b04      	cmp	r3, #4
 8014c3e:	dc0f      	bgt.n	8014c60 <__ssvfiscanf_r+0x2bc>
 8014c40:	466b      	mov	r3, sp
 8014c42:	4622      	mov	r2, r4
 8014c44:	a941      	add	r1, sp, #260	@ 0x104
 8014c46:	4630      	mov	r0, r6
 8014c48:	f000 f9be 	bl	8014fc8 <_scanf_i>
 8014c4c:	e7b4      	b.n	8014bb8 <__ssvfiscanf_r+0x214>
 8014c4e:	bf00      	nop
 8014c50:	080148f1 	.word	0x080148f1
 8014c54:	0801496b 	.word	0x0801496b
 8014c58:	08016269 	.word	0x08016269
 8014c5c:	08016491 	.word	0x08016491
 8014c60:	4b0a      	ldr	r3, [pc, #40]	@ (8014c8c <__ssvfiscanf_r+0x2e8>)
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	f43f aec6 	beq.w	80149f4 <__ssvfiscanf_r+0x50>
 8014c68:	466b      	mov	r3, sp
 8014c6a:	4622      	mov	r2, r4
 8014c6c:	a941      	add	r1, sp, #260	@ 0x104
 8014c6e:	4630      	mov	r0, r6
 8014c70:	f3af 8000 	nop.w
 8014c74:	e7a0      	b.n	8014bb8 <__ssvfiscanf_r+0x214>
 8014c76:	89a3      	ldrh	r3, [r4, #12]
 8014c78:	065b      	lsls	r3, r3, #25
 8014c7a:	f53f af71 	bmi.w	8014b60 <__ssvfiscanf_r+0x1bc>
 8014c7e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8014c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c86:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014c88:	e7f9      	b.n	8014c7e <__ssvfiscanf_r+0x2da>
 8014c8a:	bf00      	nop
 8014c8c:	00000000 	.word	0x00000000

08014c90 <__sfputc_r>:
 8014c90:	6893      	ldr	r3, [r2, #8]
 8014c92:	3b01      	subs	r3, #1
 8014c94:	2b00      	cmp	r3, #0
 8014c96:	b410      	push	{r4}
 8014c98:	6093      	str	r3, [r2, #8]
 8014c9a:	da08      	bge.n	8014cae <__sfputc_r+0x1e>
 8014c9c:	6994      	ldr	r4, [r2, #24]
 8014c9e:	42a3      	cmp	r3, r4
 8014ca0:	db01      	blt.n	8014ca6 <__sfputc_r+0x16>
 8014ca2:	290a      	cmp	r1, #10
 8014ca4:	d103      	bne.n	8014cae <__sfputc_r+0x1e>
 8014ca6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014caa:	f7fe b98e 	b.w	8012fca <__swbuf_r>
 8014cae:	6813      	ldr	r3, [r2, #0]
 8014cb0:	1c58      	adds	r0, r3, #1
 8014cb2:	6010      	str	r0, [r2, #0]
 8014cb4:	7019      	strb	r1, [r3, #0]
 8014cb6:	4608      	mov	r0, r1
 8014cb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014cbc:	4770      	bx	lr

08014cbe <__sfputs_r>:
 8014cbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cc0:	4606      	mov	r6, r0
 8014cc2:	460f      	mov	r7, r1
 8014cc4:	4614      	mov	r4, r2
 8014cc6:	18d5      	adds	r5, r2, r3
 8014cc8:	42ac      	cmp	r4, r5
 8014cca:	d101      	bne.n	8014cd0 <__sfputs_r+0x12>
 8014ccc:	2000      	movs	r0, #0
 8014cce:	e007      	b.n	8014ce0 <__sfputs_r+0x22>
 8014cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014cd4:	463a      	mov	r2, r7
 8014cd6:	4630      	mov	r0, r6
 8014cd8:	f7ff ffda 	bl	8014c90 <__sfputc_r>
 8014cdc:	1c43      	adds	r3, r0, #1
 8014cde:	d1f3      	bne.n	8014cc8 <__sfputs_r+0xa>
 8014ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014ce4 <_vfiprintf_r>:
 8014ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014ce8:	460d      	mov	r5, r1
 8014cea:	b09d      	sub	sp, #116	@ 0x74
 8014cec:	4614      	mov	r4, r2
 8014cee:	4698      	mov	r8, r3
 8014cf0:	4606      	mov	r6, r0
 8014cf2:	b118      	cbz	r0, 8014cfc <_vfiprintf_r+0x18>
 8014cf4:	6a03      	ldr	r3, [r0, #32]
 8014cf6:	b90b      	cbnz	r3, 8014cfc <_vfiprintf_r+0x18>
 8014cf8:	f7fd fff8 	bl	8012cec <__sinit>
 8014cfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014cfe:	07d9      	lsls	r1, r3, #31
 8014d00:	d405      	bmi.n	8014d0e <_vfiprintf_r+0x2a>
 8014d02:	89ab      	ldrh	r3, [r5, #12]
 8014d04:	059a      	lsls	r2, r3, #22
 8014d06:	d402      	bmi.n	8014d0e <_vfiprintf_r+0x2a>
 8014d08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d0a:	f7fe fab6 	bl	801327a <__retarget_lock_acquire_recursive>
 8014d0e:	89ab      	ldrh	r3, [r5, #12]
 8014d10:	071b      	lsls	r3, r3, #28
 8014d12:	d501      	bpl.n	8014d18 <_vfiprintf_r+0x34>
 8014d14:	692b      	ldr	r3, [r5, #16]
 8014d16:	b99b      	cbnz	r3, 8014d40 <_vfiprintf_r+0x5c>
 8014d18:	4629      	mov	r1, r5
 8014d1a:	4630      	mov	r0, r6
 8014d1c:	f7fe f994 	bl	8013048 <__swsetup_r>
 8014d20:	b170      	cbz	r0, 8014d40 <_vfiprintf_r+0x5c>
 8014d22:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014d24:	07dc      	lsls	r4, r3, #31
 8014d26:	d504      	bpl.n	8014d32 <_vfiprintf_r+0x4e>
 8014d28:	f04f 30ff 	mov.w	r0, #4294967295
 8014d2c:	b01d      	add	sp, #116	@ 0x74
 8014d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d32:	89ab      	ldrh	r3, [r5, #12]
 8014d34:	0598      	lsls	r0, r3, #22
 8014d36:	d4f7      	bmi.n	8014d28 <_vfiprintf_r+0x44>
 8014d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014d3a:	f7fe fa9f 	bl	801327c <__retarget_lock_release_recursive>
 8014d3e:	e7f3      	b.n	8014d28 <_vfiprintf_r+0x44>
 8014d40:	2300      	movs	r3, #0
 8014d42:	9309      	str	r3, [sp, #36]	@ 0x24
 8014d44:	2320      	movs	r3, #32
 8014d46:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014d4a:	f8cd 800c 	str.w	r8, [sp, #12]
 8014d4e:	2330      	movs	r3, #48	@ 0x30
 8014d50:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014f00 <_vfiprintf_r+0x21c>
 8014d54:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014d58:	f04f 0901 	mov.w	r9, #1
 8014d5c:	4623      	mov	r3, r4
 8014d5e:	469a      	mov	sl, r3
 8014d60:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d64:	b10a      	cbz	r2, 8014d6a <_vfiprintf_r+0x86>
 8014d66:	2a25      	cmp	r2, #37	@ 0x25
 8014d68:	d1f9      	bne.n	8014d5e <_vfiprintf_r+0x7a>
 8014d6a:	ebba 0b04 	subs.w	fp, sl, r4
 8014d6e:	d00b      	beq.n	8014d88 <_vfiprintf_r+0xa4>
 8014d70:	465b      	mov	r3, fp
 8014d72:	4622      	mov	r2, r4
 8014d74:	4629      	mov	r1, r5
 8014d76:	4630      	mov	r0, r6
 8014d78:	f7ff ffa1 	bl	8014cbe <__sfputs_r>
 8014d7c:	3001      	adds	r0, #1
 8014d7e:	f000 80a7 	beq.w	8014ed0 <_vfiprintf_r+0x1ec>
 8014d82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014d84:	445a      	add	r2, fp
 8014d86:	9209      	str	r2, [sp, #36]	@ 0x24
 8014d88:	f89a 3000 	ldrb.w	r3, [sl]
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	f000 809f 	beq.w	8014ed0 <_vfiprintf_r+0x1ec>
 8014d92:	2300      	movs	r3, #0
 8014d94:	f04f 32ff 	mov.w	r2, #4294967295
 8014d98:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014d9c:	f10a 0a01 	add.w	sl, sl, #1
 8014da0:	9304      	str	r3, [sp, #16]
 8014da2:	9307      	str	r3, [sp, #28]
 8014da4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014da8:	931a      	str	r3, [sp, #104]	@ 0x68
 8014daa:	4654      	mov	r4, sl
 8014dac:	2205      	movs	r2, #5
 8014dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014db2:	4853      	ldr	r0, [pc, #332]	@ (8014f00 <_vfiprintf_r+0x21c>)
 8014db4:	f7eb fa94 	bl	80002e0 <memchr>
 8014db8:	9a04      	ldr	r2, [sp, #16]
 8014dba:	b9d8      	cbnz	r0, 8014df4 <_vfiprintf_r+0x110>
 8014dbc:	06d1      	lsls	r1, r2, #27
 8014dbe:	bf44      	itt	mi
 8014dc0:	2320      	movmi	r3, #32
 8014dc2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014dc6:	0713      	lsls	r3, r2, #28
 8014dc8:	bf44      	itt	mi
 8014dca:	232b      	movmi	r3, #43	@ 0x2b
 8014dcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8014dd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8014dd6:	d015      	beq.n	8014e04 <_vfiprintf_r+0x120>
 8014dd8:	9a07      	ldr	r2, [sp, #28]
 8014dda:	4654      	mov	r4, sl
 8014ddc:	2000      	movs	r0, #0
 8014dde:	f04f 0c0a 	mov.w	ip, #10
 8014de2:	4621      	mov	r1, r4
 8014de4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014de8:	3b30      	subs	r3, #48	@ 0x30
 8014dea:	2b09      	cmp	r3, #9
 8014dec:	d94b      	bls.n	8014e86 <_vfiprintf_r+0x1a2>
 8014dee:	b1b0      	cbz	r0, 8014e1e <_vfiprintf_r+0x13a>
 8014df0:	9207      	str	r2, [sp, #28]
 8014df2:	e014      	b.n	8014e1e <_vfiprintf_r+0x13a>
 8014df4:	eba0 0308 	sub.w	r3, r0, r8
 8014df8:	fa09 f303 	lsl.w	r3, r9, r3
 8014dfc:	4313      	orrs	r3, r2
 8014dfe:	9304      	str	r3, [sp, #16]
 8014e00:	46a2      	mov	sl, r4
 8014e02:	e7d2      	b.n	8014daa <_vfiprintf_r+0xc6>
 8014e04:	9b03      	ldr	r3, [sp, #12]
 8014e06:	1d19      	adds	r1, r3, #4
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	9103      	str	r1, [sp, #12]
 8014e0c:	2b00      	cmp	r3, #0
 8014e0e:	bfbb      	ittet	lt
 8014e10:	425b      	neglt	r3, r3
 8014e12:	f042 0202 	orrlt.w	r2, r2, #2
 8014e16:	9307      	strge	r3, [sp, #28]
 8014e18:	9307      	strlt	r3, [sp, #28]
 8014e1a:	bfb8      	it	lt
 8014e1c:	9204      	strlt	r2, [sp, #16]
 8014e1e:	7823      	ldrb	r3, [r4, #0]
 8014e20:	2b2e      	cmp	r3, #46	@ 0x2e
 8014e22:	d10a      	bne.n	8014e3a <_vfiprintf_r+0x156>
 8014e24:	7863      	ldrb	r3, [r4, #1]
 8014e26:	2b2a      	cmp	r3, #42	@ 0x2a
 8014e28:	d132      	bne.n	8014e90 <_vfiprintf_r+0x1ac>
 8014e2a:	9b03      	ldr	r3, [sp, #12]
 8014e2c:	1d1a      	adds	r2, r3, #4
 8014e2e:	681b      	ldr	r3, [r3, #0]
 8014e30:	9203      	str	r2, [sp, #12]
 8014e32:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014e36:	3402      	adds	r4, #2
 8014e38:	9305      	str	r3, [sp, #20]
 8014e3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014f10 <_vfiprintf_r+0x22c>
 8014e3e:	7821      	ldrb	r1, [r4, #0]
 8014e40:	2203      	movs	r2, #3
 8014e42:	4650      	mov	r0, sl
 8014e44:	f7eb fa4c 	bl	80002e0 <memchr>
 8014e48:	b138      	cbz	r0, 8014e5a <_vfiprintf_r+0x176>
 8014e4a:	9b04      	ldr	r3, [sp, #16]
 8014e4c:	eba0 000a 	sub.w	r0, r0, sl
 8014e50:	2240      	movs	r2, #64	@ 0x40
 8014e52:	4082      	lsls	r2, r0
 8014e54:	4313      	orrs	r3, r2
 8014e56:	3401      	adds	r4, #1
 8014e58:	9304      	str	r3, [sp, #16]
 8014e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e5e:	4829      	ldr	r0, [pc, #164]	@ (8014f04 <_vfiprintf_r+0x220>)
 8014e60:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014e64:	2206      	movs	r2, #6
 8014e66:	f7eb fa3b 	bl	80002e0 <memchr>
 8014e6a:	2800      	cmp	r0, #0
 8014e6c:	d03f      	beq.n	8014eee <_vfiprintf_r+0x20a>
 8014e6e:	4b26      	ldr	r3, [pc, #152]	@ (8014f08 <_vfiprintf_r+0x224>)
 8014e70:	bb1b      	cbnz	r3, 8014eba <_vfiprintf_r+0x1d6>
 8014e72:	9b03      	ldr	r3, [sp, #12]
 8014e74:	3307      	adds	r3, #7
 8014e76:	f023 0307 	bic.w	r3, r3, #7
 8014e7a:	3308      	adds	r3, #8
 8014e7c:	9303      	str	r3, [sp, #12]
 8014e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014e80:	443b      	add	r3, r7
 8014e82:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e84:	e76a      	b.n	8014d5c <_vfiprintf_r+0x78>
 8014e86:	fb0c 3202 	mla	r2, ip, r2, r3
 8014e8a:	460c      	mov	r4, r1
 8014e8c:	2001      	movs	r0, #1
 8014e8e:	e7a8      	b.n	8014de2 <_vfiprintf_r+0xfe>
 8014e90:	2300      	movs	r3, #0
 8014e92:	3401      	adds	r4, #1
 8014e94:	9305      	str	r3, [sp, #20]
 8014e96:	4619      	mov	r1, r3
 8014e98:	f04f 0c0a 	mov.w	ip, #10
 8014e9c:	4620      	mov	r0, r4
 8014e9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014ea2:	3a30      	subs	r2, #48	@ 0x30
 8014ea4:	2a09      	cmp	r2, #9
 8014ea6:	d903      	bls.n	8014eb0 <_vfiprintf_r+0x1cc>
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d0c6      	beq.n	8014e3a <_vfiprintf_r+0x156>
 8014eac:	9105      	str	r1, [sp, #20]
 8014eae:	e7c4      	b.n	8014e3a <_vfiprintf_r+0x156>
 8014eb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8014eb4:	4604      	mov	r4, r0
 8014eb6:	2301      	movs	r3, #1
 8014eb8:	e7f0      	b.n	8014e9c <_vfiprintf_r+0x1b8>
 8014eba:	ab03      	add	r3, sp, #12
 8014ebc:	9300      	str	r3, [sp, #0]
 8014ebe:	462a      	mov	r2, r5
 8014ec0:	4b12      	ldr	r3, [pc, #72]	@ (8014f0c <_vfiprintf_r+0x228>)
 8014ec2:	a904      	add	r1, sp, #16
 8014ec4:	4630      	mov	r0, r6
 8014ec6:	f7fd fadf 	bl	8012488 <_printf_float>
 8014eca:	4607      	mov	r7, r0
 8014ecc:	1c78      	adds	r0, r7, #1
 8014ece:	d1d6      	bne.n	8014e7e <_vfiprintf_r+0x19a>
 8014ed0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014ed2:	07d9      	lsls	r1, r3, #31
 8014ed4:	d405      	bmi.n	8014ee2 <_vfiprintf_r+0x1fe>
 8014ed6:	89ab      	ldrh	r3, [r5, #12]
 8014ed8:	059a      	lsls	r2, r3, #22
 8014eda:	d402      	bmi.n	8014ee2 <_vfiprintf_r+0x1fe>
 8014edc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014ede:	f7fe f9cd 	bl	801327c <__retarget_lock_release_recursive>
 8014ee2:	89ab      	ldrh	r3, [r5, #12]
 8014ee4:	065b      	lsls	r3, r3, #25
 8014ee6:	f53f af1f 	bmi.w	8014d28 <_vfiprintf_r+0x44>
 8014eea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014eec:	e71e      	b.n	8014d2c <_vfiprintf_r+0x48>
 8014eee:	ab03      	add	r3, sp, #12
 8014ef0:	9300      	str	r3, [sp, #0]
 8014ef2:	462a      	mov	r2, r5
 8014ef4:	4b05      	ldr	r3, [pc, #20]	@ (8014f0c <_vfiprintf_r+0x228>)
 8014ef6:	a904      	add	r1, sp, #16
 8014ef8:	4630      	mov	r0, r6
 8014efa:	f7fd fd4d 	bl	8012998 <_printf_i>
 8014efe:	e7e4      	b.n	8014eca <_vfiprintf_r+0x1e6>
 8014f00:	0801648b 	.word	0x0801648b
 8014f04:	08016495 	.word	0x08016495
 8014f08:	08012489 	.word	0x08012489
 8014f0c:	08014cbf 	.word	0x08014cbf
 8014f10:	08016491 	.word	0x08016491

08014f14 <_scanf_chars>:
 8014f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014f18:	4615      	mov	r5, r2
 8014f1a:	688a      	ldr	r2, [r1, #8]
 8014f1c:	4680      	mov	r8, r0
 8014f1e:	460c      	mov	r4, r1
 8014f20:	b932      	cbnz	r2, 8014f30 <_scanf_chars+0x1c>
 8014f22:	698a      	ldr	r2, [r1, #24]
 8014f24:	2a00      	cmp	r2, #0
 8014f26:	bf14      	ite	ne
 8014f28:	f04f 32ff 	movne.w	r2, #4294967295
 8014f2c:	2201      	moveq	r2, #1
 8014f2e:	608a      	str	r2, [r1, #8]
 8014f30:	6822      	ldr	r2, [r4, #0]
 8014f32:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014fc4 <_scanf_chars+0xb0>
 8014f36:	06d1      	lsls	r1, r2, #27
 8014f38:	bf5f      	itttt	pl
 8014f3a:	681a      	ldrpl	r2, [r3, #0]
 8014f3c:	1d11      	addpl	r1, r2, #4
 8014f3e:	6019      	strpl	r1, [r3, #0]
 8014f40:	6816      	ldrpl	r6, [r2, #0]
 8014f42:	2700      	movs	r7, #0
 8014f44:	69a0      	ldr	r0, [r4, #24]
 8014f46:	b188      	cbz	r0, 8014f6c <_scanf_chars+0x58>
 8014f48:	2801      	cmp	r0, #1
 8014f4a:	d107      	bne.n	8014f5c <_scanf_chars+0x48>
 8014f4c:	682b      	ldr	r3, [r5, #0]
 8014f4e:	781a      	ldrb	r2, [r3, #0]
 8014f50:	6963      	ldr	r3, [r4, #20]
 8014f52:	5c9b      	ldrb	r3, [r3, r2]
 8014f54:	b953      	cbnz	r3, 8014f6c <_scanf_chars+0x58>
 8014f56:	2f00      	cmp	r7, #0
 8014f58:	d031      	beq.n	8014fbe <_scanf_chars+0xaa>
 8014f5a:	e022      	b.n	8014fa2 <_scanf_chars+0x8e>
 8014f5c:	2802      	cmp	r0, #2
 8014f5e:	d120      	bne.n	8014fa2 <_scanf_chars+0x8e>
 8014f60:	682b      	ldr	r3, [r5, #0]
 8014f62:	781b      	ldrb	r3, [r3, #0]
 8014f64:	f819 3003 	ldrb.w	r3, [r9, r3]
 8014f68:	071b      	lsls	r3, r3, #28
 8014f6a:	d41a      	bmi.n	8014fa2 <_scanf_chars+0x8e>
 8014f6c:	6823      	ldr	r3, [r4, #0]
 8014f6e:	06da      	lsls	r2, r3, #27
 8014f70:	bf5e      	ittt	pl
 8014f72:	682b      	ldrpl	r3, [r5, #0]
 8014f74:	781b      	ldrbpl	r3, [r3, #0]
 8014f76:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014f7a:	682a      	ldr	r2, [r5, #0]
 8014f7c:	686b      	ldr	r3, [r5, #4]
 8014f7e:	3201      	adds	r2, #1
 8014f80:	602a      	str	r2, [r5, #0]
 8014f82:	68a2      	ldr	r2, [r4, #8]
 8014f84:	3b01      	subs	r3, #1
 8014f86:	3a01      	subs	r2, #1
 8014f88:	606b      	str	r3, [r5, #4]
 8014f8a:	3701      	adds	r7, #1
 8014f8c:	60a2      	str	r2, [r4, #8]
 8014f8e:	b142      	cbz	r2, 8014fa2 <_scanf_chars+0x8e>
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	dcd7      	bgt.n	8014f44 <_scanf_chars+0x30>
 8014f94:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014f98:	4629      	mov	r1, r5
 8014f9a:	4640      	mov	r0, r8
 8014f9c:	4798      	blx	r3
 8014f9e:	2800      	cmp	r0, #0
 8014fa0:	d0d0      	beq.n	8014f44 <_scanf_chars+0x30>
 8014fa2:	6823      	ldr	r3, [r4, #0]
 8014fa4:	f013 0310 	ands.w	r3, r3, #16
 8014fa8:	d105      	bne.n	8014fb6 <_scanf_chars+0xa2>
 8014faa:	68e2      	ldr	r2, [r4, #12]
 8014fac:	3201      	adds	r2, #1
 8014fae:	60e2      	str	r2, [r4, #12]
 8014fb0:	69a2      	ldr	r2, [r4, #24]
 8014fb2:	b102      	cbz	r2, 8014fb6 <_scanf_chars+0xa2>
 8014fb4:	7033      	strb	r3, [r6, #0]
 8014fb6:	6923      	ldr	r3, [r4, #16]
 8014fb8:	443b      	add	r3, r7
 8014fba:	6123      	str	r3, [r4, #16]
 8014fbc:	2000      	movs	r0, #0
 8014fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014fc2:	bf00      	nop
 8014fc4:	08016269 	.word	0x08016269

08014fc8 <_scanf_i>:
 8014fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014fcc:	4698      	mov	r8, r3
 8014fce:	4b74      	ldr	r3, [pc, #464]	@ (80151a0 <_scanf_i+0x1d8>)
 8014fd0:	460c      	mov	r4, r1
 8014fd2:	4682      	mov	sl, r0
 8014fd4:	4616      	mov	r6, r2
 8014fd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014fda:	b087      	sub	sp, #28
 8014fdc:	ab03      	add	r3, sp, #12
 8014fde:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014fe2:	4b70      	ldr	r3, [pc, #448]	@ (80151a4 <_scanf_i+0x1dc>)
 8014fe4:	69a1      	ldr	r1, [r4, #24]
 8014fe6:	4a70      	ldr	r2, [pc, #448]	@ (80151a8 <_scanf_i+0x1e0>)
 8014fe8:	2903      	cmp	r1, #3
 8014fea:	bf08      	it	eq
 8014fec:	461a      	moveq	r2, r3
 8014fee:	68a3      	ldr	r3, [r4, #8]
 8014ff0:	9201      	str	r2, [sp, #4]
 8014ff2:	1e5a      	subs	r2, r3, #1
 8014ff4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014ff8:	bf88      	it	hi
 8014ffa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014ffe:	4627      	mov	r7, r4
 8015000:	bf82      	ittt	hi
 8015002:	eb03 0905 	addhi.w	r9, r3, r5
 8015006:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801500a:	60a3      	strhi	r3, [r4, #8]
 801500c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8015010:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8015014:	bf98      	it	ls
 8015016:	f04f 0900 	movls.w	r9, #0
 801501a:	6023      	str	r3, [r4, #0]
 801501c:	463d      	mov	r5, r7
 801501e:	f04f 0b00 	mov.w	fp, #0
 8015022:	6831      	ldr	r1, [r6, #0]
 8015024:	ab03      	add	r3, sp, #12
 8015026:	7809      	ldrb	r1, [r1, #0]
 8015028:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801502c:	2202      	movs	r2, #2
 801502e:	f7eb f957 	bl	80002e0 <memchr>
 8015032:	b328      	cbz	r0, 8015080 <_scanf_i+0xb8>
 8015034:	f1bb 0f01 	cmp.w	fp, #1
 8015038:	d159      	bne.n	80150ee <_scanf_i+0x126>
 801503a:	6862      	ldr	r2, [r4, #4]
 801503c:	b92a      	cbnz	r2, 801504a <_scanf_i+0x82>
 801503e:	6822      	ldr	r2, [r4, #0]
 8015040:	2108      	movs	r1, #8
 8015042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8015046:	6061      	str	r1, [r4, #4]
 8015048:	6022      	str	r2, [r4, #0]
 801504a:	6822      	ldr	r2, [r4, #0]
 801504c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8015050:	6022      	str	r2, [r4, #0]
 8015052:	68a2      	ldr	r2, [r4, #8]
 8015054:	1e51      	subs	r1, r2, #1
 8015056:	60a1      	str	r1, [r4, #8]
 8015058:	b192      	cbz	r2, 8015080 <_scanf_i+0xb8>
 801505a:	6832      	ldr	r2, [r6, #0]
 801505c:	1c51      	adds	r1, r2, #1
 801505e:	6031      	str	r1, [r6, #0]
 8015060:	7812      	ldrb	r2, [r2, #0]
 8015062:	f805 2b01 	strb.w	r2, [r5], #1
 8015066:	6872      	ldr	r2, [r6, #4]
 8015068:	3a01      	subs	r2, #1
 801506a:	2a00      	cmp	r2, #0
 801506c:	6072      	str	r2, [r6, #4]
 801506e:	dc07      	bgt.n	8015080 <_scanf_i+0xb8>
 8015070:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8015074:	4631      	mov	r1, r6
 8015076:	4650      	mov	r0, sl
 8015078:	4790      	blx	r2
 801507a:	2800      	cmp	r0, #0
 801507c:	f040 8085 	bne.w	801518a <_scanf_i+0x1c2>
 8015080:	f10b 0b01 	add.w	fp, fp, #1
 8015084:	f1bb 0f03 	cmp.w	fp, #3
 8015088:	d1cb      	bne.n	8015022 <_scanf_i+0x5a>
 801508a:	6863      	ldr	r3, [r4, #4]
 801508c:	b90b      	cbnz	r3, 8015092 <_scanf_i+0xca>
 801508e:	230a      	movs	r3, #10
 8015090:	6063      	str	r3, [r4, #4]
 8015092:	6863      	ldr	r3, [r4, #4]
 8015094:	4945      	ldr	r1, [pc, #276]	@ (80151ac <_scanf_i+0x1e4>)
 8015096:	6960      	ldr	r0, [r4, #20]
 8015098:	1ac9      	subs	r1, r1, r3
 801509a:	f000 f997 	bl	80153cc <__sccl>
 801509e:	f04f 0b00 	mov.w	fp, #0
 80150a2:	68a3      	ldr	r3, [r4, #8]
 80150a4:	6822      	ldr	r2, [r4, #0]
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d03d      	beq.n	8015126 <_scanf_i+0x15e>
 80150aa:	6831      	ldr	r1, [r6, #0]
 80150ac:	6960      	ldr	r0, [r4, #20]
 80150ae:	f891 c000 	ldrb.w	ip, [r1]
 80150b2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80150b6:	2800      	cmp	r0, #0
 80150b8:	d035      	beq.n	8015126 <_scanf_i+0x15e>
 80150ba:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80150be:	d124      	bne.n	801510a <_scanf_i+0x142>
 80150c0:	0510      	lsls	r0, r2, #20
 80150c2:	d522      	bpl.n	801510a <_scanf_i+0x142>
 80150c4:	f10b 0b01 	add.w	fp, fp, #1
 80150c8:	f1b9 0f00 	cmp.w	r9, #0
 80150cc:	d003      	beq.n	80150d6 <_scanf_i+0x10e>
 80150ce:	3301      	adds	r3, #1
 80150d0:	f109 39ff 	add.w	r9, r9, #4294967295
 80150d4:	60a3      	str	r3, [r4, #8]
 80150d6:	6873      	ldr	r3, [r6, #4]
 80150d8:	3b01      	subs	r3, #1
 80150da:	2b00      	cmp	r3, #0
 80150dc:	6073      	str	r3, [r6, #4]
 80150de:	dd1b      	ble.n	8015118 <_scanf_i+0x150>
 80150e0:	6833      	ldr	r3, [r6, #0]
 80150e2:	3301      	adds	r3, #1
 80150e4:	6033      	str	r3, [r6, #0]
 80150e6:	68a3      	ldr	r3, [r4, #8]
 80150e8:	3b01      	subs	r3, #1
 80150ea:	60a3      	str	r3, [r4, #8]
 80150ec:	e7d9      	b.n	80150a2 <_scanf_i+0xda>
 80150ee:	f1bb 0f02 	cmp.w	fp, #2
 80150f2:	d1ae      	bne.n	8015052 <_scanf_i+0x8a>
 80150f4:	6822      	ldr	r2, [r4, #0]
 80150f6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80150fa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80150fe:	d1c4      	bne.n	801508a <_scanf_i+0xc2>
 8015100:	2110      	movs	r1, #16
 8015102:	6061      	str	r1, [r4, #4]
 8015104:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8015108:	e7a2      	b.n	8015050 <_scanf_i+0x88>
 801510a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801510e:	6022      	str	r2, [r4, #0]
 8015110:	780b      	ldrb	r3, [r1, #0]
 8015112:	f805 3b01 	strb.w	r3, [r5], #1
 8015116:	e7de      	b.n	80150d6 <_scanf_i+0x10e>
 8015118:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801511c:	4631      	mov	r1, r6
 801511e:	4650      	mov	r0, sl
 8015120:	4798      	blx	r3
 8015122:	2800      	cmp	r0, #0
 8015124:	d0df      	beq.n	80150e6 <_scanf_i+0x11e>
 8015126:	6823      	ldr	r3, [r4, #0]
 8015128:	05d9      	lsls	r1, r3, #23
 801512a:	d50d      	bpl.n	8015148 <_scanf_i+0x180>
 801512c:	42bd      	cmp	r5, r7
 801512e:	d909      	bls.n	8015144 <_scanf_i+0x17c>
 8015130:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8015134:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8015138:	4632      	mov	r2, r6
 801513a:	4650      	mov	r0, sl
 801513c:	4798      	blx	r3
 801513e:	f105 39ff 	add.w	r9, r5, #4294967295
 8015142:	464d      	mov	r5, r9
 8015144:	42bd      	cmp	r5, r7
 8015146:	d028      	beq.n	801519a <_scanf_i+0x1d2>
 8015148:	6822      	ldr	r2, [r4, #0]
 801514a:	f012 0210 	ands.w	r2, r2, #16
 801514e:	d113      	bne.n	8015178 <_scanf_i+0x1b0>
 8015150:	702a      	strb	r2, [r5, #0]
 8015152:	6863      	ldr	r3, [r4, #4]
 8015154:	9e01      	ldr	r6, [sp, #4]
 8015156:	4639      	mov	r1, r7
 8015158:	4650      	mov	r0, sl
 801515a:	47b0      	blx	r6
 801515c:	f8d8 3000 	ldr.w	r3, [r8]
 8015160:	6821      	ldr	r1, [r4, #0]
 8015162:	1d1a      	adds	r2, r3, #4
 8015164:	f8c8 2000 	str.w	r2, [r8]
 8015168:	f011 0f20 	tst.w	r1, #32
 801516c:	681b      	ldr	r3, [r3, #0]
 801516e:	d00f      	beq.n	8015190 <_scanf_i+0x1c8>
 8015170:	6018      	str	r0, [r3, #0]
 8015172:	68e3      	ldr	r3, [r4, #12]
 8015174:	3301      	adds	r3, #1
 8015176:	60e3      	str	r3, [r4, #12]
 8015178:	6923      	ldr	r3, [r4, #16]
 801517a:	1bed      	subs	r5, r5, r7
 801517c:	445d      	add	r5, fp
 801517e:	442b      	add	r3, r5
 8015180:	6123      	str	r3, [r4, #16]
 8015182:	2000      	movs	r0, #0
 8015184:	b007      	add	sp, #28
 8015186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801518a:	f04f 0b00 	mov.w	fp, #0
 801518e:	e7ca      	b.n	8015126 <_scanf_i+0x15e>
 8015190:	07ca      	lsls	r2, r1, #31
 8015192:	bf4c      	ite	mi
 8015194:	8018      	strhmi	r0, [r3, #0]
 8015196:	6018      	strpl	r0, [r3, #0]
 8015198:	e7eb      	b.n	8015172 <_scanf_i+0x1aa>
 801519a:	2001      	movs	r0, #1
 801519c:	e7f2      	b.n	8015184 <_scanf_i+0x1bc>
 801519e:	bf00      	nop
 80151a0:	080161b0 	.word	0x080161b0
 80151a4:	08015685 	.word	0x08015685
 80151a8:	08015765 	.word	0x08015765
 80151ac:	080164ac 	.word	0x080164ac

080151b0 <__sflush_r>:
 80151b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80151b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151b8:	0716      	lsls	r6, r2, #28
 80151ba:	4605      	mov	r5, r0
 80151bc:	460c      	mov	r4, r1
 80151be:	d454      	bmi.n	801526a <__sflush_r+0xba>
 80151c0:	684b      	ldr	r3, [r1, #4]
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	dc02      	bgt.n	80151cc <__sflush_r+0x1c>
 80151c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	dd48      	ble.n	801525e <__sflush_r+0xae>
 80151cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80151ce:	2e00      	cmp	r6, #0
 80151d0:	d045      	beq.n	801525e <__sflush_r+0xae>
 80151d2:	2300      	movs	r3, #0
 80151d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80151d8:	682f      	ldr	r7, [r5, #0]
 80151da:	6a21      	ldr	r1, [r4, #32]
 80151dc:	602b      	str	r3, [r5, #0]
 80151de:	d030      	beq.n	8015242 <__sflush_r+0x92>
 80151e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80151e2:	89a3      	ldrh	r3, [r4, #12]
 80151e4:	0759      	lsls	r1, r3, #29
 80151e6:	d505      	bpl.n	80151f4 <__sflush_r+0x44>
 80151e8:	6863      	ldr	r3, [r4, #4]
 80151ea:	1ad2      	subs	r2, r2, r3
 80151ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80151ee:	b10b      	cbz	r3, 80151f4 <__sflush_r+0x44>
 80151f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80151f2:	1ad2      	subs	r2, r2, r3
 80151f4:	2300      	movs	r3, #0
 80151f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80151f8:	6a21      	ldr	r1, [r4, #32]
 80151fa:	4628      	mov	r0, r5
 80151fc:	47b0      	blx	r6
 80151fe:	1c43      	adds	r3, r0, #1
 8015200:	89a3      	ldrh	r3, [r4, #12]
 8015202:	d106      	bne.n	8015212 <__sflush_r+0x62>
 8015204:	6829      	ldr	r1, [r5, #0]
 8015206:	291d      	cmp	r1, #29
 8015208:	d82b      	bhi.n	8015262 <__sflush_r+0xb2>
 801520a:	4a2a      	ldr	r2, [pc, #168]	@ (80152b4 <__sflush_r+0x104>)
 801520c:	40ca      	lsrs	r2, r1
 801520e:	07d6      	lsls	r6, r2, #31
 8015210:	d527      	bpl.n	8015262 <__sflush_r+0xb2>
 8015212:	2200      	movs	r2, #0
 8015214:	6062      	str	r2, [r4, #4]
 8015216:	04d9      	lsls	r1, r3, #19
 8015218:	6922      	ldr	r2, [r4, #16]
 801521a:	6022      	str	r2, [r4, #0]
 801521c:	d504      	bpl.n	8015228 <__sflush_r+0x78>
 801521e:	1c42      	adds	r2, r0, #1
 8015220:	d101      	bne.n	8015226 <__sflush_r+0x76>
 8015222:	682b      	ldr	r3, [r5, #0]
 8015224:	b903      	cbnz	r3, 8015228 <__sflush_r+0x78>
 8015226:	6560      	str	r0, [r4, #84]	@ 0x54
 8015228:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801522a:	602f      	str	r7, [r5, #0]
 801522c:	b1b9      	cbz	r1, 801525e <__sflush_r+0xae>
 801522e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015232:	4299      	cmp	r1, r3
 8015234:	d002      	beq.n	801523c <__sflush_r+0x8c>
 8015236:	4628      	mov	r0, r5
 8015238:	f7fe fe18 	bl	8013e6c <_free_r>
 801523c:	2300      	movs	r3, #0
 801523e:	6363      	str	r3, [r4, #52]	@ 0x34
 8015240:	e00d      	b.n	801525e <__sflush_r+0xae>
 8015242:	2301      	movs	r3, #1
 8015244:	4628      	mov	r0, r5
 8015246:	47b0      	blx	r6
 8015248:	4602      	mov	r2, r0
 801524a:	1c50      	adds	r0, r2, #1
 801524c:	d1c9      	bne.n	80151e2 <__sflush_r+0x32>
 801524e:	682b      	ldr	r3, [r5, #0]
 8015250:	2b00      	cmp	r3, #0
 8015252:	d0c6      	beq.n	80151e2 <__sflush_r+0x32>
 8015254:	2b1d      	cmp	r3, #29
 8015256:	d001      	beq.n	801525c <__sflush_r+0xac>
 8015258:	2b16      	cmp	r3, #22
 801525a:	d11e      	bne.n	801529a <__sflush_r+0xea>
 801525c:	602f      	str	r7, [r5, #0]
 801525e:	2000      	movs	r0, #0
 8015260:	e022      	b.n	80152a8 <__sflush_r+0xf8>
 8015262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015266:	b21b      	sxth	r3, r3
 8015268:	e01b      	b.n	80152a2 <__sflush_r+0xf2>
 801526a:	690f      	ldr	r7, [r1, #16]
 801526c:	2f00      	cmp	r7, #0
 801526e:	d0f6      	beq.n	801525e <__sflush_r+0xae>
 8015270:	0793      	lsls	r3, r2, #30
 8015272:	680e      	ldr	r6, [r1, #0]
 8015274:	bf08      	it	eq
 8015276:	694b      	ldreq	r3, [r1, #20]
 8015278:	600f      	str	r7, [r1, #0]
 801527a:	bf18      	it	ne
 801527c:	2300      	movne	r3, #0
 801527e:	eba6 0807 	sub.w	r8, r6, r7
 8015282:	608b      	str	r3, [r1, #8]
 8015284:	f1b8 0f00 	cmp.w	r8, #0
 8015288:	dde9      	ble.n	801525e <__sflush_r+0xae>
 801528a:	6a21      	ldr	r1, [r4, #32]
 801528c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801528e:	4643      	mov	r3, r8
 8015290:	463a      	mov	r2, r7
 8015292:	4628      	mov	r0, r5
 8015294:	47b0      	blx	r6
 8015296:	2800      	cmp	r0, #0
 8015298:	dc08      	bgt.n	80152ac <__sflush_r+0xfc>
 801529a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801529e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80152a2:	81a3      	strh	r3, [r4, #12]
 80152a4:	f04f 30ff 	mov.w	r0, #4294967295
 80152a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80152ac:	4407      	add	r7, r0
 80152ae:	eba8 0800 	sub.w	r8, r8, r0
 80152b2:	e7e7      	b.n	8015284 <__sflush_r+0xd4>
 80152b4:	20400001 	.word	0x20400001

080152b8 <_fflush_r>:
 80152b8:	b538      	push	{r3, r4, r5, lr}
 80152ba:	690b      	ldr	r3, [r1, #16]
 80152bc:	4605      	mov	r5, r0
 80152be:	460c      	mov	r4, r1
 80152c0:	b913      	cbnz	r3, 80152c8 <_fflush_r+0x10>
 80152c2:	2500      	movs	r5, #0
 80152c4:	4628      	mov	r0, r5
 80152c6:	bd38      	pop	{r3, r4, r5, pc}
 80152c8:	b118      	cbz	r0, 80152d2 <_fflush_r+0x1a>
 80152ca:	6a03      	ldr	r3, [r0, #32]
 80152cc:	b90b      	cbnz	r3, 80152d2 <_fflush_r+0x1a>
 80152ce:	f7fd fd0d 	bl	8012cec <__sinit>
 80152d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	d0f3      	beq.n	80152c2 <_fflush_r+0xa>
 80152da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80152dc:	07d0      	lsls	r0, r2, #31
 80152de:	d404      	bmi.n	80152ea <_fflush_r+0x32>
 80152e0:	0599      	lsls	r1, r3, #22
 80152e2:	d402      	bmi.n	80152ea <_fflush_r+0x32>
 80152e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80152e6:	f7fd ffc8 	bl	801327a <__retarget_lock_acquire_recursive>
 80152ea:	4628      	mov	r0, r5
 80152ec:	4621      	mov	r1, r4
 80152ee:	f7ff ff5f 	bl	80151b0 <__sflush_r>
 80152f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80152f4:	07da      	lsls	r2, r3, #31
 80152f6:	4605      	mov	r5, r0
 80152f8:	d4e4      	bmi.n	80152c4 <_fflush_r+0xc>
 80152fa:	89a3      	ldrh	r3, [r4, #12]
 80152fc:	059b      	lsls	r3, r3, #22
 80152fe:	d4e1      	bmi.n	80152c4 <_fflush_r+0xc>
 8015300:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015302:	f7fd ffbb 	bl	801327c <__retarget_lock_release_recursive>
 8015306:	e7dd      	b.n	80152c4 <_fflush_r+0xc>

08015308 <__swhatbuf_r>:
 8015308:	b570      	push	{r4, r5, r6, lr}
 801530a:	460c      	mov	r4, r1
 801530c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015310:	2900      	cmp	r1, #0
 8015312:	b096      	sub	sp, #88	@ 0x58
 8015314:	4615      	mov	r5, r2
 8015316:	461e      	mov	r6, r3
 8015318:	da0d      	bge.n	8015336 <__swhatbuf_r+0x2e>
 801531a:	89a3      	ldrh	r3, [r4, #12]
 801531c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015320:	f04f 0100 	mov.w	r1, #0
 8015324:	bf14      	ite	ne
 8015326:	2340      	movne	r3, #64	@ 0x40
 8015328:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801532c:	2000      	movs	r0, #0
 801532e:	6031      	str	r1, [r6, #0]
 8015330:	602b      	str	r3, [r5, #0]
 8015332:	b016      	add	sp, #88	@ 0x58
 8015334:	bd70      	pop	{r4, r5, r6, pc}
 8015336:	466a      	mov	r2, sp
 8015338:	f000 f8d6 	bl	80154e8 <_fstat_r>
 801533c:	2800      	cmp	r0, #0
 801533e:	dbec      	blt.n	801531a <__swhatbuf_r+0x12>
 8015340:	9901      	ldr	r1, [sp, #4]
 8015342:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015346:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801534a:	4259      	negs	r1, r3
 801534c:	4159      	adcs	r1, r3
 801534e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015352:	e7eb      	b.n	801532c <__swhatbuf_r+0x24>

08015354 <__smakebuf_r>:
 8015354:	898b      	ldrh	r3, [r1, #12]
 8015356:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015358:	079d      	lsls	r5, r3, #30
 801535a:	4606      	mov	r6, r0
 801535c:	460c      	mov	r4, r1
 801535e:	d507      	bpl.n	8015370 <__smakebuf_r+0x1c>
 8015360:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015364:	6023      	str	r3, [r4, #0]
 8015366:	6123      	str	r3, [r4, #16]
 8015368:	2301      	movs	r3, #1
 801536a:	6163      	str	r3, [r4, #20]
 801536c:	b003      	add	sp, #12
 801536e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015370:	ab01      	add	r3, sp, #4
 8015372:	466a      	mov	r2, sp
 8015374:	f7ff ffc8 	bl	8015308 <__swhatbuf_r>
 8015378:	9f00      	ldr	r7, [sp, #0]
 801537a:	4605      	mov	r5, r0
 801537c:	4639      	mov	r1, r7
 801537e:	4630      	mov	r0, r6
 8015380:	f7fc ff32 	bl	80121e8 <_malloc_r>
 8015384:	b948      	cbnz	r0, 801539a <__smakebuf_r+0x46>
 8015386:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801538a:	059a      	lsls	r2, r3, #22
 801538c:	d4ee      	bmi.n	801536c <__smakebuf_r+0x18>
 801538e:	f023 0303 	bic.w	r3, r3, #3
 8015392:	f043 0302 	orr.w	r3, r3, #2
 8015396:	81a3      	strh	r3, [r4, #12]
 8015398:	e7e2      	b.n	8015360 <__smakebuf_r+0xc>
 801539a:	89a3      	ldrh	r3, [r4, #12]
 801539c:	6020      	str	r0, [r4, #0]
 801539e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80153a2:	81a3      	strh	r3, [r4, #12]
 80153a4:	9b01      	ldr	r3, [sp, #4]
 80153a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80153aa:	b15b      	cbz	r3, 80153c4 <__smakebuf_r+0x70>
 80153ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80153b0:	4630      	mov	r0, r6
 80153b2:	f000 f8ab 	bl	801550c <_isatty_r>
 80153b6:	b128      	cbz	r0, 80153c4 <__smakebuf_r+0x70>
 80153b8:	89a3      	ldrh	r3, [r4, #12]
 80153ba:	f023 0303 	bic.w	r3, r3, #3
 80153be:	f043 0301 	orr.w	r3, r3, #1
 80153c2:	81a3      	strh	r3, [r4, #12]
 80153c4:	89a3      	ldrh	r3, [r4, #12]
 80153c6:	431d      	orrs	r5, r3
 80153c8:	81a5      	strh	r5, [r4, #12]
 80153ca:	e7cf      	b.n	801536c <__smakebuf_r+0x18>

080153cc <__sccl>:
 80153cc:	b570      	push	{r4, r5, r6, lr}
 80153ce:	780b      	ldrb	r3, [r1, #0]
 80153d0:	4604      	mov	r4, r0
 80153d2:	2b5e      	cmp	r3, #94	@ 0x5e
 80153d4:	bf0b      	itete	eq
 80153d6:	784b      	ldrbeq	r3, [r1, #1]
 80153d8:	1c4a      	addne	r2, r1, #1
 80153da:	1c8a      	addeq	r2, r1, #2
 80153dc:	2100      	movne	r1, #0
 80153de:	bf08      	it	eq
 80153e0:	2101      	moveq	r1, #1
 80153e2:	3801      	subs	r0, #1
 80153e4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80153e8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80153ec:	42a8      	cmp	r0, r5
 80153ee:	d1fb      	bne.n	80153e8 <__sccl+0x1c>
 80153f0:	b90b      	cbnz	r3, 80153f6 <__sccl+0x2a>
 80153f2:	1e50      	subs	r0, r2, #1
 80153f4:	bd70      	pop	{r4, r5, r6, pc}
 80153f6:	f081 0101 	eor.w	r1, r1, #1
 80153fa:	54e1      	strb	r1, [r4, r3]
 80153fc:	4610      	mov	r0, r2
 80153fe:	4602      	mov	r2, r0
 8015400:	f812 5b01 	ldrb.w	r5, [r2], #1
 8015404:	2d2d      	cmp	r5, #45	@ 0x2d
 8015406:	d005      	beq.n	8015414 <__sccl+0x48>
 8015408:	2d5d      	cmp	r5, #93	@ 0x5d
 801540a:	d016      	beq.n	801543a <__sccl+0x6e>
 801540c:	2d00      	cmp	r5, #0
 801540e:	d0f1      	beq.n	80153f4 <__sccl+0x28>
 8015410:	462b      	mov	r3, r5
 8015412:	e7f2      	b.n	80153fa <__sccl+0x2e>
 8015414:	7846      	ldrb	r6, [r0, #1]
 8015416:	2e5d      	cmp	r6, #93	@ 0x5d
 8015418:	d0fa      	beq.n	8015410 <__sccl+0x44>
 801541a:	42b3      	cmp	r3, r6
 801541c:	dcf8      	bgt.n	8015410 <__sccl+0x44>
 801541e:	3002      	adds	r0, #2
 8015420:	461a      	mov	r2, r3
 8015422:	3201      	adds	r2, #1
 8015424:	4296      	cmp	r6, r2
 8015426:	54a1      	strb	r1, [r4, r2]
 8015428:	dcfb      	bgt.n	8015422 <__sccl+0x56>
 801542a:	1af2      	subs	r2, r6, r3
 801542c:	3a01      	subs	r2, #1
 801542e:	1c5d      	adds	r5, r3, #1
 8015430:	42b3      	cmp	r3, r6
 8015432:	bfa8      	it	ge
 8015434:	2200      	movge	r2, #0
 8015436:	18ab      	adds	r3, r5, r2
 8015438:	e7e1      	b.n	80153fe <__sccl+0x32>
 801543a:	4610      	mov	r0, r2
 801543c:	e7da      	b.n	80153f4 <__sccl+0x28>

0801543e <__submore>:
 801543e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015442:	460c      	mov	r4, r1
 8015444:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015446:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801544a:	4299      	cmp	r1, r3
 801544c:	d11d      	bne.n	801548a <__submore+0x4c>
 801544e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8015452:	f7fc fec9 	bl	80121e8 <_malloc_r>
 8015456:	b918      	cbnz	r0, 8015460 <__submore+0x22>
 8015458:	f04f 30ff 	mov.w	r0, #4294967295
 801545c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015460:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015464:	63a3      	str	r3, [r4, #56]	@ 0x38
 8015466:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801546a:	6360      	str	r0, [r4, #52]	@ 0x34
 801546c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8015470:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8015474:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8015478:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801547c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8015480:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8015484:	6020      	str	r0, [r4, #0]
 8015486:	2000      	movs	r0, #0
 8015488:	e7e8      	b.n	801545c <__submore+0x1e>
 801548a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801548c:	0077      	lsls	r7, r6, #1
 801548e:	463a      	mov	r2, r7
 8015490:	f7fc ff3e 	bl	8012310 <_realloc_r>
 8015494:	4605      	mov	r5, r0
 8015496:	2800      	cmp	r0, #0
 8015498:	d0de      	beq.n	8015458 <__submore+0x1a>
 801549a:	eb00 0806 	add.w	r8, r0, r6
 801549e:	4601      	mov	r1, r0
 80154a0:	4632      	mov	r2, r6
 80154a2:	4640      	mov	r0, r8
 80154a4:	f7fd feeb 	bl	801327e <memcpy>
 80154a8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80154ac:	f8c4 8000 	str.w	r8, [r4]
 80154b0:	e7e9      	b.n	8015486 <__submore+0x48>

080154b2 <memmove>:
 80154b2:	4288      	cmp	r0, r1
 80154b4:	b510      	push	{r4, lr}
 80154b6:	eb01 0402 	add.w	r4, r1, r2
 80154ba:	d902      	bls.n	80154c2 <memmove+0x10>
 80154bc:	4284      	cmp	r4, r0
 80154be:	4623      	mov	r3, r4
 80154c0:	d807      	bhi.n	80154d2 <memmove+0x20>
 80154c2:	1e43      	subs	r3, r0, #1
 80154c4:	42a1      	cmp	r1, r4
 80154c6:	d008      	beq.n	80154da <memmove+0x28>
 80154c8:	f811 2b01 	ldrb.w	r2, [r1], #1
 80154cc:	f803 2f01 	strb.w	r2, [r3, #1]!
 80154d0:	e7f8      	b.n	80154c4 <memmove+0x12>
 80154d2:	4402      	add	r2, r0
 80154d4:	4601      	mov	r1, r0
 80154d6:	428a      	cmp	r2, r1
 80154d8:	d100      	bne.n	80154dc <memmove+0x2a>
 80154da:	bd10      	pop	{r4, pc}
 80154dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80154e0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80154e4:	e7f7      	b.n	80154d6 <memmove+0x24>
	...

080154e8 <_fstat_r>:
 80154e8:	b538      	push	{r3, r4, r5, lr}
 80154ea:	4d07      	ldr	r5, [pc, #28]	@ (8015508 <_fstat_r+0x20>)
 80154ec:	2300      	movs	r3, #0
 80154ee:	4604      	mov	r4, r0
 80154f0:	4608      	mov	r0, r1
 80154f2:	4611      	mov	r1, r2
 80154f4:	602b      	str	r3, [r5, #0]
 80154f6:	f7f0 fc93 	bl	8005e20 <_fstat>
 80154fa:	1c43      	adds	r3, r0, #1
 80154fc:	d102      	bne.n	8015504 <_fstat_r+0x1c>
 80154fe:	682b      	ldr	r3, [r5, #0]
 8015500:	b103      	cbz	r3, 8015504 <_fstat_r+0x1c>
 8015502:	6023      	str	r3, [r4, #0]
 8015504:	bd38      	pop	{r3, r4, r5, pc}
 8015506:	bf00      	nop
 8015508:	24003fc4 	.word	0x24003fc4

0801550c <_isatty_r>:
 801550c:	b538      	push	{r3, r4, r5, lr}
 801550e:	4d06      	ldr	r5, [pc, #24]	@ (8015528 <_isatty_r+0x1c>)
 8015510:	2300      	movs	r3, #0
 8015512:	4604      	mov	r4, r0
 8015514:	4608      	mov	r0, r1
 8015516:	602b      	str	r3, [r5, #0]
 8015518:	f7f0 fc92 	bl	8005e40 <_isatty>
 801551c:	1c43      	adds	r3, r0, #1
 801551e:	d102      	bne.n	8015526 <_isatty_r+0x1a>
 8015520:	682b      	ldr	r3, [r5, #0]
 8015522:	b103      	cbz	r3, 8015526 <_isatty_r+0x1a>
 8015524:	6023      	str	r3, [r4, #0]
 8015526:	bd38      	pop	{r3, r4, r5, pc}
 8015528:	24003fc4 	.word	0x24003fc4

0801552c <__assert_func>:
 801552c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801552e:	4614      	mov	r4, r2
 8015530:	461a      	mov	r2, r3
 8015532:	4b09      	ldr	r3, [pc, #36]	@ (8015558 <__assert_func+0x2c>)
 8015534:	681b      	ldr	r3, [r3, #0]
 8015536:	4605      	mov	r5, r0
 8015538:	68d8      	ldr	r0, [r3, #12]
 801553a:	b14c      	cbz	r4, 8015550 <__assert_func+0x24>
 801553c:	4b07      	ldr	r3, [pc, #28]	@ (801555c <__assert_func+0x30>)
 801553e:	9100      	str	r1, [sp, #0]
 8015540:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015544:	4906      	ldr	r1, [pc, #24]	@ (8015560 <__assert_func+0x34>)
 8015546:	462b      	mov	r3, r5
 8015548:	f000 f90e 	bl	8015768 <fiprintf>
 801554c:	f000 f91e 	bl	801578c <abort>
 8015550:	4b04      	ldr	r3, [pc, #16]	@ (8015564 <__assert_func+0x38>)
 8015552:	461c      	mov	r4, r3
 8015554:	e7f3      	b.n	801553e <__assert_func+0x12>
 8015556:	bf00      	nop
 8015558:	240001f0 	.word	0x240001f0
 801555c:	080164b7 	.word	0x080164b7
 8015560:	080164c4 	.word	0x080164c4
 8015564:	080164f2 	.word	0x080164f2

08015568 <_calloc_r>:
 8015568:	b570      	push	{r4, r5, r6, lr}
 801556a:	fba1 5402 	umull	r5, r4, r1, r2
 801556e:	b934      	cbnz	r4, 801557e <_calloc_r+0x16>
 8015570:	4629      	mov	r1, r5
 8015572:	f7fc fe39 	bl	80121e8 <_malloc_r>
 8015576:	4606      	mov	r6, r0
 8015578:	b928      	cbnz	r0, 8015586 <_calloc_r+0x1e>
 801557a:	4630      	mov	r0, r6
 801557c:	bd70      	pop	{r4, r5, r6, pc}
 801557e:	220c      	movs	r2, #12
 8015580:	6002      	str	r2, [r0, #0]
 8015582:	2600      	movs	r6, #0
 8015584:	e7f9      	b.n	801557a <_calloc_r+0x12>
 8015586:	462a      	mov	r2, r5
 8015588:	4621      	mov	r1, r4
 801558a:	f7fd fdb3 	bl	80130f4 <memset>
 801558e:	e7f4      	b.n	801557a <_calloc_r+0x12>

08015590 <_strtol_l.isra.0>:
 8015590:	2b24      	cmp	r3, #36	@ 0x24
 8015592:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015596:	4686      	mov	lr, r0
 8015598:	4690      	mov	r8, r2
 801559a:	d801      	bhi.n	80155a0 <_strtol_l.isra.0+0x10>
 801559c:	2b01      	cmp	r3, #1
 801559e:	d106      	bne.n	80155ae <_strtol_l.isra.0+0x1e>
 80155a0:	f7fd fe40 	bl	8013224 <__errno>
 80155a4:	2316      	movs	r3, #22
 80155a6:	6003      	str	r3, [r0, #0]
 80155a8:	2000      	movs	r0, #0
 80155aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80155ae:	4834      	ldr	r0, [pc, #208]	@ (8015680 <_strtol_l.isra.0+0xf0>)
 80155b0:	460d      	mov	r5, r1
 80155b2:	462a      	mov	r2, r5
 80155b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80155b8:	5d06      	ldrb	r6, [r0, r4]
 80155ba:	f016 0608 	ands.w	r6, r6, #8
 80155be:	d1f8      	bne.n	80155b2 <_strtol_l.isra.0+0x22>
 80155c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80155c2:	d110      	bne.n	80155e6 <_strtol_l.isra.0+0x56>
 80155c4:	782c      	ldrb	r4, [r5, #0]
 80155c6:	2601      	movs	r6, #1
 80155c8:	1c95      	adds	r5, r2, #2
 80155ca:	f033 0210 	bics.w	r2, r3, #16
 80155ce:	d115      	bne.n	80155fc <_strtol_l.isra.0+0x6c>
 80155d0:	2c30      	cmp	r4, #48	@ 0x30
 80155d2:	d10d      	bne.n	80155f0 <_strtol_l.isra.0+0x60>
 80155d4:	782a      	ldrb	r2, [r5, #0]
 80155d6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80155da:	2a58      	cmp	r2, #88	@ 0x58
 80155dc:	d108      	bne.n	80155f0 <_strtol_l.isra.0+0x60>
 80155de:	786c      	ldrb	r4, [r5, #1]
 80155e0:	3502      	adds	r5, #2
 80155e2:	2310      	movs	r3, #16
 80155e4:	e00a      	b.n	80155fc <_strtol_l.isra.0+0x6c>
 80155e6:	2c2b      	cmp	r4, #43	@ 0x2b
 80155e8:	bf04      	itt	eq
 80155ea:	782c      	ldrbeq	r4, [r5, #0]
 80155ec:	1c95      	addeq	r5, r2, #2
 80155ee:	e7ec      	b.n	80155ca <_strtol_l.isra.0+0x3a>
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d1f6      	bne.n	80155e2 <_strtol_l.isra.0+0x52>
 80155f4:	2c30      	cmp	r4, #48	@ 0x30
 80155f6:	bf14      	ite	ne
 80155f8:	230a      	movne	r3, #10
 80155fa:	2308      	moveq	r3, #8
 80155fc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8015600:	f10c 3cff 	add.w	ip, ip, #4294967295
 8015604:	2200      	movs	r2, #0
 8015606:	fbbc f9f3 	udiv	r9, ip, r3
 801560a:	4610      	mov	r0, r2
 801560c:	fb03 ca19 	mls	sl, r3, r9, ip
 8015610:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8015614:	2f09      	cmp	r7, #9
 8015616:	d80f      	bhi.n	8015638 <_strtol_l.isra.0+0xa8>
 8015618:	463c      	mov	r4, r7
 801561a:	42a3      	cmp	r3, r4
 801561c:	dd1b      	ble.n	8015656 <_strtol_l.isra.0+0xc6>
 801561e:	1c57      	adds	r7, r2, #1
 8015620:	d007      	beq.n	8015632 <_strtol_l.isra.0+0xa2>
 8015622:	4581      	cmp	r9, r0
 8015624:	d314      	bcc.n	8015650 <_strtol_l.isra.0+0xc0>
 8015626:	d101      	bne.n	801562c <_strtol_l.isra.0+0x9c>
 8015628:	45a2      	cmp	sl, r4
 801562a:	db11      	blt.n	8015650 <_strtol_l.isra.0+0xc0>
 801562c:	fb00 4003 	mla	r0, r0, r3, r4
 8015630:	2201      	movs	r2, #1
 8015632:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015636:	e7eb      	b.n	8015610 <_strtol_l.isra.0+0x80>
 8015638:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801563c:	2f19      	cmp	r7, #25
 801563e:	d801      	bhi.n	8015644 <_strtol_l.isra.0+0xb4>
 8015640:	3c37      	subs	r4, #55	@ 0x37
 8015642:	e7ea      	b.n	801561a <_strtol_l.isra.0+0x8a>
 8015644:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8015648:	2f19      	cmp	r7, #25
 801564a:	d804      	bhi.n	8015656 <_strtol_l.isra.0+0xc6>
 801564c:	3c57      	subs	r4, #87	@ 0x57
 801564e:	e7e4      	b.n	801561a <_strtol_l.isra.0+0x8a>
 8015650:	f04f 32ff 	mov.w	r2, #4294967295
 8015654:	e7ed      	b.n	8015632 <_strtol_l.isra.0+0xa2>
 8015656:	1c53      	adds	r3, r2, #1
 8015658:	d108      	bne.n	801566c <_strtol_l.isra.0+0xdc>
 801565a:	2322      	movs	r3, #34	@ 0x22
 801565c:	f8ce 3000 	str.w	r3, [lr]
 8015660:	4660      	mov	r0, ip
 8015662:	f1b8 0f00 	cmp.w	r8, #0
 8015666:	d0a0      	beq.n	80155aa <_strtol_l.isra.0+0x1a>
 8015668:	1e69      	subs	r1, r5, #1
 801566a:	e006      	b.n	801567a <_strtol_l.isra.0+0xea>
 801566c:	b106      	cbz	r6, 8015670 <_strtol_l.isra.0+0xe0>
 801566e:	4240      	negs	r0, r0
 8015670:	f1b8 0f00 	cmp.w	r8, #0
 8015674:	d099      	beq.n	80155aa <_strtol_l.isra.0+0x1a>
 8015676:	2a00      	cmp	r2, #0
 8015678:	d1f6      	bne.n	8015668 <_strtol_l.isra.0+0xd8>
 801567a:	f8c8 1000 	str.w	r1, [r8]
 801567e:	e794      	b.n	80155aa <_strtol_l.isra.0+0x1a>
 8015680:	08016269 	.word	0x08016269

08015684 <_strtol_r>:
 8015684:	f7ff bf84 	b.w	8015590 <_strtol_l.isra.0>

08015688 <_strtoul_l.isra.0>:
 8015688:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801568c:	4e34      	ldr	r6, [pc, #208]	@ (8015760 <_strtoul_l.isra.0+0xd8>)
 801568e:	4686      	mov	lr, r0
 8015690:	460d      	mov	r5, r1
 8015692:	4628      	mov	r0, r5
 8015694:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015698:	5d37      	ldrb	r7, [r6, r4]
 801569a:	f017 0708 	ands.w	r7, r7, #8
 801569e:	d1f8      	bne.n	8015692 <_strtoul_l.isra.0+0xa>
 80156a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80156a2:	d110      	bne.n	80156c6 <_strtoul_l.isra.0+0x3e>
 80156a4:	782c      	ldrb	r4, [r5, #0]
 80156a6:	2701      	movs	r7, #1
 80156a8:	1c85      	adds	r5, r0, #2
 80156aa:	f033 0010 	bics.w	r0, r3, #16
 80156ae:	d115      	bne.n	80156dc <_strtoul_l.isra.0+0x54>
 80156b0:	2c30      	cmp	r4, #48	@ 0x30
 80156b2:	d10d      	bne.n	80156d0 <_strtoul_l.isra.0+0x48>
 80156b4:	7828      	ldrb	r0, [r5, #0]
 80156b6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80156ba:	2858      	cmp	r0, #88	@ 0x58
 80156bc:	d108      	bne.n	80156d0 <_strtoul_l.isra.0+0x48>
 80156be:	786c      	ldrb	r4, [r5, #1]
 80156c0:	3502      	adds	r5, #2
 80156c2:	2310      	movs	r3, #16
 80156c4:	e00a      	b.n	80156dc <_strtoul_l.isra.0+0x54>
 80156c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80156c8:	bf04      	itt	eq
 80156ca:	782c      	ldrbeq	r4, [r5, #0]
 80156cc:	1c85      	addeq	r5, r0, #2
 80156ce:	e7ec      	b.n	80156aa <_strtoul_l.isra.0+0x22>
 80156d0:	2b00      	cmp	r3, #0
 80156d2:	d1f6      	bne.n	80156c2 <_strtoul_l.isra.0+0x3a>
 80156d4:	2c30      	cmp	r4, #48	@ 0x30
 80156d6:	bf14      	ite	ne
 80156d8:	230a      	movne	r3, #10
 80156da:	2308      	moveq	r3, #8
 80156dc:	f04f 38ff 	mov.w	r8, #4294967295
 80156e0:	2600      	movs	r6, #0
 80156e2:	fbb8 f8f3 	udiv	r8, r8, r3
 80156e6:	fb03 f908 	mul.w	r9, r3, r8
 80156ea:	ea6f 0909 	mvn.w	r9, r9
 80156ee:	4630      	mov	r0, r6
 80156f0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80156f4:	f1bc 0f09 	cmp.w	ip, #9
 80156f8:	d810      	bhi.n	801571c <_strtoul_l.isra.0+0x94>
 80156fa:	4664      	mov	r4, ip
 80156fc:	42a3      	cmp	r3, r4
 80156fe:	dd1e      	ble.n	801573e <_strtoul_l.isra.0+0xb6>
 8015700:	f1b6 3fff 	cmp.w	r6, #4294967295
 8015704:	d007      	beq.n	8015716 <_strtoul_l.isra.0+0x8e>
 8015706:	4580      	cmp	r8, r0
 8015708:	d316      	bcc.n	8015738 <_strtoul_l.isra.0+0xb0>
 801570a:	d101      	bne.n	8015710 <_strtoul_l.isra.0+0x88>
 801570c:	45a1      	cmp	r9, r4
 801570e:	db13      	blt.n	8015738 <_strtoul_l.isra.0+0xb0>
 8015710:	fb00 4003 	mla	r0, r0, r3, r4
 8015714:	2601      	movs	r6, #1
 8015716:	f815 4b01 	ldrb.w	r4, [r5], #1
 801571a:	e7e9      	b.n	80156f0 <_strtoul_l.isra.0+0x68>
 801571c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8015720:	f1bc 0f19 	cmp.w	ip, #25
 8015724:	d801      	bhi.n	801572a <_strtoul_l.isra.0+0xa2>
 8015726:	3c37      	subs	r4, #55	@ 0x37
 8015728:	e7e8      	b.n	80156fc <_strtoul_l.isra.0+0x74>
 801572a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801572e:	f1bc 0f19 	cmp.w	ip, #25
 8015732:	d804      	bhi.n	801573e <_strtoul_l.isra.0+0xb6>
 8015734:	3c57      	subs	r4, #87	@ 0x57
 8015736:	e7e1      	b.n	80156fc <_strtoul_l.isra.0+0x74>
 8015738:	f04f 36ff 	mov.w	r6, #4294967295
 801573c:	e7eb      	b.n	8015716 <_strtoul_l.isra.0+0x8e>
 801573e:	1c73      	adds	r3, r6, #1
 8015740:	d106      	bne.n	8015750 <_strtoul_l.isra.0+0xc8>
 8015742:	2322      	movs	r3, #34	@ 0x22
 8015744:	f8ce 3000 	str.w	r3, [lr]
 8015748:	4630      	mov	r0, r6
 801574a:	b932      	cbnz	r2, 801575a <_strtoul_l.isra.0+0xd2>
 801574c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015750:	b107      	cbz	r7, 8015754 <_strtoul_l.isra.0+0xcc>
 8015752:	4240      	negs	r0, r0
 8015754:	2a00      	cmp	r2, #0
 8015756:	d0f9      	beq.n	801574c <_strtoul_l.isra.0+0xc4>
 8015758:	b106      	cbz	r6, 801575c <_strtoul_l.isra.0+0xd4>
 801575a:	1e69      	subs	r1, r5, #1
 801575c:	6011      	str	r1, [r2, #0]
 801575e:	e7f5      	b.n	801574c <_strtoul_l.isra.0+0xc4>
 8015760:	08016269 	.word	0x08016269

08015764 <_strtoul_r>:
 8015764:	f7ff bf90 	b.w	8015688 <_strtoul_l.isra.0>

08015768 <fiprintf>:
 8015768:	b40e      	push	{r1, r2, r3}
 801576a:	b503      	push	{r0, r1, lr}
 801576c:	4601      	mov	r1, r0
 801576e:	ab03      	add	r3, sp, #12
 8015770:	4805      	ldr	r0, [pc, #20]	@ (8015788 <fiprintf+0x20>)
 8015772:	f853 2b04 	ldr.w	r2, [r3], #4
 8015776:	6800      	ldr	r0, [r0, #0]
 8015778:	9301      	str	r3, [sp, #4]
 801577a:	f7ff fab3 	bl	8014ce4 <_vfiprintf_r>
 801577e:	b002      	add	sp, #8
 8015780:	f85d eb04 	ldr.w	lr, [sp], #4
 8015784:	b003      	add	sp, #12
 8015786:	4770      	bx	lr
 8015788:	240001f0 	.word	0x240001f0

0801578c <abort>:
 801578c:	b508      	push	{r3, lr}
 801578e:	2006      	movs	r0, #6
 8015790:	f000 f82c 	bl	80157ec <raise>
 8015794:	2001      	movs	r0, #1
 8015796:	f7f0 fb0f 	bl	8005db8 <_exit>

0801579a <_raise_r>:
 801579a:	291f      	cmp	r1, #31
 801579c:	b538      	push	{r3, r4, r5, lr}
 801579e:	4605      	mov	r5, r0
 80157a0:	460c      	mov	r4, r1
 80157a2:	d904      	bls.n	80157ae <_raise_r+0x14>
 80157a4:	2316      	movs	r3, #22
 80157a6:	6003      	str	r3, [r0, #0]
 80157a8:	f04f 30ff 	mov.w	r0, #4294967295
 80157ac:	bd38      	pop	{r3, r4, r5, pc}
 80157ae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80157b0:	b112      	cbz	r2, 80157b8 <_raise_r+0x1e>
 80157b2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80157b6:	b94b      	cbnz	r3, 80157cc <_raise_r+0x32>
 80157b8:	4628      	mov	r0, r5
 80157ba:	f000 f831 	bl	8015820 <_getpid_r>
 80157be:	4622      	mov	r2, r4
 80157c0:	4601      	mov	r1, r0
 80157c2:	4628      	mov	r0, r5
 80157c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80157c8:	f000 b818 	b.w	80157fc <_kill_r>
 80157cc:	2b01      	cmp	r3, #1
 80157ce:	d00a      	beq.n	80157e6 <_raise_r+0x4c>
 80157d0:	1c59      	adds	r1, r3, #1
 80157d2:	d103      	bne.n	80157dc <_raise_r+0x42>
 80157d4:	2316      	movs	r3, #22
 80157d6:	6003      	str	r3, [r0, #0]
 80157d8:	2001      	movs	r0, #1
 80157da:	e7e7      	b.n	80157ac <_raise_r+0x12>
 80157dc:	2100      	movs	r1, #0
 80157de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80157e2:	4620      	mov	r0, r4
 80157e4:	4798      	blx	r3
 80157e6:	2000      	movs	r0, #0
 80157e8:	e7e0      	b.n	80157ac <_raise_r+0x12>
	...

080157ec <raise>:
 80157ec:	4b02      	ldr	r3, [pc, #8]	@ (80157f8 <raise+0xc>)
 80157ee:	4601      	mov	r1, r0
 80157f0:	6818      	ldr	r0, [r3, #0]
 80157f2:	f7ff bfd2 	b.w	801579a <_raise_r>
 80157f6:	bf00      	nop
 80157f8:	240001f0 	.word	0x240001f0

080157fc <_kill_r>:
 80157fc:	b538      	push	{r3, r4, r5, lr}
 80157fe:	4d07      	ldr	r5, [pc, #28]	@ (801581c <_kill_r+0x20>)
 8015800:	2300      	movs	r3, #0
 8015802:	4604      	mov	r4, r0
 8015804:	4608      	mov	r0, r1
 8015806:	4611      	mov	r1, r2
 8015808:	602b      	str	r3, [r5, #0]
 801580a:	f7f0 fac5 	bl	8005d98 <_kill>
 801580e:	1c43      	adds	r3, r0, #1
 8015810:	d102      	bne.n	8015818 <_kill_r+0x1c>
 8015812:	682b      	ldr	r3, [r5, #0]
 8015814:	b103      	cbz	r3, 8015818 <_kill_r+0x1c>
 8015816:	6023      	str	r3, [r4, #0]
 8015818:	bd38      	pop	{r3, r4, r5, pc}
 801581a:	bf00      	nop
 801581c:	24003fc4 	.word	0x24003fc4

08015820 <_getpid_r>:
 8015820:	f7f0 bab2 	b.w	8005d88 <_getpid>

08015824 <_init>:
 8015824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015826:	bf00      	nop
 8015828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801582a:	bc08      	pop	{r3}
 801582c:	469e      	mov	lr, r3
 801582e:	4770      	bx	lr

08015830 <_fini>:
 8015830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015832:	bf00      	nop
 8015834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015836:	bc08      	pop	{r3}
 8015838:	469e      	mov	lr, r3
 801583a:	4770      	bx	lr
