
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.061421                       # Number of seconds simulated
sim_ticks                                 61420737500                       # Number of ticks simulated
final_tick                               1716806664000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78352                       # Simulator instruction rate (inst/s)
host_op_rate                                   148309                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48124200                       # Simulator tick rate (ticks/s)
host_mem_usage                                2279840                       # Number of bytes of host memory used
host_seconds                                  1276.30                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     189286738                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            110336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           3198080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3308416                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       110336                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          110336                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2007744                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2007744                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               1724                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              49970                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51694                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           31371                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                31371                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1796397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             52068408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                53864804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1796397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1796397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32688373                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32688373                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32688373                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1796397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            52068408                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               86553178                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          47634                       # number of replacements
system.l2.tagsinuse                       3908.238480                       # Cycle average of tags in use
system.l2.total_refs                           662655                       # Total number of references to valid blocks.
system.l2.sampled_refs                          51666                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.825746                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           551.059759                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             268.005696                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3089.173025                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.134536                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.065431                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.754193                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.954160                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               199789                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               217524                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  417313                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           250985                       # number of Writeback hits
system.l2.Writeback_hits::total                250985                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             128145                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128145                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                199789                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                345669                       # number of demand (read+write) hits
system.l2.demand_hits::total                   545458                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               199789                       # number of overall hits
system.l2.overall_hits::cpu.data               345669                       # number of overall hits
system.l2.overall_hits::total                  545458                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1724                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              46414                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 48138                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3556                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1724                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               49970                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51694                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1724                       # number of overall misses
system.l2.overall_misses::cpu.data              49970                       # number of overall misses
system.l2.overall_misses::total                 51694                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     91770000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   2459449500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2551219500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    186406500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     186406500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      91770000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2645856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2737626000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     91770000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2645856000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2737626000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           201513                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           263938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              465451                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       250985                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            250985                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         131701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            131701                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            201513                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            395639                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               597152                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           201513                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           395639                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              597152                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.008555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.175852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.103422                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.027001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.027001                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.008555                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.126302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086568                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.008555                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.126302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086568                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53230.858469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52989.388977                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52998.036894                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52420.275591                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52420.275591                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53230.858469                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52948.889334                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52958.293032                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53230.858469                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52948.889334                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52958.293032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                31371                       # number of writebacks
system.l2.writebacks::total                     31371                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         46414                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            48138                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3556                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          49970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         49970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51694                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     70718000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   1891863500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1962581500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    142928500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    142928500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     70718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   2034792000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2105510000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     70718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   2034792000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2105510000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.008555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.175852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.103422                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.027001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.027001                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.008555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.126302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.008555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.126302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086568                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41019.721578                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40760.621795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40769.901118                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40193.616423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40193.616423                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41019.721578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40720.272163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40730.258831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41019.721578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40720.272163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40730.258831                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                32581531                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32581531                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2787701                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17739583                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16704721                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.166368                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        122841475                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           26832708                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      141877582                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    32581531                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16704721                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      78410657                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16514964                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                2310924                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                  21958918                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                556927                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          121277365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.210315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.844772                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 44145135     36.40%     36.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6641062      5.48%     41.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7270508      5.99%     47.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6003567      4.95%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 57217093     47.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            121277365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.265232                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.154965                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 30331258                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2190009                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  74898204                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                134807                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               13723072                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              260598287                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               13723072                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 32572260                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1821329                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            217                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  72762647                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                397825                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              253332984                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                109233                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  62388                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                102426                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           306519208                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             586946821                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        586945294                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              1527                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             228483511                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78035669                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    877602                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30593629                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11642006                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            499193                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           424087                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  238988677                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  68                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 220091292                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4517906                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        48259856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     64348522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     121277365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.814776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.402699                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            36363302     29.98%     29.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11818773      9.75%     39.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            22727265     18.74%     58.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            38654111     31.87%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11713914      9.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       121277365                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                11433719    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   269      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            890225      0.40%      0.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             180322671     81.93%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 497      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28219896     12.82%     95.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10658003      4.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              220091292                       # Type of FU issued
system.cpu.iq.rate                           1.791669                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    11433988                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.051951                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          577410453                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         287252081                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    215489447                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                1387                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                924                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          495                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              230634235                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     820                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           678862                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6211407                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         8588                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4588                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2016014                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           190                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               13723072                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  779979                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 67730                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           238988745                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            373701                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30593629                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11642006                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  58907                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4588                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1694349                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1344585                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              3038934                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             216880173                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              27527204                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3211116                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37892218                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25244380                       # Number of branches executed
system.cpu.iew.exec_stores                   10365014                       # Number of stores executed
system.cpu.iew.exec_rate                     1.765529                       # Inst execution rate
system.cpu.iew.wb_sent                      216224518                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     215489942                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 164673054                       # num instructions producing a value
system.cpu.iew.wb_consumers                 231468052                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.754212                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.711429                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        49705818                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               4                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2787701                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    107554293                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.759918                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.668167                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     39846142     37.05%     37.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17178992     15.97%     53.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      8422958      7.83%     60.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13162974     12.24%     73.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28943227     26.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    107554293                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              189286738                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       34008210                       # Number of memory references committed
system.cpu.commit.loads                      24382219                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23279900                       # Number of branches committed
system.cpu.commit.fp_insts                        450                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 188957554                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28943227                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    317603622                       # The number of ROB reads
system.cpu.rob.rob_writes                   491763030                       # The number of ROB writes
system.cpu.timesIdled                           98343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1564110                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     189286738                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.228415                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.228415                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.814057                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.814057                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                396058278                       # number of integer regfile reads
system.cpu.int_regfile_writes               261179576                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       841                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      407                       # number of floating regfile writes
system.cpu.misc_regfile_reads                95609081                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 201014                       # number of replacements
system.cpu.icache.tagsinuse                484.474466                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21750791                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 201513                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 107.937409                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     484.474466                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.946239                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.946239                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21750791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21750791                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21750791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21750791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21750791                       # number of overall hits
system.cpu.icache.overall_hits::total        21750791                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       208127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        208127                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       208127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         208127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       208127                       # number of overall misses
system.cpu.icache.overall_misses::total        208127                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   2744529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2744529000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   2744529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2744529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   2744529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2744529000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21958918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21958918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21958918                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21958918                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21958918                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21958918                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.009478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009478                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.009478                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009478                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009478                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13186.799406                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13186.799406                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13186.799406                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13186.799406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13186.799406                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13186.799406                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6614                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6614                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6614                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6614                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6614                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6614                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       201513                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       201513                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       201513                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       201513                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       201513                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       201513                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2295553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2295553000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2295553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2295553000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2295553000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2295553000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.009177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009177                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.009177                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009177                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.009177                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009177                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11391.587640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11391.587640                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11391.587640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11391.587640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11391.587640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11391.587640                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 395127                       # number of replacements
system.cpu.dcache.tagsinuse                510.821526                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 35960652                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 395639                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  90.892586                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1656891512000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     510.821526                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.997698                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.997698                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26466527                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26466527                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9494125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9494125                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      35960652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35960652                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     35960652                       # number of overall hits
system.cpu.dcache.overall_hits::total        35960652                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       376012                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        376012                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       131866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       131866                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       507878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         507878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       507878                       # number of overall misses
system.cpu.dcache.overall_misses::total        507878                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7988515000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7988515000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1867166499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1867166499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   9855681499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9855681499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   9855681499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9855681499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26842539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26842539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9625991                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36468530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36468530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36468530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36468530                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.014008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014008                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013699                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013699                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013926                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21245.372488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21245.372488                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14159.574864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14159.574864                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19405.608235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19405.608235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19405.608235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19405.608235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6396                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.977528                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       250985                       # number of writebacks
system.cpu.dcache.writebacks::total            250985                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       112068                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       112068                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       112239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112239                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       112239                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112239                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       263944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       263944                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       131695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       131695                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       395639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       395639                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       395639                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4911695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4911695000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1602398999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1602398999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6514093999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6514093999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6514093999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6514093999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009833                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013681                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010849                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010849                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010849                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010849                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18608.852635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18608.852635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12167.500657                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12167.500657                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16464.741845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16464.741845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16464.741845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16464.741845                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
