project new

options set Output/OutputVerilog true
options set Output GenerateCycleNetlist false
options set Output RTLSchem false
options set Input/SearchPath ../../../../unified/

