

================================================================
== Synthesis Summary Report of 'sparse'
================================================================
+ General Information: 
    * Date:           Wed May 22 21:11:26 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Sparse_HLS.prj
    * Solution:       sol (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                                Modules                               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                                & Loops                               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ sparse*                                                             |     -|  0.00|        -|          -|         -|        -|     -|  dataflow|  46 (7%)|  9 (~0%)|   5015 (1%)|   6422 (2%)|    -|
    | + entry_proc                                                         |     -|  5.46|        0|      0.000|         -|        0|     -|        no|        -|        -|     3 (~0%)|    38 (~0%)|    -|
    | + load_ap_uint_256_ap_int_8_ap_int_8_32u_s                           |     -|  0.00|        -|          -|         -|        -|     -|        no|  16 (2%)|  6 (~0%)|  1451 (~0%)|  1354 (~0%)|    -|
    |  o VITIS_LOOP_23_1                                                   |     -|  7.30|        -|          -|         3|        -|     -|        no|        -|        -|           -|           -|    -|
    |  o VITIS_LOOP_26_2                                                   |     -|  7.30|        -|          -|         3|        -|     -|        no|        -|        -|           -|           -|    -|
    |  o VITIS_LOOP_30_3                                                   |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_31_4                                                  |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_35_5                                                 |     -|  7.30|        -|          -|         2|        -|     -|        no|        -|        -|           -|           -|    -|
    | + mul_ap_uint_256_ap_int_8_ap_int_8_32u_s                            |     -|  3.62|        -|          -|         -|        -|     -|        no|        -|        -|   454 (~0%)|  1035 (~0%)|    -|
    |  o VITIS_LOOP_60_1                                                   |     -|  7.30|        -|          -|         -|        -|     -|        no|        -|        -|           -|           -|    -|
    |   o VITIS_LOOP_61_2                                                  |     -|  7.30|        -|          -|       257|        -|     -|        no|        -|        -|           -|           -|    -|
    |    o VITIS_LOOP_65_3                                                 |     -|  7.30|      255|  2.550e+03|         1|        -|   255|        no|        -|        -|           -|           -|    -|
    | + store_ap_uint_256_ap_int_8_ap_int_8_32u_s                          |     -|  0.00|        -|          -|         -|        -|     -|        no|        -|  3 (~0%)|   473 (~0%)|   670 (~0%)|    -|
    |  + store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_95_1  |     -|  0.00|        -|          -|         -|        -|     -|        no|        -|        -|   289 (~0%)|   113 (~0%)|    -|
    |   o VITIS_LOOP_95_1                                                  |     -|  7.30|        -|          -|         3|        1|     -|       yes|        -|        -|           -|           -|    -|
    +----------------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface         | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                   | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_sparse_data | 256 -> 256 | 64            | 32      | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-------------------+------------+---------------+--------+----------+
| Interface         | Data Width | Address Width | Offset | Register |
+-------------------+------------+---------------+--------+----------+
| s_axi_sparse_addr | 32         | 7             | 16     | 0        |
+-------------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface         | Register          | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_sparse_addr | CTRL              | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_sparse_addr | GIER              | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_sparse_addr | IP_IER            | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_sparse_addr | IP_ISR            | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_sparse_addr | input_data_addr1  | 0x10   | 32    | W      | Data signal of input_data_addr1  |                                                                      |
| s_axi_sparse_addr | input_data_addr2  | 0x18   | 32    | W      | Data signal of input_data_addr2  |                                                                      |
| s_axi_sparse_addr | output_data_addr3 | 0x20   | 32    | W      | Data signal of output_data_addr3 |                                                                      |
| s_axi_sparse_addr | am_ROWS           | 0x28   | 32    | W      | Data signal of am_ROWS           |                                                                      |
| s_axi_sparse_addr | am_COLS           | 0x30   | 32    | W      | Data signal of am_COLS           |                                                                      |
| s_axi_sparse_addr | fm_ROWS           | 0x38   | 32    | W      | Data signal of fm_ROWS           |                                                                      |
| s_axi_sparse_addr | fm_COLS           | 0x40   | 32    | W      | Data signal of fm_COLS           |                                                                      |
| s_axi_sparse_addr | inputs_1          | 0x48   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_sparse_addr | inputs_2          | 0x4c   | 32    | W      | Data signal of inputs            |                                                                      |
| s_axi_sparse_addr | outputs_1         | 0x54   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_sparse_addr | outputs_2         | 0x58   | 32    | W      | Data signal of outputs           |                                                                      |
| s_axi_sparse_addr | sparse_flag       | 0x60   | 32    | R      | Data signal of sparse_flag       |                                                                      |
| s_axi_sparse_addr | sparse_flag_ctrl  | 0x64   | 32    | R      | Control signal of sparse_flag    | 0=sparse_flag_ap_vld                                                 |
+-------------------+-------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| input_data_addr1  | in        | unsigned int  |
| input_data_addr2  | in        | unsigned int  |
| output_data_addr3 | in        | unsigned int  |
| am_ROWS           | in        | unsigned int  |
| am_COLS           | in        | unsigned int  |
| fm_ROWS           | in        | unsigned int  |
| fm_COLS           | in        | unsigned int  |
| inputs            | inout     | ap_uint<256>* |
| outputs           | inout     | ap_uint<256>* |
| sparse_flag       | out       | bool&         |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| Argument          | HW Interface      | HW Type   | HW Usage | HW Info                                     |
+-------------------+-------------------+-----------+----------+---------------------------------------------+
| input_data_addr1  | s_axi_sparse_addr | register  |          | name=input_data_addr1 offset=0x10 range=32  |
| input_data_addr2  | s_axi_sparse_addr | register  |          | name=input_data_addr2 offset=0x18 range=32  |
| output_data_addr3 | s_axi_sparse_addr | register  |          | name=output_data_addr3 offset=0x20 range=32 |
| am_ROWS           | s_axi_sparse_addr | register  |          | name=am_ROWS offset=0x28 range=32           |
| am_COLS           | s_axi_sparse_addr | register  |          | name=am_COLS offset=0x30 range=32           |
| fm_ROWS           | s_axi_sparse_addr | register  |          | name=fm_ROWS offset=0x38 range=32           |
| fm_COLS           | s_axi_sparse_addr | register  |          | name=fm_COLS offset=0x40 range=32           |
| inputs            | m_axi_sparse_data | interface |          |                                             |
| inputs            | s_axi_sparse_addr | register  | offset   | name=inputs_1 offset=0x48 range=32          |
| inputs            | s_axi_sparse_addr | register  | offset   | name=inputs_2 offset=0x4c range=32          |
| outputs           | m_axi_sparse_data | interface |          |                                             |
| outputs           | s_axi_sparse_addr | register  | offset   | name=outputs_1 offset=0x54 range=32         |
| outputs           | s_axi_sparse_addr | register  | offset   | name=outputs_2 offset=0x58 range=32         |
| sparse_flag       | s_axi_sparse_addr | register  |          | name=sparse_flag offset=0x60 range=32       |
| sparse_flag       | s_axi_sparse_addr | register  |          | name=sparse_flag_ctrl offset=0x64 range=32  |
+-------------------+-------------------+-----------+----------+---------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-------------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------------------------------+
| HW Interface      | Loop            | Direction | Length   | Width | Location                                                                                                     |
+-------------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------------------------------+
| m_axi_sparse_data | VITIS_LOOP_23_1 | read      | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:23:19 |
| m_axi_sparse_data | VITIS_LOOP_26_2 | read      | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:26:19 |
| m_axi_sparse_data | VITIS_LOOP_95_1 | write     | variable | 256   | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:95:19 |
+-------------------+-----------------+-----------+----------+-------+--------------------------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+-----------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
| HW Interface      | Variable | Loop            | Problem                                                                                                | Resolution | Location                                                                                                     |
+-------------------+----------+-----------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
| m_axi_sparse_data | inputs   | VITIS_LOOP_26_2 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:26:19 |
| m_axi_sparse_data | inputs   | VITIS_LOOP_23_1 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:23:19 |
| m_axi_sparse_data | outputs  | VITIS_LOOP_95_1 | Could not widen since type i256 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Sparse_HLS/Sparse_HLS/src/../include/helpers.hpp:95:19 |
+-------------------+----------+-----------------+--------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                                 | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + sparse                                                             | 9   |        |             |     |        |         |
|  + load_ap_uint_256_ap_int_8_ap_int_8_32u_s                          | 6   |        |             |     |        |         |
|    mul_32s_32s_32_1_1_U5                                             | 3   |        | mul_ln21    | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U6                                             | 3   |        | mul_ln22    | mul | auto   | 0       |
|    add_ln23_fu_474_p2                                                | -   |        | add_ln23    | add | fabric | 0       |
|    add_ln23_1_fu_540_p2                                              | -   |        | add_ln23_1  | add | fabric | 0       |
|    add_ln26_fu_562_p2                                                | -   |        | add_ln26    | add | fabric | 0       |
|    add_ln26_1_fu_604_p2                                              | -   |        | add_ln26_1  | add | fabric | 0       |
|    block_4_fu_637_p2                                                 | -   |        | block_4     | add | fabric | 0       |
|    add_ln31_fu_665_p2                                                | -   |        | add_ln31    | add | fabric | 0       |
|    add_ln35_fu_994_p2                                                | -   |        | add_ln35    | add | fabric | 0       |
|    count_2_fu_1071_p2                                                | -   |        | count_2     | add | fabric | 0       |
|    add_ln39_fu_1056_p2                                               | -   |        | add_ln39    | add | fabric | 0       |
|  + mul_ap_uint_256_ap_int_8_ap_int_8_32u_s                           | 0   |        |             |     |        |         |
|    block_2_fu_646_p2                                                 | -   |        | block_2     | add | fabric | 0       |
|    row_1_fu_657_p2                                                   | -   |        | row_1       | add | fabric | 0       |
|    count_1_fu_672_p2                                                 | -   |        | count_1     | add | fabric | 0       |
|    add_ln71_fu_992_p2                                                | -   |        | add_ln71    | add | fabric | 0       |
|    add_ln71_1_fu_998_p2                                              | -   |        | add_ln71_1  | add | fabric | 0       |
|    add_ln71_2_fu_1004_p2                                             | -   |        | add_ln71_2  | add | fabric | 0       |
|    add_ln71_3_fu_1010_p2                                             | -   |        | add_ln71_3  | add | fabric | 0       |
|    add_ln71_4_fu_1016_p2                                             | -   |        | add_ln71_4  | add | fabric | 0       |
|    add_ln71_5_fu_1022_p2                                             | -   |        | add_ln71_5  | add | fabric | 0       |
|    add_ln71_6_fu_1028_p2                                             | -   |        | add_ln71_6  | add | fabric | 0       |
|    add_ln71_7_fu_1034_p2                                             | -   |        | add_ln71_7  | add | fabric | 0       |
|    add_ln71_8_fu_1040_p2                                             | -   |        | add_ln71_8  | add | fabric | 0       |
|    add_ln71_9_fu_1046_p2                                             | -   |        | add_ln71_9  | add | fabric | 0       |
|    add_ln71_10_fu_1052_p2                                            | -   |        | add_ln71_10 | add | fabric | 0       |
|    add_ln71_11_fu_1058_p2                                            | -   |        | add_ln71_11 | add | fabric | 0       |
|    add_ln71_12_fu_1064_p2                                            | -   |        | add_ln71_12 | add | fabric | 0       |
|    add_ln71_13_fu_1070_p2                                            | -   |        | add_ln71_13 | add | fabric | 0       |
|    add_ln71_14_fu_1076_p2                                            | -   |        | add_ln71_14 | add | fabric | 0       |
|    add_ln71_15_fu_1082_p2                                            | -   |        | add_ln71_15 | add | fabric | 0       |
|    add_ln71_16_fu_1088_p2                                            | -   |        | add_ln71_16 | add | fabric | 0       |
|    add_ln71_17_fu_1094_p2                                            | -   |        | add_ln71_17 | add | fabric | 0       |
|    add_ln71_18_fu_1100_p2                                            | -   |        | add_ln71_18 | add | fabric | 0       |
|    add_ln71_19_fu_1106_p2                                            | -   |        | add_ln71_19 | add | fabric | 0       |
|    add_ln71_20_fu_1112_p2                                            | -   |        | add_ln71_20 | add | fabric | 0       |
|    add_ln71_21_fu_1118_p2                                            | -   |        | add_ln71_21 | add | fabric | 0       |
|    add_ln71_22_fu_1124_p2                                            | -   |        | add_ln71_22 | add | fabric | 0       |
|    add_ln71_23_fu_1130_p2                                            | -   |        | add_ln71_23 | add | fabric | 0       |
|    add_ln71_24_fu_1136_p2                                            | -   |        | add_ln71_24 | add | fabric | 0       |
|    add_ln71_25_fu_1142_p2                                            | -   |        | add_ln71_25 | add | fabric | 0       |
|    add_ln71_26_fu_1148_p2                                            | -   |        | add_ln71_26 | add | fabric | 0       |
|    add_ln71_27_fu_1154_p2                                            | -   |        | add_ln71_27 | add | fabric | 0       |
|    add_ln71_28_fu_1160_p2                                            | -   |        | add_ln71_28 | add | fabric | 0       |
|    add_ln71_29_fu_1166_p2                                            | -   |        | add_ln71_29 | add | fabric | 0       |
|    add_ln71_30_fu_1172_p2                                            | -   |        | add_ln71_30 | add | fabric | 0       |
|    add_ln71_31_fu_1178_p2                                            | -   |        | add_ln71_31 | add | fabric | 0       |
|  + store_ap_uint_256_ap_int_8_ap_int_8_32u_s                         | 3   |        |             |     |        |         |
|    mul_32s_32s_32_1_1_U37                                            | 3   |        | mul_ln92    | mul | auto   | 0       |
|    add_ln95_fu_172_p2                                                | -   |        | add_ln95    | add | fabric | 0       |
|   + store_ap_uint_256_ap_int_8_ap_int_8_32u_Pipeline_VITIS_LOOP_95_1 | 0   |        |             |     |        |         |
|     add_ln95_fu_104_p2                                               | -   |        | add_ln95    | add | fabric | 0       |
+----------------------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+---------------------+---------+--------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable            | Storage | Impl   | Latency |
+---------------------------------------------+------+------+--------+---------------------+---------+--------+---------+
| + sparse                                    | 46   | 0    |        |                     |         |        |         |
|   outputs_c_U                               | -    | -    |        | outputs_c           | fifo    | srl    | 0       |
|   fm_COLS_c9_U                              | -    | -    |        | fm_COLS_c9          | fifo    | srl    | 0       |
|   fm_COLS_c_U                               | -    | -    |        | fm_COLS_c           | fifo    | srl    | 0       |
|   fm_ROWS_c_U                               | -    | -    |        | fm_ROWS_c           | fifo    | srl    | 0       |
|   am_ROWS_c_U                               | -    | -    |        | am_ROWS_c           | fifo    | srl    | 0       |
|   output_data_addr3_c_U                     | -    | -    |        | output_data_addr3_c | fifo    | srl    | 0       |
|   data_out_U                                | 15   | -    |        | data_out            | fifo    | memory | 0       |
|   fm_stream_U                               | 15   | -    |        | fm_stream           | fifo    | memory | 0       |
|   idx_stream_U                              | -    | -    |        | idx_stream          | fifo    | srl    | 0       |
|   count_stream_U                            | -    | -    |        | count_stream        | fifo    | srl    | 0       |
|  + load_ap_uint_256_ap_int_8_ap_int_8_32u_s | 16   | 0    |        |                     |         |        |         |
|    am_ram_V_U                               | 8    | -    |        | am_ram_V            | ram_1p  | auto   | 1       |
|    fm_ram_V_U                               | 8    | -    |        | fm_ram_V            | ram_1p  | auto   | 1       |
+---------------------------------------------+------+------+--------+---------------------+---------+--------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| Type            | Options                                                        | Location                                                           |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+
| pipeline        |                                                                | include/helpers.hpp:29 in load                                     |
| unroll          |                                                                | include/helpers.hpp:34 in load                                     |
| pipeline        | II = 1                                                         | include/helpers.hpp:59 in mul                                      |
| unroll          |                                                                | include/helpers.hpp:70 in mul                                      |
| pipeline        |                                                                | include/helpers.hpp:97 in store                                    |
| inline          |                                                                | include/types.hpp:53 in getval                                     |
| inline          |                                                                | include/types.hpp:60 in operator[]                                 |
| inline          |                                                                | include/types.hpp:67 in operator[]                                 |
| inline          |                                                                | include/types.hpp:74 in getvaladdr                                 |
| inline          |                                                                | include/types.hpp:79 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:80 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:84 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:85 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:90 in constructor                                |
| unroll          |                                                                | include/types.hpp:92 in constructor                                |
| inline          |                                                                | include/types.hpp:97 in widetype<t, t_width, t_datawidth, enable>  |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:98 in widetype<t, t_width, t_datawidth, enable>  |
| inline          |                                                                | include/types.hpp:102 in constructor                               |
| unroll          |                                                                | include/types.hpp:104 in constructor                               |
| inline          |                                                                | include/types.hpp:111 in widetype<t, t_width, t_datawidth, enable> |
| array_partition | variable = m_Val complete dim = 1                              | include/types.hpp:112 in widetype<t, t_width, t_datawidth, enable> |
| inline          |                                                                | include/types.hpp:116 in constructor                               |
| unroll          |                                                                | include/types.hpp:118 in constructor                               |
| unroll          |                                                                | include/types.hpp:126 in operator const ap_uint<t_typewidth>       |
| inline          |                                                                | include/types.hpp:143 in shift                                     |
| unroll          |                                                                | include/types.hpp:147 in shift                                     |
| inline          |                                                                | include/types.hpp:156 in shift                                     |
| unroll          |                                                                | include/types.hpp:159 in shift                                     |
| inline          |                                                                | include/types.hpp:167 in unshift                                   |
| unroll          |                                                                | include/types.hpp:170 in unshift                                   |
| inline          |                                                                | include/types.hpp:178 in unshift                                   |
| unroll          |                                                                | include/types.hpp:181 in unshift                                   |
| unroll          |                                                                | include/types.hpp:192 in zero                                      |
| inline          |                                                                | include/types.hpp:227 in operator[]                                |
| inline          |                                                                | include/types.hpp:235 in operator[]                                |
| inline          |                                                                | include/types.hpp:243 in getvaladdr                                |
| inline          |                                                                | include/types.hpp:296 in hlsreg                                    |
| interface       | ap_none port = return register                                 | include/types.hpp:297 in hlsreg                                    |
| inline          |                                                                | include/types.hpp:317 in boolarr<w>                                |
| array_partition | variable = m_Val COMPLETE                                      | include/types.hpp:318 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:321 in boolarr<w>                                |
| unroll          |                                                                | include/types.hpp:323 in boolarr<w>                                |
| inline          |                                                                | include/types.hpp:328 in operator[]                                |
| inline          |                                                                | include/types.hpp:332 in and                                       |
| unroll          |                                                                | include/types.hpp:335 in and                                       |
| inline          |                                                                | include/types.hpp:341 in or                                        |
| unroll          |                                                                | include/types.hpp:344 in or                                        |
| inline          |                                                                | include/types.hpp:350 in reset                                     |
| unroll          |                                                                | include/types.hpp:352 in reset                                     |
| inline          |                                                                | include/types.hpp:360 in streamsareempty                           |
| unroll          |                                                                | include/types.hpp:364 in streamsareempty                           |
| inline          |                                                                | include/types.hpp:425 in convwideval2bits                          |
| unroll          |                                                                | include/types.hpp:433 in convwideval2bits                          |
| inline          |                                                                | include/types.hpp:444 in convbits2widetype                         |
| unroll          |                                                                | include/types.hpp:452 in convbits2widetype                         |
| inline          |                                                                | include/types.hpp:522 in getval                                    |
| inline          |                                                                | include/types.hpp:526 in getflush                                  |
| inline          |                                                                | include/types.hpp:530 in operator=                                 |
| inline          |                                                                | include/types.hpp:536 in operator()                                |
| inline          |                                                                | include/types.hpp:575 in getval                                    |
| inline          |                                                                | include/types.hpp:579 in operator[]                                |
| inline          |                                                                | include/types.hpp:586 in getvectoftaggedvalues                     |
| inline          |                                                                | include/types.hpp:614 in triangsrl<t, t_width>                     |
| array_partition | variable = m_Sreg dim = 1 complete                             | include/types.hpp:615 in triangsrl<t, t_width>                     |
| inline          |                                                                | include/types.hpp:618 in shift                                     |
| unroll          |                                                                | include/types.hpp:622 in shift                                     |
| inline          |                                                                | include/types.hpp:628 in clear                                     |
| pipeline        |                                                                | include/types.hpp:631 in clear                                     |
| inline          |                                                                | include/types.hpp:663 in windowrm<t, t_rows, t_cols>               |
| inline          |                                                                | include/types.hpp:666 in getval                                    |
| inline          |                                                                | include/types.hpp:670 in operator[]                                |
| unroll          |                                                                | include/types.hpp:676 in clear                                     |
| unroll          |                                                                | include/types.hpp:679 in clear                                     |
| inline          |                                                                | include/types.hpp:686 in shift                                     |
| inline          |                                                                | include/types.hpp:691 in shift                                     |
| inline          |                                                                | include/types.hpp:696 in unshift                                   |
| interface       | mode = m_axi port = inputs bundle = sparse_data latency = 32   | src/sparse.cpp:16 in sparse                                        |
| interface       | mode = m_axi port = outputs bundle = sparse_data latency = 32  | src/sparse.cpp:17 in sparse                                        |
| interface       | mode = s_axilite port = input_data_addr1 bundle = sparse_addr  | src/sparse.cpp:18 in sparse                                        |
| interface       | mode = s_axilite port = input_data_addr2 bundle = sparse_addr  | src/sparse.cpp:19 in sparse                                        |
| interface       | mode = s_axilite port = output_data_addr3 bundle = sparse_addr | src/sparse.cpp:20 in sparse                                        |
| interface       | mode = s_axilite port = am_ROWS bundle = sparse_addr           | src/sparse.cpp:21 in sparse                                        |
| interface       | mode = s_axilite port = am_COLS bundle = sparse_addr           | src/sparse.cpp:22 in sparse                                        |
| interface       | mode = s_axilite port = fm_ROWS bundle = sparse_addr           | src/sparse.cpp:23 in sparse                                        |
| interface       | mode = s_axilite port = fm_COLS bundle = sparse_addr           | src/sparse.cpp:24 in sparse                                        |
| interface       | mode = s_axilite port = sparse_flag bundle = sparse_addr       | src/sparse.cpp:25 in sparse                                        |
| interface       | mode = s_axilite port = return bundle = sparse_addr            | src/sparse.cpp:26 in sparse                                        |
| stream          | variable = data_out depth = 64                                 | src/sparse.cpp:30 in sparse                                        |
| stream          | variable = fm_stream depth = 128                               | src/sparse.cpp:32 in sparse                                        |
| stream          | variable = idx_stream depth = 128                              | src/sparse.cpp:34 in sparse                                        |
| stream          | variable = count_stream depth = 64                             | src/sparse.cpp:36 in sparse                                        |
| dataflow        |                                                                | src/sparse.cpp:40 in sparse                                        |
+-----------------+----------------------------------------------------------------+--------------------------------------------------------------------+


