<stg><name>Self_attention_Pipeline_l_S_k_0_k1_l_j2</name>


<trans_list>

<trans id="100" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %tmp = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i7 0, i7 %k1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %j2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc43.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc43.i:0 %indvar_flatten14_load = load i10 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="indvar_flatten14_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc43.i:1 %icmp_ln75 = icmp_eq  i10 %indvar_flatten14_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc43.i:2 %add_ln75_2 = add i10 %indvar_flatten14_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc43.i:3 %br_ln75 = br i1 %icmp_ln75, void %for.inc46.i, void %for.inc59.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc46.i:0 %j2_load = load i4 %j2

]]></Node>
<StgValue><ssdm name="j2_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc46.i:1 %k1_load = load i7 %k1

]]></Node>
<StgValue><ssdm name="k1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc46.i:2 %add_ln75 = add i7 %k1_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc46.i:5 %icmp_ln76 = icmp_eq  i4 %j2_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc46.i:6 %select_ln75 = select i1 %icmp_ln76, i4 0, i4 %j2_load

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc46.i:7 %select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %k1_load

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc46.i:26 %add_ln76 = add i4 %select_ln75, i4 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i:27 %store_ln76 = store i10 %add_ln75_2, i10 %indvar_flatten14

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i:28 %store_ln76 = store i7 %select_ln75_1, i7 %k1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc46.i:29 %store_ln76 = store i4 %add_ln76, i4 %j2

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="7">
<![CDATA[
for.inc46.i:8 %zext_ln75 = zext i7 %select_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46.i:9 %add_ln75_1 = add i10 %tmp, i10 %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="10">
<![CDATA[
for.inc46.i:10 %add_ln75_1_cast = zext i10 %add_ln75_1

]]></Node>
<StgValue><ssdm name="add_ln75_1_cast"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.i:11 %Q_h_addr = getelementptr i32 %Q_h, i64 0, i64 %add_ln75_1_cast

]]></Node>
<StgValue><ssdm name="Q_h_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.inc46.i:12 %Q_h_load = load i10 %Q_h_addr

]]></Node>
<StgValue><ssdm name="Q_h_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc46.i:14 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln75, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc46.i:15 %add_ln79 = add i10 %tmp_s, i10 %zext_ln75

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
for.inc46.i:16 %zext_ln79 = zext i10 %add_ln79

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.i:17 %K_h_addr = getelementptr i32 %K_h, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="K_h_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
for.inc46.i:20 %v33 = load i10 %K_h_addr

]]></Node>
<StgValue><ssdm name="v33"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
for.inc46.i:12 %Q_h_load = load i10 %Q_h_addr

]]></Node>
<StgValue><ssdm name="Q_h_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="10">
<![CDATA[
for.inc46.i:20 %v33 = load i10 %K_h_addr

]]></Node>
<StgValue><ssdm name="v33"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:21 %v34 = fmul i32 %Q_h_load, i32 %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:21 %v34 = fmul i32 %Q_h_load, i32 %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.inc46.i:13 %zext_ln76 = zext i4 %select_ln75

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:21 %v34 = fmul i32 %Q_h_load, i32 %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc46.i:22 %v28_addr = getelementptr i32 %v28, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="v28_addr"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc46.i:23 %v35 = load i4 %v28_addr

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="56" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:21 %v34 = fmul i32 %Q_h_load, i32 %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
for.inc46.i:23 %v35 = load i4 %v28_addr

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="58" st_id="8" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:24 %v36 = fadd i32 %v35, i32 %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="59" st_id="9" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:24 %v36 = fadd i32 %v35, i32 %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="60" st_id="10" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:24 %v36 = fadd i32 %v35, i32 %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="61" st_id="11" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:24 %v36 = fadd i32 %v35, i32 %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="62" st_id="12" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc46.i:24 %v36 = fadd i32 %v35, i32 %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.inc59.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_k_0_k1_l_j2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="64" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc46.i:4 %empty_370 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="65" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc46.i:18 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_35

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="66" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc46.i:19 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="67" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc46.i:25 %store_ln83 = store i32 %v36, i4 %v28_addr

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="68" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
for.inc46.i:30 %br_ln76 = br void %for.inc43.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="102" name="Q_h" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Q_h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="K_h" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="K_h"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="v28" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v28"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="106" from="StgValue_105" to="j2" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_105" to="k1" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_105" to="indvar_flatten14" fromId="105" toId="18">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i10" to="tmp" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="empty" to="tmp" fromId="101" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln0" fromId="112" toId="20">
</dataflow>
<dataflow id="114" from="indvar_flatten14" to="store_ln0" fromId="18" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln0" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="k1" to="store_ln0" fromId="17" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_118" to="store_ln0" fromId="118" toId="22">
</dataflow>
<dataflow id="120" from="j2" to="store_ln0" fromId="16" toId="22">
</dataflow>
<dataflow id="121" from="indvar_flatten14" to="indvar_flatten14_load" fromId="18" toId="24">
</dataflow>
<dataflow id="122" from="indvar_flatten14_load" to="icmp_ln75" fromId="24" toId="25">
</dataflow>
<dataflow id="124" from="StgValue_123" to="icmp_ln75" fromId="123" toId="25">
</dataflow>
<dataflow id="125" from="indvar_flatten14_load" to="add_ln75_2" fromId="24" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_126" to="add_ln75_2" fromId="126" toId="26">
</dataflow>
<dataflow id="128" from="icmp_ln75" to="br_ln75" fromId="25" toId="27">
</dataflow>
<dataflow id="129" from="j2" to="j2_load" fromId="16" toId="28">
</dataflow>
<dataflow id="130" from="k1" to="k1_load" fromId="17" toId="29">
</dataflow>
<dataflow id="131" from="k1_load" to="add_ln75" fromId="29" toId="30">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln75" fromId="132" toId="30">
</dataflow>
<dataflow id="134" from="j2_load" to="icmp_ln76" fromId="28" toId="31">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln76" fromId="135" toId="31">
</dataflow>
<dataflow id="137" from="icmp_ln76" to="select_ln75" fromId="31" toId="32">
</dataflow>
<dataflow id="138" from="StgValue_118" to="select_ln75" fromId="118" toId="32">
</dataflow>
<dataflow id="139" from="j2_load" to="select_ln75" fromId="28" toId="32">
</dataflow>
<dataflow id="140" from="icmp_ln76" to="select_ln75_1" fromId="31" toId="33">
</dataflow>
<dataflow id="141" from="add_ln75" to="select_ln75_1" fromId="30" toId="33">
</dataflow>
<dataflow id="142" from="k1_load" to="select_ln75_1" fromId="29" toId="33">
</dataflow>
<dataflow id="143" from="select_ln75" to="add_ln76" fromId="32" toId="34">
</dataflow>
<dataflow id="145" from="StgValue_144" to="add_ln76" fromId="144" toId="34">
</dataflow>
<dataflow id="146" from="add_ln75_2" to="store_ln76" fromId="26" toId="35">
</dataflow>
<dataflow id="147" from="indvar_flatten14" to="store_ln76" fromId="18" toId="35">
</dataflow>
<dataflow id="148" from="select_ln75_1" to="store_ln76" fromId="33" toId="36">
</dataflow>
<dataflow id="149" from="k1" to="store_ln76" fromId="17" toId="36">
</dataflow>
<dataflow id="150" from="add_ln76" to="store_ln76" fromId="34" toId="37">
</dataflow>
<dataflow id="151" from="j2" to="store_ln76" fromId="16" toId="37">
</dataflow>
<dataflow id="152" from="select_ln75_1" to="zext_ln75" fromId="33" toId="38">
</dataflow>
<dataflow id="153" from="tmp" to="add_ln75_1" fromId="19" toId="39">
</dataflow>
<dataflow id="154" from="zext_ln75" to="add_ln75_1" fromId="38" toId="39">
</dataflow>
<dataflow id="155" from="add_ln75_1" to="add_ln75_1_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="156" from="Q_h" to="Q_h_addr" fromId="102" toId="41">
</dataflow>
<dataflow id="158" from="StgValue_157" to="Q_h_addr" fromId="157" toId="41">
</dataflow>
<dataflow id="159" from="add_ln75_1_cast" to="Q_h_addr" fromId="40" toId="41">
</dataflow>
<dataflow id="160" from="Q_h_addr" to="Q_h_load" fromId="41" toId="42">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i10.i4.i6" to="tmp_s" fromId="161" toId="43">
</dataflow>
<dataflow id="163" from="select_ln75" to="tmp_s" fromId="32" toId="43">
</dataflow>
<dataflow id="165" from="StgValue_164" to="tmp_s" fromId="164" toId="43">
</dataflow>
<dataflow id="166" from="tmp_s" to="add_ln79" fromId="43" toId="44">
</dataflow>
<dataflow id="167" from="zext_ln75" to="add_ln79" fromId="38" toId="44">
</dataflow>
<dataflow id="168" from="add_ln79" to="zext_ln79" fromId="44" toId="45">
</dataflow>
<dataflow id="169" from="K_h" to="K_h_addr" fromId="103" toId="46">
</dataflow>
<dataflow id="170" from="StgValue_157" to="K_h_addr" fromId="157" toId="46">
</dataflow>
<dataflow id="171" from="zext_ln79" to="K_h_addr" fromId="45" toId="46">
</dataflow>
<dataflow id="172" from="K_h_addr" to="v33" fromId="46" toId="47">
</dataflow>
<dataflow id="173" from="Q_h_addr" to="Q_h_load" fromId="41" toId="48">
</dataflow>
<dataflow id="174" from="K_h_addr" to="v33" fromId="46" toId="49">
</dataflow>
<dataflow id="175" from="Q_h_load" to="v34" fromId="48" toId="50">
</dataflow>
<dataflow id="176" from="v33" to="v34" fromId="49" toId="50">
</dataflow>
<dataflow id="177" from="Q_h_load" to="v34" fromId="48" toId="51">
</dataflow>
<dataflow id="178" from="v33" to="v34" fromId="49" toId="51">
</dataflow>
<dataflow id="179" from="select_ln75" to="zext_ln76" fromId="32" toId="52">
</dataflow>
<dataflow id="180" from="Q_h_load" to="v34" fromId="48" toId="53">
</dataflow>
<dataflow id="181" from="v33" to="v34" fromId="49" toId="53">
</dataflow>
<dataflow id="182" from="v28" to="v28_addr" fromId="104" toId="54">
</dataflow>
<dataflow id="183" from="StgValue_157" to="v28_addr" fromId="157" toId="54">
</dataflow>
<dataflow id="184" from="zext_ln76" to="v28_addr" fromId="52" toId="54">
</dataflow>
<dataflow id="185" from="v28_addr" to="v35" fromId="54" toId="55">
</dataflow>
<dataflow id="186" from="Q_h_load" to="v34" fromId="48" toId="56">
</dataflow>
<dataflow id="187" from="v33" to="v34" fromId="49" toId="56">
</dataflow>
<dataflow id="188" from="v28_addr" to="v35" fromId="54" toId="57">
</dataflow>
<dataflow id="189" from="v35" to="v36" fromId="57" toId="58">
</dataflow>
<dataflow id="190" from="v34" to="v36" fromId="56" toId="58">
</dataflow>
<dataflow id="191" from="v35" to="v36" fromId="57" toId="59">
</dataflow>
<dataflow id="192" from="v34" to="v36" fromId="56" toId="59">
</dataflow>
<dataflow id="193" from="v35" to="v36" fromId="57" toId="60">
</dataflow>
<dataflow id="194" from="v34" to="v36" fromId="56" toId="60">
</dataflow>
<dataflow id="195" from="v35" to="v36" fromId="57" toId="61">
</dataflow>
<dataflow id="196" from="v34" to="v36" fromId="56" toId="61">
</dataflow>
<dataflow id="197" from="v35" to="v36" fromId="57" toId="62">
</dataflow>
<dataflow id="198" from="v34" to="v36" fromId="56" toId="62">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="199" toId="63">
</dataflow>
<dataflow id="202" from="l_S_k_0_k1_l_j2_str" to="specloopname_ln0" fromId="201" toId="63">
</dataflow>
<dataflow id="204" from="_ssdm_op_SpecLoopTripCount" to="empty_370" fromId="203" toId="64">
</dataflow>
<dataflow id="206" from="StgValue_205" to="empty_370" fromId="205" toId="64">
</dataflow>
<dataflow id="207" from="StgValue_205" to="empty_370" fromId="205" toId="64">
</dataflow>
<dataflow id="208" from="StgValue_205" to="empty_370" fromId="205" toId="64">
</dataflow>
<dataflow id="210" from="_ssdm_op_SpecPipeline" to="specpipeline_ln77" fromId="209" toId="65">
</dataflow>
<dataflow id="211" from="StgValue_105" to="specpipeline_ln77" fromId="105" toId="65">
</dataflow>
<dataflow id="213" from="StgValue_212" to="specpipeline_ln77" fromId="212" toId="65">
</dataflow>
<dataflow id="214" from="StgValue_212" to="specpipeline_ln77" fromId="212" toId="65">
</dataflow>
<dataflow id="215" from="StgValue_212" to="specpipeline_ln77" fromId="212" toId="65">
</dataflow>
<dataflow id="217" from="empty_35" to="specpipeline_ln77" fromId="216" toId="65">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecLoopName" to="specloopname_ln76" fromId="199" toId="66">
</dataflow>
<dataflow id="220" from="empty_40" to="specloopname_ln76" fromId="219" toId="66">
</dataflow>
<dataflow id="221" from="v36" to="store_ln83" fromId="62" toId="67">
</dataflow>
<dataflow id="222" from="v28_addr" to="store_ln83" fromId="54" toId="67">
</dataflow>
<dataflow id="223" from="icmp_ln75" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="224" from="icmp_ln75" to="StgValue_13" fromId="25" toId="13">
</dataflow>
</dataflows>


</stg>
