

================================================================
== Vitis HLS Report for 'MAC_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Oct 30 15:12:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MAC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.073 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|        18|         13|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 13, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 13, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 21 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 22 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pow = alloca i32 1"   --->   Operation 23 'alloca' 'pow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %a"   --->   Operation 25 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %j"   --->   Operation 26 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b"   --->   Operation 27 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c"   --->   Operation 28 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 1, i32 %pow"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %c_read, i32 %y"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %b_read, i32 %z"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.78>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [MAC.c:16]   --->   Operation 34 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [MAC.c:16]   --->   Operation 35 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_cast, i32 %j_read" [MAC.c:26]   --->   Operation 37 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.66ns)   --->   "%add_ln16 = add i31 %i_load, i31 1" [MAC.c:16]   --->   Operation 38 'add' 'add_ln16' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.body10.preheader.exitStub, void %for.body.split" [MAC.c:26]   --->   Operation 39 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%z_load = load i32 %z" [MAC.c:38]   --->   Operation 40 'load' 'z_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%pow_load = load i32 %pow" [MAC.c:40]   --->   Operation 41 'load' 'pow_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:28]   --->   Operation 42 'fcmp' 'tmp_1' <Predicate = (icmp_ln26)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [4/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 43 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln26 = store i31 %add_ln16, i31 %i" [MAC.c:26]   --->   Operation 44 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %z_load" [MAC.c:28]   --->   Operation 45 'bitcast' 'bitcast_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [MAC.c:28]   --->   Operation 46 'partselect' 'tmp' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [MAC.c:28]   --->   Operation 47 'trunc' 'trunc_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.47ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [MAC.c:28]   --->   Operation 48 'icmp' 'icmp_ln28' <Predicate = (icmp_ln26)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (2.40ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [MAC.c:28]   --->   Operation 49 'icmp' 'icmp_ln28_1' <Predicate = (icmp_ln26)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [MAC.c:28]   --->   Operation 50 'or' 'or_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/2] (5.09ns)   --->   "%tmp_1 = fcmp_ogt  i32 %z_load, i32 0" [MAC.c:28]   --->   Operation 51 'fcmp' 'tmp_1' <Predicate = (icmp_ln26)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_1" [MAC.c:28]   --->   Operation 52 'and' 'and_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %and_ln28, i32 1, i32 -1" [MAC.c:37]   --->   Operation 53 'select' 'select_ln37' <Predicate = (icmp_ln26)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [3/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 54 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 55 [4/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 55 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [4/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 56 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 57 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.78>
ST_5 : Operation 58 [3/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 58 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [3/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 59 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/4] (5.78ns)   --->   "%pow_1 = fmul i32 %pow_load, i32 0.5" [MAC.c:40]   --->   Operation 60 'fmul' 'pow_1' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.78>
ST_6 : Operation 61 [2/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 61 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [2/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 62 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %pow_1, i32 %pow" [MAC.c:26]   --->   Operation 63 'store' 'store_ln26' <Predicate = (icmp_ln26)> <Delay = 1.61>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%y_load_2 = load i32 %y"   --->   Operation 89 'load' 'y_load_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %z_5_out, i32 %y_load_2"   --->   Operation 90 'write' 'write_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.78>
ST_7 : Operation 64 [1/4] (5.78ns)   --->   "%mul = fmul i32 %select_ln37, i32 %a_read" [MAC.c:37]   --->   Operation 64 'fmul' 'mul' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/4] (5.78ns)   --->   "%mul4 = fmul i32 %select_ln37, i32 %pow_load" [MAC.c:38]   --->   Operation 65 'fmul' 'mul4' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.92>
ST_8 : Operation 66 [4/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 66 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [7/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 67 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.92>
ST_9 : Operation 68 [3/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 68 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [6/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 69 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.92>
ST_10 : Operation 70 [2/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 70 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [5/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 71 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.92>
ST_11 : Operation 72 [1/4] (5.78ns)   --->   "%mul2 = fmul i32 %mul, i32 %pow_load" [MAC.c:37]   --->   Operation 72 'fmul' 'mul2' <Predicate = (icmp_ln26)> <Delay = 5.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [4/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 73 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.92>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%y_load = load i32 %y" [MAC.c:37]   --->   Operation 74 'load' 'y_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_12 : Operation 75 [7/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 75 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [3/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 76 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.92>
ST_13 : Operation 77 [6/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 77 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [2/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 78 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.92>
ST_14 : Operation 79 [5/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 79 'fadd' 'y_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/7] (5.92ns)   --->   "%z_1 = fsub i32 %z_load, i32 %mul4" [MAC.c:38]   --->   Operation 80 'fsub' 'z_1' <Predicate = (icmp_ln26)> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.92>
ST_15 : Operation 81 [4/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 81 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %z_1, i32 %z" [MAC.c:26]   --->   Operation 82 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>

State 16 <SV = 15> <Delay = 5.92>
ST_16 : Operation 83 [3/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 83 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.92>
ST_17 : Operation 84 [2/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 84 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.92>
ST_18 : Operation 85 [1/7] (5.92ns)   --->   "%y_1 = fadd i32 %y_load, i32 %mul2" [MAC.c:37]   --->   Operation 85 'fadd' 'y_1' <Predicate = true> <Delay = 5.92> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 5.92> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.61>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [MAC.c:16]   --->   Operation 86 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (1.61ns)   --->   "%store_ln26 = store i32 %y_1, i32 %y" [MAC.c:26]   --->   Operation 87 'store' 'store_ln26' <Predicate = true> <Delay = 1.61>
ST_19 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.body" [MAC.c:26]   --->   Operation 88 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.61ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [14]  (1.61 ns)

 <State 2>: 5.78ns
The critical path consists of the following:
	'load' operation ('pow_load', MAC.c:40) on local variable 'pow' [29]  (0 ns)
	'fmul' operation ('pow', MAC.c:40) [45]  (5.78 ns)

 <State 3>: 6.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', MAC.c:28) [37]  (5.09 ns)
	'and' operation ('and_ln28', MAC.c:28) [38]  (0 ns)
	'select' operation ('select_ln37', MAC.c:37) [39]  (0.978 ns)

 <State 4>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', MAC.c:37) [40]  (5.78 ns)

 <State 5>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', MAC.c:37) [40]  (5.78 ns)

 <State 6>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', MAC.c:37) [40]  (5.78 ns)

 <State 7>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('mul', MAC.c:37) [40]  (5.78 ns)

 <State 8>: 5.93ns
The critical path consists of the following:
	'fsub' operation ('z', MAC.c:38) [44]  (5.93 ns)

 <State 9>: 5.93ns
The critical path consists of the following:
	'fsub' operation ('z', MAC.c:38) [44]  (5.93 ns)

 <State 10>: 5.93ns
The critical path consists of the following:
	'fsub' operation ('z', MAC.c:38) [44]  (5.93 ns)

 <State 11>: 5.93ns
The critical path consists of the following:
	'fsub' operation ('z', MAC.c:38) [44]  (5.93 ns)

 <State 12>: 5.93ns
The critical path consists of the following:
	'load' operation ('y_load', MAC.c:37) on local variable 'y' [28]  (0 ns)
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 13>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 14>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 15>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 16>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 17>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 18>: 5.93ns
The critical path consists of the following:
	'fadd' operation ('y', MAC.c:37) [42]  (5.93 ns)

 <State 19>: 1.61ns
The critical path consists of the following:
	'store' operation ('store_ln26', MAC.c:26) of variable 'y', MAC.c:37 on local variable 'y' [48]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
