+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.11.0                                           |
|  Created on: Mon Mar 10 17:43:12 2025                               |
|  Run ID: d396d9b5eb7244ad                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
-----------------------------------------------------------------------------
|       PHV Group        | Containers Used |  Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |   (% used)   |                |
-----------------------------------------------------------------------------
|         0 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         1 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         2 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|         3 (32)         |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    0 (0.00%)    |  0 (0.00%)   |      2048      |
|                        |                 |              |                |
|         4 (8)          |    7 (43.75%)   | 34 (26.56%)  |      128       |
|         5 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         6 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    7 (10.94%)   |  34 (6.64%)  |      512       |
|                        |                 |              |                |
|         8 (16)         |    8 (50.00%)   | 119 (46.48%) |      256       |
|         9 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        10 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |    8 (8.33%)    | 119 (7.75%)  |      1536      |
|                        |                 |              |                |
|       14 (32) T        |    7 (43.75%)   | 224 (43.75%) |      512       |
|       15 (32) T        |    0 (0.00%)    |  0 (0.00%)   |      512       |
|    Total for 32 bit    |    7 (21.88%)   | 224 (21.88%) |      1024      |
|                        |                 |              |                |
|        16 (8) T        |    4 (25.00%)   | 32 (25.00%)  |      128       |
|        17 (8) T        |    0 (0.00%)    |  0 (0.00%)   |      128       |
|    Total for 8 bit     |    4 (12.50%)   | 32 (12.50%)  |      256       |
|                        |                 |              |                |
|       18 (16) T        |    9 (56.25%)   | 144 (56.25%) |      256       |
|       19 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|       20 (16) T        |    0 (0.00%)    |  0 (0.00%)   |      256       |
|    Total for 16 bit    |    9 (18.75%)   | 144 (18.75%) |      768       |
|                        |                 |              |                |
|       MAU total        |    15 (6.70%)   | 153 (3.74%)  |      4096      |
|     Tagalong total     |   20 (17.86%)   | 400 (19.53%) |      2048      |
|     Overall total      |   35 (10.42%)   | 553 (9.00%)  |      6144      |
-----------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[7:0] = $tmp3[23:16] (deparsed)
  8-bit PHV 64 (ingress): phv64[7:0] = $tmp3[15:8] (deparsed)
  8-bit PHV 64 (ingress): phv64[7:0] = $tmp3[7:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[2:0] = ig_intr_md_for_dprsr.mirror_type[2:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[2:0] = ig_intr_md_for_dprsr.digest_type[2:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[2:0] = ig_intr_md_for_dprsr.resubmit_type[2:0] (deparsed)
  8-bit PHV 68 (ingress): phv68[4:1] = ig_md.found_lo[3:0]
  8-bit PHV 68 (ingress): phv68[0:0] = ig_intr_md_for_tm.bypass_egress[0:0] (deparsed)
  8-bit PHV 69 (ingress): phv69[7:0] = ig_md.resubmit_md.type[7:0] (deparsed)
  8-bit PHV 70 (ingress): phv70[3:3] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 70 (ingress): phv70[2:2] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 70 (ingress): phv70[1:1] = hdr.ipv4.$valid[0:0] (deparsed)
  8-bit PHV 70 (ingress): phv70[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 7 in ingress and 0 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[15:15] = ig_intr_md.resubmit_flag[0:0]
  16-bit PHV 128 (ingress): phv128[12:9] = ig_md.found_hi[3:0]
  16-bit PHV 128 (ingress): phv128[8:0] = ig_intr_md.ingress_port[8:0]
  16-bit PHV 129 (ingress): phv129[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[15:0] = ig_md.remain1_lo[15:0]
  16-bit PHV 130 (ingress): phv130[15:0] = ig_md.remain3_lo[15:0]
  16-bit PHV 130 (ingress): phv130[9:0] = $tmp2[9:0] (deparsed)
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.ipv4.src_addr[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = ig_md.resubmit_md.remain_lo[15:0] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = ig_md.remain2_lo[15:0]
  16-bit PHV 133 (ingress): phv133[15:0] = hdr.ipv4.src_addr[31:16] (deparsed)
  16-bit PHV 134 (ingress): phv134[15:0] = ig_md.remain1_hi[15:0]
  16-bit PHV 134 (ingress): phv134[15:0] = ig_md.remain3_hi[15:0]
  16-bit PHV 135 (ingress): phv135[15:0] = ig_md.resubmit_md.remain_hi[15:0] (deparsed)
  16-bit PHV 135 (ingress): phv135[15:0] = ig_md.remain2_hi[15:0]
  >> 8 in ingress and 0 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (ingress): phv256[31:28] = hdr.ipv4.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[27:24] = hdr.ipv4.ihl[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[23:16] = hdr.ipv4.diffserv[7:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (ingress): phv256[15:0] = hdr.ipv4.total_len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[31:16] = hdr.udp.hdr_length[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[31:28] = hdr.tcp.data_offset[3:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[27:24] = hdr.tcp.res[3:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[23:16] = hdr.tcp.flags[7:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (ingress): phv257[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[31:24] = hdr.ipv4.ttl[7:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[23:16] = hdr.ipv4.protocol[7:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (ingress): phv258[15:0] = hdr.ipv4.hdr_checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (ingress): phv259[31:16] = hdr.ipv4.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (ingress): phv259[15:13] = hdr.ipv4.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (ingress): phv259[12:0] = hdr.ipv4.frag_offset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[31:0] = hdr.ipv4.dst_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[31:0] = hdr.tcp.ack_no[31:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[31:0] = hdr.tcp.seq_no[31:0] (tagalong capable) (deparsed)
  >> 7 in ingress and 0 in egress

Allocations in Group 16 8 bits (tagalong)
  8-bit PHV 288 (ingress): phv288[7:0] = hdr.ethernet.dst_addr[7:0] (tagalong capable) (deparsed)
  8-bit PHV 289 (ingress): phv289[7:0] = hdr.ethernet.dst_addr[15:8] (tagalong capable) (deparsed)
  8-bit PHV 290 (ingress): phv290[7:0] = hdr.ethernet.dst_addr[23:16] (tagalong capable) (deparsed)
  8-bit PHV 291 (ingress): phv291[7:0] = hdr.ethernet.dst_addr[31:24] (tagalong capable) (deparsed)
  >> 4 in ingress and 0 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (ingress): phv320[15:0] = hdr.udp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 320 (ingress): phv320[15:0] = hdr.tcp.urgent_ptr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (ingress): phv321[15:0] = hdr.udp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (ingress): phv321[15:0] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 322 (ingress): phv322[15:0] = hdr.tcp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 323 (ingress): phv323[15:0] = hdr.tcp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 324 (ingress): phv324[15:0] = hdr.ethernet.src_addr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 325 (ingress): phv325[15:0] = hdr.ethernet.src_addr[31:16] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.ethernet.ether_type[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (ingress): phv327[15:0] = hdr.ethernet.src_addr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 328 (ingress): phv328[15:0] = hdr.ethernet.dst_addr[47:32] (tagalong capable) (deparsed)
  >> 9 in ingress and 0 in egress


Final POV layout (ingress):

Final POV layout (egress):
