
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -140.78

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -1.08

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -1.08

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.81 source latency sa13_sr[1]$_DFF_P_/CLK ^
  -0.70 target latency sa12_sr[2]$_DFF_P_/CLK ^
  -0.02 CRPR
--------------
   0.10 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: key[96] (input port clocked by clk)
Endpoint: u0.w[0][0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.60    0.60 v input external delay
     1    0.01    0.00    0.00    0.60 v key[96] (in)
                                         key[96] (net)
                  0.00    0.00    0.60 v input124/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     1    0.05    0.14    0.17    0.77 v input124/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net211 (net)
                  0.14    0.00    0.77 v _16765_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.11    0.88 ^ _16765_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _07941_ (net)
                  0.10    0.00    0.88 ^ _16766_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.05    0.04    0.92 v _16766_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00289_ (net)
                  0.05    0.00    0.92 v u0.w[0][0]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.92   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.01    0.18 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.16    0.43    0.35    0.53 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.44    0.04    0.57 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.26    0.12    0.23    0.80 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.80 ^ u0.w[0][0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.80   clock reconvergence pessimism
                          0.09    0.90   library hold time
                                  0.90   data required time
-----------------------------------------------------------------------------
                                  0.90   data required time
                                 -0.92   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: u0.w[1][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.01    0.18 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.16    0.43    0.35    0.53 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.44    0.04    0.57 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.26    0.12    0.23    0.80 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.80 ^ u0.w[1][1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.11    0.14    0.51    1.31 v u0.w[1][1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[1][1] (net)
                  0.14    0.00    1.31 v _16283_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.08    0.30    0.44    1.75 ^ _16283_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07548_ (net)
                  0.30    0.01    1.76 ^ _16284_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.30    2.06 v _16284_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07549_ (net)
                  0.08    0.00    2.06 v _16285_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.09    0.34    0.48    2.53 ^ _16285_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07550_ (net)
                  0.34    0.00    2.54 ^ _18031_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     7    0.12    0.27    0.20    2.73 v _18031_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _15605_ (net)
                  0.27    0.01    2.74 v _31898_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.08    0.29    0.50    3.24 ^ _31898_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15608_ (net)
                  0.29    0.00    3.24 ^ _18041_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.05    0.16    0.14    3.38 v _18041_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09160_ (net)
                  0.16    0.00    3.38 v _18042_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.13    0.32    0.23    3.61 ^ _18042_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _09161_ (net)
                  0.32    0.00    3.61 ^ _18059_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.13    3.74 v _18059_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09178_ (net)
                  0.18    0.00    3.74 v _18060_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.10    0.20    0.17    3.91 ^ _18060_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09179_ (net)
                  0.20    0.00    3.91 ^ _18306_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    4.09 ^ _18306_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09423_ (net)
                  0.09    0.00    4.09 ^ _18308_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.08    4.17 v _18308_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09425_ (net)
                  0.14    0.00    4.17 v _18312_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.17    0.15    4.32 ^ _18312_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09429_ (net)
                  0.17    0.00    4.32 ^ _18313_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    4.39 v _18313_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09430_ (net)
                  0.10    0.00    4.39 v _18314_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.10    4.49 ^ _18314_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09431_ (net)
                  0.13    0.00    4.49 ^ _18315_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.07    4.56 v _18315_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09432_ (net)
                  0.12    0.00    4.56 v _18348_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.16    0.13    4.69 ^ _18348_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00018_ (net)
                  0.16    0.00    4.69 ^ u0.u2.d[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.69   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.19    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    3.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.14    3.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.01    3.16 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    1.17    0.43    0.32    3.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.02    3.50 ^ clkbuf_leaf_3_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.25    0.12    0.21    3.71 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_3_clk (net)
                  0.12    0.00    3.71 ^ u0.u2.d[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.73   clock reconvergence pessimism
                         -0.12    3.61   library setup time
                                  3.61   data required time
-----------------------------------------------------------------------------
                                  3.61   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                 -1.08   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: u0.w[1][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.01    0.18 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    14    1.16    0.43    0.35    0.53 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.44    0.04    0.57 ^ clkbuf_leaf_11_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    28    0.26    0.12    0.23    0.80 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_11_clk (net)
                  0.12    0.00    0.80 ^ u0.w[1][1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.11    0.14    0.51    1.31 v u0.w[1][1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         u0.w[1][1] (net)
                  0.14    0.00    1.31 v _16283_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.08    0.30    0.44    1.75 ^ _16283_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07548_ (net)
                  0.30    0.01    1.76 ^ _16284_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.30    2.06 v _16284_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07549_ (net)
                  0.08    0.00    2.06 v _16285_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.09    0.34    0.48    2.53 ^ _16285_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _07550_ (net)
                  0.34    0.00    2.54 ^ _18031_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     7    0.12    0.27    0.20    2.73 v _18031_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         _15605_ (net)
                  0.27    0.01    2.74 v _31898_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.08    0.29    0.50    3.24 ^ _31898_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15608_ (net)
                  0.29    0.00    3.24 ^ _18041_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     2    0.05    0.16    0.14    3.38 v _18041_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09160_ (net)
                  0.16    0.00    3.38 v _18042_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     7    0.13    0.32    0.23    3.61 ^ _18042_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _09161_ (net)
                  0.32    0.00    3.61 ^ _18059_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.18    0.13    3.74 v _18059_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09178_ (net)
                  0.18    0.00    3.74 v _18060_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     5    0.10    0.20    0.17    3.91 ^ _18060_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _09179_ (net)
                  0.20    0.00    3.91 ^ _18306_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.09    0.18    4.09 ^ _18306_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09423_ (net)
                  0.09    0.00    4.09 ^ _18308_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.08    4.17 v _18308_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09425_ (net)
                  0.14    0.00    4.17 v _18312_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.17    0.15    4.32 ^ _18312_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _09429_ (net)
                  0.17    0.00    4.32 ^ _18313_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.07    4.39 v _18313_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09430_ (net)
                  0.10    0.00    4.39 v _18314_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.13    0.10    4.49 ^ _18314_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09431_ (net)
                  0.13    0.00    4.49 ^ _18315_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.07    4.56 v _18315_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _09432_ (net)
                  0.12    0.00    4.56 v _18348_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.03    0.16    0.13    4.69 ^ _18348_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00018_ (net)
                  0.16    0.00    4.69 ^ u0.u2.d[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.69   data arrival time

                          3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock source latency
     1    0.19    0.00    0.00    3.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    3.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.22    0.10    0.14    3.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.10    0.01    3.16 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    15    1.17    0.43    0.32    3.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.43    0.02    3.50 ^ clkbuf_leaf_3_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.25    0.12    0.21    3.71 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_3_clk (net)
                  0.12    0.00    3.71 ^ u0.u2.d[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.02    3.73   clock reconvergence pessimism
                         -0.12    3.61   library setup time
                                  3.61   data required time
-----------------------------------------------------------------------------
                                  3.61   data required time
                                 -4.69   data arrival time
-----------------------------------------------------------------------------
                                 -1.08   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.0374817848205566

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7277

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.23691433668136597

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8114

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.u2.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.53 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    0.80 ^ clkbuf_leaf_11_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.80 ^ u0.w[1][1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.51    1.31 v u0.w[1][1]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.44    1.75 ^ _16283_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.30    2.06 v _16284_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.48    2.53 ^ _16285_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    2.73 v _18031_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.50    3.24 ^ _31898_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.14    3.38 v _18041_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.23    3.61 ^ _18042_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
   0.13    3.74 v _18059_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.17    3.91 ^ _18060_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
   0.18    4.09 ^ _18306_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.08    4.17 v _18308_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.15    4.32 ^ _18312_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.07    4.39 v _18313_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.10    4.49 ^ _18314_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.07    4.56 v _18315_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.13    4.69 ^ _18348_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.00    4.69 ^ u0.u2.d[2]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           4.69   data arrival time

   3.00    3.00   clock clk (rise edge)
   0.00    3.00   clock source latency
   0.00    3.00 ^ clk (in)
   0.16    3.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.32    3.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    3.71 ^ clkbuf_leaf_3_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    3.71 ^ u0.u2.d[2]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.02    3.73   clock reconvergence pessimism
  -0.12    3.61   library setup time
           3.61   data required time
---------------------------------------------------------
           3.61   data required time
          -4.69   data arrival time
---------------------------------------------------------
          -1.08   slack (VIOLATED)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.32    0.48 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    0.71 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.72 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.46    1.18 ^ u0.w[1][14]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.05    1.23 v _16669_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.00    1.23 v u0.w[1][14]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           1.23   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.36    0.53 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.26    0.79 ^ clkbuf_leaf_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.79 ^ u0.w[1][14]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
  -0.08    0.72   clock reconvergence pessimism
   0.10    0.82   library hold time
           0.82   data required time
---------------------------------------------------------
           0.82   data required time
          -1.23   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.7281

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.8047

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.6903

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-1.0790

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-23.004925

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.59e-01   1.68e-01   3.41e-07   5.27e-01   4.1%
Combinational          5.87e+00   6.16e+00   3.77e-06   1.20e+01  94.1%
Clock                  1.32e-01   9.40e-02   1.70e-06   2.26e-01   1.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.36e+00   6.42e+00   5.81e-06   1.28e+01 100.0%
                          49.7%      50.3%       0.0%
