|lab3_2
a[0] => arr.RADDR
a[1] => arr.RADDR1
a[2] => arr.RADDR2
a[3] => arr.RADDR3
d7seg[0] <= arr.DATAOUT
d7seg[1] <= arr.DATAOUT1
d7seg[2] <= arr.DATAOUT2
d7seg[3] <= arr.DATAOUT3
d7seg[4] <= arr.DATAOUT4
d7seg[5] <= arr.DATAOUT5
d7seg[6] <= arr.DATAOUT6


