// Seed: 558252130
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  assign module_1.id_1 = 0;
  output wire id_2;
  output wire id_1;
  always @(posedge -1 < (id_5) or "") begin : LABEL_0
    disable id_7;
  end
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  uwire id_2
);
  assign id_0 = 1'b0;
  integer [-1 'd0 : -1] id_4[-1 : -1 'b0];
  tri0 id_5 = -1 > (1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4
  );
  logic id_6 = 1;
endmodule
