===============================================================================
Version:    sdaccel v2016.2 (64-bit)
Build:      SW Build (by ) on 
Copyright:  Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
===============================================================================

-------------------------------------------------------------------------------
Design Name:      _xocc_krnls_cnn_bin_cnn_hw.dir
Target Device:    xilinx:adm-pcie-ku3:2ddr:3.0
Target Clock:     250MHz
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Kernel Summary

Total number of kernels: 7

+-----------------------+------------+----------------------+-----------------+---------------+
| Kernel Name           | Type       | Target               | OpenCL Library  | Compute Units |
+-----------------------+------------+----------------------+-----------------+---------------+
| fc2                   | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
| max_pool1             | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
| softmax_layer         | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
| max_pool2             | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
| conv2                 | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
| conv1                 | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
| fc1                   | clc        | fpga0:OCL_REGION_0   | bin_cnn_hw      | 7             |
+-----------------------+------------+----------------------+-----------------+---------------+
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
OpenCL Binary = bin_cnn_hw

Kernels mapped to = clc_region

Timing Information (MHz)
+----------------------+-------------------------+-------------------------+-------------------------+
| Compute Unit         | Kernel Name             | Target Frequency        | Estimated Frequency     |
+----------------------+-------------------------+-------------------------+-------------------------+
| softmax_layer_1      | softmax_layer           | 250                     | 342.466                 |
| max_pool1_1          | max_pool1               | 250                     | 342.466                 |
| max_pool2_1          | max_pool2               | 250                     | 342.466                 |
| conv1_1              | conv1                   | 250                     | 261.097                 |
| conv2_1              | conv2                   | 250                     | 261.097                 |
| fc1_1                | fc1                     | 250                     | 315.457                 |
| fc2_1                | fc2                     | 250                     | 315.457                 |
+----------------------+-------------------------+-------------------------+-------------------------+

Latency Information (clock cycles)
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
| Compute Unit         | Kernel Name          | Start Interval       | Best Case            | Avg Case             | Worst Case           |
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+
| softmax_layer_1      | softmax_layer        | 429                  | 428                  | 428                  | 428                  |
| max_pool1_1          | max_pool1            | 540                  | 539                  | 539                  | 539                  |
| max_pool2_1          | max_pool2            | 539                  | 538                  | 538                  | 538                  |
| conv1_1              | conv1                | undef                | undef                | undef                | undef                |
| conv2_1              | conv2                | undef                | undef                | undef                | undef                |
| fc1_1                | fc1                  | 74022                | 74021                | 74021                | 74021                |
| fc2_1                | fc2                  | 295206               | 295205               | 295205               | 295205               |
+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+

Area Information
+----------------------+----------------------+------------+------------+------------+------------+
| Compute Unit         | Kernel Name          | FF         | LUT        | DSP        | BRAM       |
+----------------------+----------------------+------------+------------+------------+------------+
| softmax_layer_1      | softmax_layer        | 3027       | 3865       | 9          | 2          |
| max_pool1_1          | max_pool1            | 3307       | 4142       | 0          | 2          |
| max_pool2_1          | max_pool2            | 2940       | 3494       | 0          | 2          |
| conv1_1              | conv1                | 13416      | 13598      | 7          | 9          |
| conv2_1              | conv2                | 13239      | 13318      | 7          | 9          |
| fc1_1                | fc1                  | 2680       | 2807       | 5          | 2          |
| fc2_1                | fc2                  | 2682       | 2817       | 5          | 2          |
+----------------------+----------------------+------------+------------+------------+------------+
-------------------------------------------------------------------------------
