#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-V' '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+vcs+vcdpluson' '-debug_pp' '-cm' 'line+cond+tgl+branch+assert' 'sys_defs.svh' 'ISA.svh' 'verilog/rob.sv' 'testbench/test_rob.sv' 'testbench/pipe_print.c' 'testbench/rob_print.c' '-o' 'simv' 2>&1
