#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jan 25 18:26:52 2021
# Process ID: 2552
# Current directory: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1
# Command line: vivado
# Log file: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado.log
# Journal file: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/pcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- cs.upb.de:reconos:reconos_clock:1.0 - reconos_clock_0
Adding cell -- cs.upb.de:reconos:reconos_memif_arbiter:1.0 - reconos_memif_arbiter_0
Adding cell -- cs.upb.de:reconos:reconos_memif_memory_controller:1.0 - reconos_memif_memory_controller_0
Adding cell -- cs.upb.de:reconos:reconos_memif_mmu_zynq:1.0 - reconos_memif_mmu_zynq_0
Adding cell -- cs.upb.de:reconos:reconos_osif_intc:1.0 - reconos_osif_intc_0
Adding cell -- cs.upb.de:reconos:reconos_osif:1.0 - reconos_osif_0
Adding cell -- cs.upb.de:reconos:reconos_proc_control:1.0 - reconos_proc_control_0
Adding cell -- cs.upb.de:reconos:timer:1.0 - timer_0
Adding cell -- cs.upb.de:reconos:rt_hdmiout:1.0 - slot_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_osif_hw2sw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_osif_sw2hw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_memif_hwt2mem_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_sync:1.0 - reconos_fifo_memif_mem2hwt_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /slot_0/HWT_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_mem2hwt_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_hwt2mem_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_hw2sw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_sw2hw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /reconos_clock_0/CLK_Ref(undef)
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- user.org:user:c_rsample:1.0 - c_rsample_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - gnd
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_rgb2ycrcb:7.1 - v_rgb2ycrcb_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd>
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/reconos_proc_control_0/MMU_Tlb_Hits
/reconos_proc_control_0/MMU_Tlb_Misses
/timer_0/T_RST

WARNING: [BD 41-235] Width mismatch when connecting pin: '/pynq_hdmi_out/rgb2dvi_0/vid_pData'(24) to net 'v_axi4s_vid_out_0_vid_io_out_DATA'(16) - Only lower order bits will be connected.
VHDL Output written to : /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_clock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_arbiter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_memory_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_memif_mmu_zynq_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_osif_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_osif_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_proc_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slot_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_hw2sw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_osif_sw2hw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_hwt2mem_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reconos_fifo_memif_mem2hwt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/c_rsample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/gnd .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/proc_sys_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/v_rgb2ycrcb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/vcc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block pynq_hdmi_out/axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwt/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwt/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem/s00_couplers/auto_us .
Exporting to file /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Mon Jan 25 18:28:48 2021] Launched design_1_reset_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_reconos_clock_0_0_synth_1, design_1_reconos_memif_arbiter_0_0_synth_1, design_1_reconos_memif_memory_controller_0_0_synth_1, design_1_reconos_memif_mmu_zynq_0_0_synth_1, design_1_reconos_osif_intc_0_0_synth_1, design_1_reconos_osif_0_0_synth_1, design_1_reconos_proc_control_0_0_synth_1, design_1_timer_0_0_synth_1, design_1_slot_0_0_synth_1, design_1_reconos_fifo_osif_hw2sw_0_0_synth_1, design_1_reconos_fifo_osif_sw2hw_0_0_synth_1, design_1_reconos_fifo_memif_hwt2mem_0_0_synth_1, design_1_reconos_fifo_memif_mem2hwt_0_0_synth_1, design_1_xlconstant_0_0_synth_1, design_1_xlconcat_0_0_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_axi_vdma_0_0_synth_1, design_1_axis_subset_converter_0_0_synth_1, design_1_c_rsample_0_0_synth_1, design_1_gnd_0_synth_1, design_1_proc_sys_reset_0_synth_1, design_1_rgb2dvi_0_0_synth_1, design_1_v_axi4s_vid_out_0_0_synth_1, design_1_v_rgb2ycrcb_0_0_synth_1, design_1_v_tc_0_0_synth_1, design_1_vcc_0_synth_1, design_1_auto_pc_2_synth_1, design_1_xbar_1_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_us_0_synth_1, synth_1...
Run output will be captured here:
design_1_reset_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reset_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_reconos_clock_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_clock_0_0_synth_1/runme.log
design_1_reconos_memif_arbiter_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_memif_arbiter_0_0_synth_1/runme.log
design_1_reconos_memif_memory_controller_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_memif_memory_controller_0_0_synth_1/runme.log
design_1_reconos_memif_mmu_zynq_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_memif_mmu_zynq_0_0_synth_1/runme.log
design_1_reconos_osif_intc_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_osif_intc_0_0_synth_1/runme.log
design_1_reconos_osif_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_osif_0_0_synth_1/runme.log
design_1_reconos_proc_control_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_proc_control_0_0_synth_1/runme.log
design_1_timer_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_timer_0_0_synth_1/runme.log
design_1_slot_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_slot_0_0_synth_1/runme.log
design_1_reconos_fifo_osif_hw2sw_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_fifo_osif_hw2sw_0_0_synth_1/runme.log
design_1_reconos_fifo_osif_sw2hw_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_fifo_osif_sw2hw_0_0_synth_1/runme.log
design_1_reconos_fifo_memif_hwt2mem_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_fifo_memif_hwt2mem_0_0_synth_1/runme.log
design_1_reconos_fifo_memif_mem2hwt_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_reconos_fifo_memif_mem2hwt_0_0_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_xlconstant_0_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_axi_vdma_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_axi_vdma_0_0_synth_1/runme.log
design_1_axis_subset_converter_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_axis_subset_converter_0_0_synth_1/runme.log
design_1_c_rsample_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_c_rsample_0_0_synth_1/runme.log
design_1_gnd_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_gnd_0_synth_1/runme.log
design_1_proc_sys_reset_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_proc_sys_reset_0_synth_1/runme.log
design_1_rgb2dvi_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_rgb2dvi_0_0_synth_1/runme.log
design_1_v_axi4s_vid_out_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_v_axi4s_vid_out_0_0_synth_1/runme.log
design_1_v_rgb2ycrcb_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_v_rgb2ycrcb_0_0_synth_1/runme.log
design_1_v_tc_0_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_v_tc_0_0_synth_1/runme.log
design_1_vcc_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_vcc_0_synth_1/runme.log
design_1_auto_pc_2_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_auto_pc_2_synth_1/runme.log
design_1_xbar_1_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_xbar_1_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/design_1_auto_us_0_synth_1/runme.log
synth_1: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/synth_1/runme.log
[Mon Jan 25 18:28:51 2021] Launched impl_1...
Run output will be captured here: /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/build.hw/myReconOS.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:01:17 . Memory (MB): peak = 6515.422 ; gain = 353.426 ; free physical = 184 ; free virtual = 6012
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado_pid2552.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado_pid2552.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado_pid2552.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado_pid2552.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/christian/git/ReconROS_Examples/HDMI_Out/PynqZ1/vivado_pid2552.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 25 18:51:25 2021...
