// Seed: 898247157
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_6 = 1;
endmodule
module module_1 #(
    parameter id_20 = 32'd37,
    parameter id_21 = 32'd98
) (
    output uwire id_0,
    output tri1 id_1,
    input tri id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output logic id_10,
    output supply0 id_11,
    input supply0 id_12,
    output wor id_13,
    inout tri id_14,
    output wire id_15
);
  assign id_4 = 1'b0;
  wire id_17;
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18
  );
  wire id_19;
  defparam id_20.id_21 = 1'b0;
  always @(posedge 1) id_10 <= 1'b0;
endmodule
