iProcsForModule firebird7_in

iProc firebird7_in {} {

   iReset
   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr4_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr3_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr2_inst.tdr\[0:0\], load value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr1_inst.tdr\[0:0\], load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr4_inst.tdr[0] 0b0
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr4_inst.tdr[0] 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr3_inst.tdr[0] 0b0
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr3_inst.tdr[0] 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr2_inst.tdr[0] 0b1
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr2_inst.tdr[0] 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr1_inst.tdr[0] 0b1
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr1_inst.tdr[0] 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr4_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr3_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr2_inst.tdr\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_tdr1_inst.tdr\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr4_inst.tdr[0] 0b1
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr4_inst.tdr[0] 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr3_inst.tdr[0] 0b1
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr3_inst.tdr[0] 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr2_inst.tdr[0] 0b1
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr2_inst.tdr[0] 0b1
   iWrite firebird7_in_gate2_tessent_tdr_sri_tdr1_inst.tdr[0] 0b1
   iRead  firebird7_in_gate2_tessent_tdr_sri_tdr1_inst.tdr[0] 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr\[13:0\], load value = 10011110000111"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0] 0b10011110000111
   iRead  firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0] 0b00000000000000
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr\[13:0\], expected value = 10011110000111"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0] 0b00000000000000
   iRead  firebird7_in_gate2_tessent_tdr_sri_ctrl_inst.tdr[13:0] 0b10011110000111
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr\[1:0\], load value = 11"
   iNote "  firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr\[1:0\], load value = 00"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0] 0b11
   iWrite firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0] 0b00
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr\[1:0\], expected value = 11"
   iNote "  firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr\[1:0\], expected value = 00"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0] 0b00
   iRead  firebird7_in_gate2_tessent_edt_intest_edt_tdr_inst.tdr[1:0] 0b11
   iWrite firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0] 0b00
   iRead  firebird7_in_gate2_tessent_edt_extest_edt_tdr_inst.tdr[1:0] 0b00
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = scan_in"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iRead  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b1
   iRead  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = from_scan_out"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr\[6:0\], load value = 1111000"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0] 0b1111000
   iRead  firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0] 0b0000000
   iWrite firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iRead  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr\[6:0\], expected value = 1111000"
   iNote "  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0] 0b0000000
   iRead  firebird7_in_gate2_tessent_occ_clk_inst.tdr[6:0] 0b1111000
   iWrite firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iRead  firebird7_in_gate2_tessent_occ_clk_inst.tdr_sib.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.ijtag_so_mux, selection 3: config_sib_shift_reg, enable_shift_reg = 2'b11 -> ijtag_so_mux = enable_shift_reg"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_si_mux, selection 0: streaming_through_ijtag_en_si_mux_select = 1'b0 -> streaming_through_ijtag_en_si_mux = config_sib_shift_reg"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_si_mux, selection 0: config_sib_shift_reg, enable_shift_reg = 2'b11 -> config_sib_si_mux = bus_out_shift_reg\[0\]"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b1
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg\[19:0\], load value = 00111111111111111100"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg\[19:0\], load value = 11000011111111000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0] 0b00111111111111111100
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0] 0b11000011111111000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg\[19:0\], expected value = 00111111111111111100"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg\[19:0\], expected value = 11000011111111000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0] 0b00000000000000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_in_shift_reg[19:0] 0b00111111111111111100
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0] 0b00000000000000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_out_shift_reg[19:0] 0b11000011111111000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.ijtag_so_mux, selection 1: config_sib_shift_reg, enable_shift_reg = 2'b00 -> ijtag_so_mux = enable_shift_reg"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_si_mux, selection 0: streaming_through_ijtag_en_si_mux_select = 1'b0 -> streaming_through_ijtag_en_si_mux = config_sib_shift_reg"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_si_mux, selection 1: config_sib_shift_reg, enable_shift_reg = 2'bxx -> config_sib_si_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b1
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_sri_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.ijtag_so_mux, selection 0: config_sib_shift_reg, enable_shift_reg = 2'b10 -> ijtag_so_mux = packet_width_is_less_than_two_bus_clock_shift_reg"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_si_mux, selection 0: streaming_through_ijtag_en_si_mux_select = 1'b0 -> streaming_through_ijtag_en_si_mux = config_sib_shift_reg"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_si_mux, selection 1: config_sib_shift_reg, enable_shift_reg = 2'bxx -> config_sib_si_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg\[30:0\], load value = 1111111111111111111111111111100"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg\[4:0\], load value = 11111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg\[8:0\], load value = 111111111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg\[2:0\], load value = 111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg\[1:0\], load value = 11"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg\[27:0\], load value = 0000000000000011111111111111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg\[27:0\], load value = 1111111111000000000000000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg\[15:0\], load value = 1111111111111111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg\[4:0\], load value = 11111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg, load value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg\[7:0\], load value = 00000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg\[7:0\], load value = 11000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg\[2:0\], load value = 111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg\[2:0\], load value = 111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg\[3:0\], load value = 1111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg\[3:0\], load value = 0001"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg\[3:0\], load value = 0000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg\[3:0\], load value = 1110"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg\[5:0\], load value = 011111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg\[5:0\], load value = 111000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0] 0b1111111111111111111111111111100
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0] 0b11111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0] 0b111111111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0] 0b111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0] 0b11
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0] 0b0000000000000011111111111111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0] 0b1111111111000000000000000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0] 0b1111111111111111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0] 0b11111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0] 0b00000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0] 0b11000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0] 0b111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0] 0b111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0] 0b1111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0] 0b0001
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0] 0b0000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0] 0b1110
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0] 0b011111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0] 0b111000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg\[30:0\], expected value = 1111111111111111111111111111100"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg\[4:0\], expected value = 11111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg\[8:0\], expected value = 111111111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg\[2:0\], expected value = 111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg\[1:0\], expected value = 11"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg\[27:0\], expected value = 0000000000000011111111111111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg\[27:0\], expected value = 1111111111000000000000000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg\[15:0\], expected value = 1111111111111111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg\[4:0\], expected value = 11111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg\[7:0\], expected value = 00000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg\[7:0\], expected value = 11000000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg\[2:0\], expected value = 111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg\[2:0\], expected value = 111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg\[3:0\], expected value = 1111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg\[3:0\], expected value = 0001"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg\[3:0\], expected value = 0000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg\[3:0\], expected value = 1110"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg\[5:0\], expected value = 011111"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg\[5:0\], expected value = 111000"
   iNote "  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_ssn_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_occ_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_edt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_sri_local_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.config_sib_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.enable_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.streaming_through_ijtag_en_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0] 0b0000000000000000000000000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_offset_shift_reg[30:0] 0b1111111111111111111111111111100
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.relative_initial_offset_enable_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0] 0b00000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bus_width_shift_reg[4:0] 0b11111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0] 0b000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.bits_per_packet_shift_reg[8:0] 0b111111111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0] 0b000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.to_scan_in_bits_shift_reg[2:0] 0b111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0] 0b00
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_bits_shift_reg[1:0] 0b11
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.from_scan_out_le_strobe_en_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0] 0b0000000000000000000000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.total_shift_cnt_minus_one_shift_reg[27:0] 0b0000000000000011111111111111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0] 0b0000000000000000000000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.extra_shift_packets_shift_reg[27:0] 0b1111111111000000000000000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0] 0b0000000000000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_size_shift_reg[15:0] 0b1111111111111111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.force_suppress_capture_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0] 0b00000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.initial_bit0_position_shift_reg[4:0] 0b11111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_enable_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_on_chip_compare_contribution_shift_reg 0b0
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0] 0b00000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_count_shift_reg[7:0] 0b00000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0] 0b00000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.on_chip_compare_group_shift_reg[7:0] 0b11000000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.loop_back_en_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0] 0b000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.capture_packets_shift_reg[2:0] 0b111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.init_scan_load_used_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.disable_first_scan_load_masking_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0] 0b000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packets_per_capture_clock_minus_one_shift_reg[2:0] 0b111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0] 0b0000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_transition_packets_shift_reg[3:0] 0b1111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0] 0b0000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.scan_en_launch_packet_shift_reg[3:0] 0b0001
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0] 0b0000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_transition_words_shift_reg[3:0] 0b0000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0] 0b0000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.edt_update_falling_launch_word_shift_reg[3:0] 0b1110
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0] 0b000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_shift_clock_low_width_shift_reg[5:0] 0b011111
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0] 0b000000
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.min_capture_clock_low_width_shift_reg[5:0] 0b111000
   iWrite firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg 0b0
   iRead  firebird7_in_gate2_tessent_ssn_scan_host_ssh_inst.inner.packet_width_is_less_than_two_bus_clock_shift_reg 0b1
   iWrite firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_ssn_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_occ_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_edt_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_edt_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_ctrl_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_local_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_intest_edt_scan_bi_sol_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_intest_edt_scan_bi_sol_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr\[20:0\], load value = 110000000011111111111"
   iNote "  firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr\[17:0\], load value = 110011110000111111"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0] 0b110000000011111111111
   iWrite firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0] 0b110011110000111111
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr\[20:0\], expected value = 110000000011111111111"
   iNote "  firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr\[17:0\], expected value = 110011110000111111"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0] 0b000000000000000000000
   iRead  firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_control_inst.tdr[20:0] 0b110000000011111111111
   iWrite firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0] 0b000000000000000000
   iRead  firebird7_in_gate2_tessent_tdr_intest_edt_scan_bi_sol_status_inst.tdr[17:0] 0b110011110000111111
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_extest_edt_scan_bi_sol_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate2_tessent_scanmux_extest_edt_scan_bi_sol_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr\[19:0\], load value = 11000000001111111111"
   iNote "  firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr\[16:0\], load value = 10011110000111111"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0] 0b11000000001111111111
   iWrite firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0] 0b10011110000111111
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr\[19:0\], expected value = 11000000001111111111"
   iNote "  firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr\[16:0\], expected value = 10011110000111111"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0] 0b00000000000000000000
   iRead  firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_control_inst.tdr[19:0] 0b11000000001111111111
   iWrite firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0] 0b00000000000000000
   iRead  firebird7_in_gate2_tessent_tdr_extest_edt_scan_bi_sol_status_inst.tdr[16:0] 0b10011110000111111
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 1: sib = 1'b1 -> DiagnosisReadyScanMux = tdr"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 1: ctl_group_sib = 1'b1 -> ctl_sib_mux_inst = mbist_go_0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.fromBistMux_0, selection 1: bistEn_int\[0\], BIST_SETUP_tdr\[1\], ChainBypassMode = 3'bxxx -> fromBistMux_0 = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 0: tdr_bypass_sib_inst = 1'b0 -> tdr_bypass_sib_mux_inst = si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_done_0 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.mbist_go_0 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 0: sib, ltest_en = 2'b10 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_sti_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.DiagnosisReadyScanMux, selection 0: sib = 1'b0 -> DiagnosisReadyScanMux = ijtag_si"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_sib_mux_inst, selection 0: ctl_group_sib = 1'b0 -> ctl_sib_mux_inst = tdr_bypass_sib_inst"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_mux_inst, selection 1: tdr_bypass_sib_inst = 1'b1 -> tdr_bypass_sib_mux_inst = ENABLE_MEM_RESET_tdr"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr\[2:0\], load value = 000"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, load value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, load value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 0b000
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr\[2:0\], expected value = 000"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr, expected value = 0"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib, expected value = 1"
   iNote "  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_mbist_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr\[0:0\], expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 0b000
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 0b000
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.TCK_MODE_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 0b1
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.CHECK_REPAIR_NEEDED_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.PRESERVE_FUSE_REGISTER_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIRA_EN_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.MEM_ARRAY_DUMP_MODE_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 0b0
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.tdr_bypass_sib_inst 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_bap_inst.ctl_group_sib 0b1
   iWrite ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b0
   iRead  ph0_firebird7_in_gate1_tessent_mbist_diagnosis_ready_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_mbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iRead  firebird7_in_gate1_tessent_tdr_sti_ctrl_inst.tdr[0] 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_red_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr\[7:0\], load value = 11110000"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 0b11110000
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr\[7:0\], expected value = 11110000"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_red_tdr_inst.tdr[7:0] 0b11110000
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_orange 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_orange_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_orange 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr\[7:0\], load value = 11100001"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 0b11100001
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr\[7:0\], expected value = 11100001"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_orange_tdr_inst.tdr[7:0] 0b11100001
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_spare_insysbist_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr\[7:0\], load value = 11000011"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 0b11000011
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr\[7:0\], expected value = 11000011"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_insysbist_tdr_inst.tdr[7:0] 0b11000011
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr\[7:0\], load value = 10000111"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 0b10000111
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr\[7:0\], expected value = 10000111"
   iNote "  firebird7_in_gate1_tessent_sib_spare_green_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_spare_red_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 0b00000000
   iRead  firebird7_in_gate1_tessent_tdr_spare_green_tdr_inst.tdr[7:0] 0b10000111
   iWrite firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_green_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_insysbist_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_orange_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_red_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.UPM_STATUS_reg.DR\[24:0\], load value = 1110000111111110000000011"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0] 0b1110000111111110000000011
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.UPM_STATUS_reg.DR\[24:0\], expected value = 1110000111111110000000011"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0] 0b0000000000000000000000001
   iRead  u_upm_0.upm_inst.UPM_STATUS_reg.DR[24:0] 0b1110000111111110000000011
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], load value = 110000111111110000000"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b110000111111110000000
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], expected value = 110000111111110000000"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b000000000000000000000
   iRead  u_upm_0.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b110000111111110000000
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], load value = 10000111111110000000011111"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b10000111111110000000011111
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], expected value = 10000111111110000000011111"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b00000000000000000000000000
   iRead  u_upm_0.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b10000111111110000000011111
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.CBB_reg.DR\[27:0\], load value = 0000111111110000000011111111"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.CBB_reg.DR[27:0] 0b0000111111110000000011111111
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.CBB_reg.DR\[27:0\], expected value = 0000111111110000000011111111"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_0.upm_inst.CBB_reg.DR[27:0] 0b0000000000000000000000000000
   iRead  u_upm_0.upm_inst.CBB_reg.DR[27:0] 0b0000111111110000000011111111
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.UPM_STATUS_reg.DR\[24:0\], load value = 0001111111100000000111111"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0] 0b0001111111100000000111111
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.UPM_STATUS_reg.DR\[24:0\], expected value = 0001111111100000000111111"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0] 0b0000000000000000000000001
   iRead  u_upm_1.upm_inst.UPM_STATUS_reg.DR[24:0] 0b0001111111100000000111111
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], load value = 001111111100000000111"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b001111111100000000111
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], expected value = 001111111100000000111"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b000000000000000000000
   iRead  u_upm_1.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b001111111100000000111
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], load value = 01111111100000000111111111"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b01111111100000000111111111
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], expected value = 01111111100000000111111111"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b00000000000000000000000000
   iRead  u_upm_1.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b01111111100000000111111111
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.CBB_reg.DR\[27:0\], load value = 1111111100000000111111111111"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.CBB_reg.DR[27:0] 0b1111111100000000111111111111
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.CBB_reg.DR\[27:0\], expected value = 1111111100000000111111111111"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.CBB_reg.DR[27:0] 0b0000000000000000000000000000
   iRead  u_upm_1.upm_inst.CBB_reg.DR[27:0] 0b1111111100000000111111111111
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.UPM_STATUS_reg.DR\[24:0\], load value = 1111111000000001111111111"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0] 0b1111111000000001111111111
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.UPM_STATUS_reg.DR\[24:0\], expected value = 1111111000000001111111111"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0] 0b0000000000000000000000001
   iRead  u_upm_2.upm_inst.UPM_STATUS_reg.DR[24:0] 0b1111111000000001111111111
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], load value = 111111000000001111111"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b111111000000001111111
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], expected value = 111111000000001111111"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b000000000000000000000
   iRead  u_upm_2.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b111111000000001111111
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], load value = 11111000000001111111111111"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b11111000000001111111111111
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], expected value = 11111000000001111111111111"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b00000000000000000000000000
   iRead  u_upm_2.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b11111000000001111111111111
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_2.upm_inst.CBB_reg.DR\[27:0\], load value = 1111000000001111111111111111"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_2.upm_inst.CBB_reg.DR[27:0] 0b1111000000001111111111111111
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_2.upm_inst.CBB_reg.DR\[27:0\], expected value = 1111000000001111111111111111"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_2.upm_inst.CBB_reg.DR[27:0] 0b0000000000000000000000000000
   iRead  u_upm_2.upm_inst.CBB_reg.DR[27:0] 0b1111000000001111111111111111
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.UPM_STATUS_reg.DR\[24:0\], load value = 1110000000011111111111111"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0] 0b1110000000011111111111111
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.UPM_STATUS_reg.DR\[24:0\], expected value = 1110000000011111111111111"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0] 0b0000000000000000000000001
   iRead  u_upm_3.upm_inst.UPM_STATUS_reg.DR[24:0] 0b1110000000011111111111111
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], load value = 110000000011111111111"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b110000000011111111111
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.COUNTER_RESULT_reg.DR\[20:0\], expected value = 110000000011111111111"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b000000000000000000000
   iRead  u_upm_3.upm_inst.COUNTER_RESULT_reg.DR[20:0] 0b110000000011111111111
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_3.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], load value = 10000000011111111111111110"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b10000000011111111111111110
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_3.upm_inst.COUNTER_CTRL_reg.DR\[25:0\], expected value = 10000000011111111111111110"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b00000000000000000000000000
   iRead  u_upm_3.upm_inst.COUNTER_CTRL_reg.DR[25:0] 0b10000000011111111111111110
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_upm_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_0.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_1.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_2.upm_inst.SIB_CBB.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = si"
   iNote "  u_upm_3.upm_inst.SIB_CBB.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = inst_so"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 0"
   iNote "  u_upm_3.upm_inst.CBB_reg.DR\[27:0\], load value = 0000000011111111111111110000"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], load value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.CBB_reg.DR[27:0] 0b0000000011111111111111110000
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 0"
   iNote "  u_upm_3.upm_inst.CBB_reg.DR\[27:0\], expected value = 0000000011111111111111110000"
   iNote "  u_upm_3.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_3.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_2.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  u_upm_1.upm_inst.SIB_CBB.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 0"
   iNote "  u_upm_1.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 0"
   iNote "  u_upm_0.upm_inst.SIB_CBB.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib\[0:0\], expected value = 1"
   iNote "  u_upm_0.upm_inst.SIB_UPM_STATUS.sib\[0:0\], expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite u_upm_3.upm_inst.CBB_reg.DR[27:0] 0b0000000000000000000000000000
   iRead  u_upm_3.upm_inst.CBB_reg.DR[27:0] 0b0000000011111111111111110000
   iWrite u_upm_3.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_3.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_2.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_CBB.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iWrite u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_1.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iWrite u_upm_0.upm_inst.SIB_CBB.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_CBB.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_CTRL.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_COUNTER_RESULT.sib[0] 0b1
   iWrite u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b0
   iRead  u_upm_0.upm_inst.SIB_UPM_STATUS.sib[0] 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_pwrmgmt_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iWrite secure_insysbist 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 0"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr\[3:0\], load value = 1110"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 0b1110
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 0"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr\[3:0\], expected value = 1110"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 0b0000
   iRead  ph0_i_firebird7_in_gate1_tessent_tdr_array_pwrmgmt_ctrl_hdspsr_inst.tdr[3:0] 0b1110
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 0: mux_select = 1'b0 -> M1 = mux_in0"
   iWrite secure_red 0b0
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply

   iNote "Activate selection of the following scan muxes:"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.scan_in_mux, selection 1: sib, ltest_en = 2'bxx -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.scan_in_mux, selection 0: sib = 1'b0 -> scan_in_mux = ijtag_si"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.scan_in_mux, selection 1: sib = 1'b1 -> scan_in_mux = ijtag_from_so"
   iNote "  firebird7_in_gate1_tessent_scanmux_array_trim_fuse_override_secure_mux_inst.M1, selection 1: mux_select = 1'b1 -> M1 = mux_in1"
   iWrite secure_red 0b1
   iApply

   iNote "Scan in verification pattern to the following scan registers:"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr\[19:0\], load value = 11000011111111000000"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, load value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, load value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, load value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, load value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, load value = 1"
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 0b11000011111111000000
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iApply -end_in_pause

   iNote "Scan out verification pattern from the following scan registers:"
   iNote "  ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr\[19:0\], expected value = 11000011111111000000"
   iNote "  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate1_tessent_sib_upm_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_spare_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate1_tessent_sib_sti_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib, expected value = 1"
   iNote "  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib, expected value = 0"
   iNote "  firebird7_in_gate2_tessent_sib_sri_inst.sib, expected value = 1"
   iWrite ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 0b00000000000000000000
   iRead  ph0_i_firebird7_in_gate1_tessent_tdr_array_trim_fuse_override_ctrl_hdspsr_inst.tdr[19:0] 0b11000011111111000000
   iWrite firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_trim_fuse_override_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_array_pwrmgmt_inst.sib 0b1
   iWrite firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_upm_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_spare_inst.sib 0b0
   iWrite firebird7_in_gate1_tessent_sib_sti_inst.sib 0b0
   iRead  firebird7_in_gate1_tessent_sib_sti_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_extest_edt_scan_bi_sol_inst.sib 0b1
   iWrite firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_intest_edt_scan_bi_sol_inst.sib 0b0
   iWrite firebird7_in_gate2_tessent_sib_sri_inst.sib 0b0
   iRead  firebird7_in_gate2_tessent_sib_sri_inst.sib 0b1
   iApply


}
