Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Feb 24 23:03:36 2020
| Host         : GCS running 64-bit unknown
| Command      : report_timing -max_paths 50 -file timing.rpt
| Design       : fire7_expand1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 fire7_expand1_end_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fire7_expand1_finish
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 2.140ns (73.031%)  route 0.790ns (26.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  fire7_expand1_end_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  fire7_expand1_end_reg/Q
                         net (fo=199, unplaced)       0.356     2.239    fire7_expand1_end_reg_n_0
                         LUT2 (Prop_lut2_I0_O)        0.119     2.358 r  fire7_expand1_finish_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.434     2.792    fire7_expand1_finish_OBUF
                         OBUF (Prop_obuf_I_O)         1.795     4.588 r  fire7_expand1_finish_OBUF_inst/O
                         net (fo=0)                   0.000     4.588    fire7_expand1_finish
                                                                      r  fire7_expand1_finish (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 fire7_expand1_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fire7_expand1_sample
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  fire7_expand1_sample_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  fire7_expand1_sample_reg/Q
                         net (fo=1, unplaced)         0.434     2.317    fire7_expand1_sample_OBUF
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  fire7_expand1_sample_OBUF_inst/O
                         net (fo=0)                   0.000     4.191    fire7_expand1_sample
                                                                      r  fire7_expand1_sample (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][0]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][0]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][0]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][0]
                                                                      r  ofm[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][10]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][10]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][10]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][10]
                                                                      r  ofm[0][10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][11]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][11]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][11]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][11]
                                                                      r  ofm[0][11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][12]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][12]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][12]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][12]
                                                                      r  ofm[0][12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][13]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][13]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][13]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][13]
                                                                      r  ofm[0][13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][14]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][14]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][14]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][14]
                                                                      r  ofm[0][14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][15]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][15]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][15]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][15]
                                                                      r  ofm[0][15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][1]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][1]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][1]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][1]
                                                                      r  ofm[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][2]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][2]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][2]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][2]
                                                                      r  ofm[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][3]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][3]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][3]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][3]
                                                                      r  ofm[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][4]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][4]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][4]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][4]
                                                                      r  ofm[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][5]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][5]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][5]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][5]
                                                                      r  ofm[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][6]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][6]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][6]
                                                                      r  ofm[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][7]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][7]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][7]
                                                                      r  ofm[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][8]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][8]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[8]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][8]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][8]
                                                                      r  ofm[0][8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[0][9]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[0][9]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[0]_OBUF[9]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[0][9]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[0][9]
                                                                      r  ofm[0][9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][0]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][0]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][0]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][0]
                                                                      r  ofm[100][0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][10]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][10]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][10]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][10]
                                                                      r  ofm[100][10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][11]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][11]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][11]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][11]
                                                                      r  ofm[100][11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][12]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][12]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][12]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][12]
                                                                      r  ofm[100][12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][13]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][13]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][13]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][13]
                                                                      r  ofm[100][13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][14]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][14]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][14]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][14]
                                                                      r  ofm[100][14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][15]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][15]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][15]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][15]
                                                                      r  ofm[100][15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][1]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][1]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][1]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][1]
                                                                      r  ofm[100][1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][2]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][2]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][2]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][2]
                                                                      r  ofm[100][2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][3]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][3]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][3]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][3]
                                                                      r  ofm[100][3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][4]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][4]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][4]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][4]
                                                                      r  ofm[100][4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][5]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][5]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][5]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][5]
                                                                      r  ofm[100][5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][6]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][6]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][6]
                                                                      r  ofm[100][6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][7]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][7]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][7]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][7]
                                                                      r  ofm[100][7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][8]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][8]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[8]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][8]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][8]
                                                                      r  ofm[100][8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[100][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[100][9]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[100][9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[100][9]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[100]_OBUF[9]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[100][9]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[100][9]
                                                                      r  ofm[100][9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][0]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][0]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][0]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][0]
                                                                      r  ofm[101][0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][10]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][10]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[10]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][10]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][10]
                                                                      r  ofm[101][10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][11]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][11]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[11]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][11]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][11]
                                                                      r  ofm[101][11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][12]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][12]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[12]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][12]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][12]
                                                                      r  ofm[101][12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][13]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][13]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[13]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][13]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][13]
                                                                      r  ofm[101][13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][14]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][14]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[14]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][14]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][14]
                                                                      r  ofm[101][14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][15]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][15]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[15]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][15]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][15]
                                                                      r  ofm[101][15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][1]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][1]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][1]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][1]
                                                                      r  ofm[101][1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][2]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][2]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][2]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][2]
                                                                      r  ofm[101][2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][3]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][3]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][3]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][3]
                                                                      r  ofm[101][3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][4]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][4]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][4]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][4]
                                                                      r  ofm[101][4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][5]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][5]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][5]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][5]
                                                                      r  ofm[101][5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][6]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][6]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][6]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][6]
                                                                      r  ofm[101][6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][7]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][7]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][7]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][7]
                                                                      r  ofm[101][7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][8]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][8]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[8]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][8]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][8]
                                                                      r  ofm[101][8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 ofm_reg[101][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ofm[101][9]
                            (output port clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=3417, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDRE                                         r  ofm_reg[101][9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     1.883 r  ofm_reg[101][9]/Q
                         net (fo=1, unplaced)         0.434     2.317    ofm[101]_OBUF[9]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  ofm[101][9]_INST_0/O
                         net (fo=0)                   0.000     4.191    ofm[101][9]
                                                                      r  ofm[101][9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         output delay                -1.500     3.465    
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.726    




