//===----------------------------------------------------------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
// Automatically generated file, do not edit!
//===----------------------------------------------------------------------===//


// V5 Scalar Instructions.

include "BuiltinTableGenDefs.inc"

let TargetArch = "HexagonDep" in {
def __builtin_HEXAGON_C2_cmpeq: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_cmpgt: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_cmpgtu: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_cmpeqp: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_C2_cmpgtp: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_C2_cmpgtup: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_rcmpeqi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A4_rcmpneqi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A4_rcmpeq: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_rcmpneq: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_bitsset: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_bitsclr: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C4_nbitsset: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C4_nbitsclr: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_cmpeqi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_C2_cmpgti: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_C2_cmpgtui: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_C2_cmpgei: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_C2_cmpgeui: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_C2_cmplt: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_cmpltu: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_bitsclri: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_C4_nbitsclri: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_C4_cmpneqi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_C4_cmpltei: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_C4_cmplteui: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_C4_cmpneq: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C4_cmplte: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C4_cmplteu: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_and: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_or: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_xor: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_andn: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_not: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_C2_orn: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C4_and_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_and_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_or_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_or_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_and_andn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_and_orn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_or_andn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C4_or_orn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C2_pxfer_map: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_C2_any8: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_C2_all8: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_C2_vitpack: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C2_mux: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_C2_muxii: TargetBuiltin<"iiIiIi", "", "V5">;
def __builtin_HEXAGON_C2_muxir: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_C2_muxri: TargetBuiltin<"iiIii", "", "V5">;
def __builtin_HEXAGON_C2_vmux: TargetBuiltin<"LLiiLLiLLi", "", "V5">;
def __builtin_HEXAGON_C2_mask: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_A2_vcmpbeq: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpbeqi: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpbeq_any: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vcmpbgtu: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpbgtui: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpbgt: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpbgti: TargetBuiltin<"iLLiIi", "", "V5">;
def __builtin_HEXAGON_A4_cmpbeq: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cmpbeqi: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A4_cmpbgtu: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cmpbgtui: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A4_cmpbgt: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cmpbgti: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A2_vcmpheq: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vcmphgt: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vcmphgtu: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpheqi: TargetBuiltin<"iLLiIi", "", "V5">;
def __builtin_HEXAGON_A4_vcmphgti: TargetBuiltin<"iLLiIi", "", "V5">;
def __builtin_HEXAGON_A4_vcmphgtui: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_A4_cmpheq: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cmphgt: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cmphgtu: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cmpheqi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A4_cmphgti: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A4_cmphgtui: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A2_vcmpweq: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vcmpwgt: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vcmpwgtu: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpweqi: TargetBuiltin<"iLLiIi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpwgti: TargetBuiltin<"iLLiIi", "", "V5">;
def __builtin_HEXAGON_A4_vcmpwgtui: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_A4_boundscheck: TargetBuiltin<"iiLLi", "", "V5">;
def __builtin_HEXAGON_A4_tlbmatch: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_C2_tfrpr: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_C2_tfrrp: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_C4_fastcorner9: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_C4_fastcorner9_not: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_hh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_hh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_hl_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_hl_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_lh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_lh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_ll_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_ll_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_hh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_hh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_hl_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_hl_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_lh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_lh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_ll_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_ll_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_hh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_hh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_hl_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_hl_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_lh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_lh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_ll_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_acc_sat_ll_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_hh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_hh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_hl_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_hl_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_lh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_lh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_ll_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_nac_sat_ll_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_hh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_hh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_hl_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_hl_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_lh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_lh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_ll_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_ll_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_hh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_hh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_hl_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_hl_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_lh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_lh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_ll_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_ll_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_hh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_hh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_hl_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_hl_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_lh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_lh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_ll_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_rnd_ll_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_hh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_hh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_hl_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_hl_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_lh_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_lh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_ll_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_sat_rnd_ll_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_hh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_hh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_hl_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_hl_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_lh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_lh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_ll_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_acc_ll_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_hh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_hh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_hl_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_hl_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_lh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_lh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_ll_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_nac_ll_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_hh_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_hh_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_hl_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_hl_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_lh_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_lh_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_ll_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_ll_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_hh_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_hh_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_hl_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_hl_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_lh_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_lh_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_ll_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyd_rnd_ll_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_hh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_hh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_hl_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_hl_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_lh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_lh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_ll_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_acc_ll_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_hh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_hh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_hl_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_hl_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_lh_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_lh_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_ll_s0: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_nac_ll_s1: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_hh_s0: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_hh_s1: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_hl_s0: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_hl_s1: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_lh_s0: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_lh_s1: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_ll_s0: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_ll_s1: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_hh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_hh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_hl_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_hl_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_lh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_lh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_ll_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_acc_ll_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_hh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_hh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_hl_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_hl_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_lh_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_lh_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_ll_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_nac_ll_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_hh_s0: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_hh_s1: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_hl_s0: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_hl_s1: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_lh_s0: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_lh_s1: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_ll_s0: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyud_ll_s1: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpysmi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_M2_macsip: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_M2_macsin: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyss_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyss_acc_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyss_nac_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyuu_s0: TargetBuiltin<"ULLiii", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyuu_acc_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyuu_nac_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_up: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_up_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpy_up_s1_sat: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpyu_up: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_M2_mpysu_up: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_dpmpyss_rnd_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M4_mac_up_s1_sat: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_nac_up_s1_sat: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_mpyi: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mpyui: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_maci: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_acci: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_accii: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_M2_nacci: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M2_naccii: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_M2_subacc: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_mpyrr_addr: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_mpyri_addr_u2: TargetBuiltin<"iiUIii", "", "V5">;
def __builtin_HEXAGON_M4_mpyri_addr: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_M4_mpyri_addi: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_M4_mpyrr_addi: TargetBuiltin<"iUIiii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2s_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2s_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmac2s_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmac2s_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2su_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2su_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmac2su_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmac2su_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2s_s0pack: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2s_s1pack: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_vmac2: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2es_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vmpy2es_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vmac2es_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vmac2es_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vmac2es: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrmac_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrmpy_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vdmpyrs_s0: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vdmpyrs_s1: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_M5_vrmpybuu: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M5_vrmacbuu: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M5_vrmpybsu: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M5_vrmacbsu: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M5_vmpybuu: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M5_vmpybsu: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M5_vmacbuu: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M5_vmacbsu: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M5_vdmpybsu: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M5_vdmacbsu: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vdmacs_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vdmacs_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vdmpys_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vdmpys_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_cmpyrs_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_cmpyrs_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_cmpyrsc_s0: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_cmpyrsc_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_cmacs_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmacs_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmacsc_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmacsc_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmpys_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmpys_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmpysc_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmpysc_s1: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_cnacs_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cnacs_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cnacsc_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cnacsc_s1: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpys_s1: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpys_acc_s1: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpys_s1rp: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_M2_mmacls_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacls_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmachs_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmachs_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyl_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyl_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyh_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyh_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacls_rs0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacls_rs1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmachs_rs0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmachs_rs1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyl_rs0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyl_rs1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyh_rs0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyh_rs1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyeh_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyeh_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyeh_acc_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyeh_acc_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyoh_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyoh_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyoh_acc_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M4_vrmpyoh_acc_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_hmmpyl_rs1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_hmmpyh_rs1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_hmmpyl_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_hmmpyh_s1: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_M2_mmaculs_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmaculs_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacuhs_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacuhs_s1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyul_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyul_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyuh_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyuh_s1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmaculs_rs0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmaculs_rs1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacuhs_rs0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmacuhs_rs1: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyul_rs0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyul_rs1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyuh_rs0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_mmpyuh_rs1: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmaci_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmacr_s0: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmaci_s0c: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmacr_s0c: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_cmaci_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmacr_s0: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpyi_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpyr_s0: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpyi_s0c: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vrcmpyr_s0c: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_cmpyi_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M2_cmpyr_s0: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M4_cmpyi_wh: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_M4_cmpyr_wh: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_M4_cmpyi_whc: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_M4_cmpyr_whc: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_M2_vcmpy_s0_sat_i: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vcmpy_s0_sat_r: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vcmpy_s1_sat_i: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vcmpy_s1_sat_r: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vcmac_s0_sat_i: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vcmac_s0_sat_r: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_vcrotate: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S4_vrcrotate_acc: TargetBuiltin<"LLiLLiLLiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_vrcrotate: TargetBuiltin<"LLiLLiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_vcnegh: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_vrcnegh: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_M4_pmpyw: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M4_vpmpyh: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_M4_pmpyw_acc: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_M4_vpmpyh_acc: TargetBuiltin<"LLiLLiii", "", "V5">;
def __builtin_HEXAGON_A2_add: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_sub: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addsat: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subsat: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A2_addh_l16_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_l16_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_l16_sat_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_l16_sat_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_l16_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_l16_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_l16_sat_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_l16_sat_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_lh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_hh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_sat_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_sat_lh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_sat_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_addh_h16_sat_hh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_lh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_hh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_sat_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_sat_lh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_sat_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_subh_h16_sat_hh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_aslh: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_asrh: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_addp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_addpsat: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_addsp: TargetBuiltin<"LLiiLLi", "", "V5">;
def __builtin_HEXAGON_A2_subp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_neg: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_negsat: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_abs: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_abssat: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_vconj: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_negp: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_absp: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_max: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_maxu: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_A2_min: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_minu: TargetBuiltin<"Uiii", "", "V5">;
def __builtin_HEXAGON_A2_maxp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_maxup: TargetBuiltin<"ULLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_minp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_minup: TargetBuiltin<"ULLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_tfr: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_tfrsi: TargetBuiltin<"iIi", "", "V5">;
def __builtin_HEXAGON_A2_tfrp: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_tfrpi: TargetBuiltin<"LLiIi", "", "V5">;
def __builtin_HEXAGON_A2_zxtb: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_sxtb: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_zxth: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_sxth: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_combinew: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_A4_combineri: TargetBuiltin<"LLiiIi", "", "V5">;
def __builtin_HEXAGON_A4_combineir: TargetBuiltin<"LLiIii", "", "V5">;
def __builtin_HEXAGON_A2_combineii: TargetBuiltin<"LLiIiIi", "", "V5">;
def __builtin_HEXAGON_A2_combine_hh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_combine_hl: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_combine_lh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_combine_ll: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_tfril: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A2_tfrih: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A2_and: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_or: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_xor: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_not: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_M2_xor_xacc: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_xor_xacc: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_andn: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_orn: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_andnp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_ornp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_addaddi: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_S4_subaddi: TargetBuiltin<"iiIii", "", "V5">;
def __builtin_HEXAGON_M4_and_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_and_andn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_and_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_and_xor: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_or_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_or_andn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_or_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_or_xor: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S4_or_andix: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_S4_or_andi: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_S4_or_ori: TargetBuiltin<"iiiIi", "", "V5">;
def __builtin_HEXAGON_M4_xor_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_xor_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_M4_xor_andn: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_A2_subri: TargetBuiltin<"iIii", "", "V5">;
def __builtin_HEXAGON_A2_andir: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A2_orir: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_A2_andp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_orp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_xorp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_notp: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_sxtw: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_A2_sat: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_A2_roundsat: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_A2_sath: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_satuh: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_satub: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_satb: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_A2_vaddub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vaddb_map: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vaddubs: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vaddh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vaddhs: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vadduhs: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A5_vaddhubs: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vaddw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vaddws: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_vxaddsubw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_vxsubaddw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_vxaddsubh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_vxsubaddh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_vxaddsubhr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_vxsubaddhr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_svavgh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svavghs: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svnavgh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svaddh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svaddhs: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svadduhs: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svsubh: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svsubhs: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_svsubuhs: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A2_vraddub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vraddub_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vraddh: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vradduh: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubb_map: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsububs: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubhs: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubuhs: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vsubws: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vabsh: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vabshsat: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vabsw: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vabswsat: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vabsdiffw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_M2_vabsdiffh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vrsadub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vrsadub_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavgub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavguh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavgh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vnavgh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavgw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vnavgw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavgwr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vnavgwr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavgwcr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vnavgwcr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavghcr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vnavghcr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavguw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavguwr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavgubr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavguhr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vavghr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vnavghr: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_round_ri: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A4_round_rr: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_round_ri_sat: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A4_round_rr_sat: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_cround_ri: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_A4_cround_rr: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_A4_vrminh: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrmaxh: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrminuh: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrmaxuh: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrminw: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrmaxw: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrminuw: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A4_vrmaxuw: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_A2_vminb: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vmaxb: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vminub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vmaxub: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vminh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vmaxh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vminuh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vmaxuh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vminw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vmaxw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vminuw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A2_vmaxuw: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_A4_modwrapu: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_F2_sfadd: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sfsub: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sfmpy: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sffma: TargetBuiltin<"ffff", "", "V5">;
def __builtin_HEXAGON_F2_sffma_sc: TargetBuiltin<"ffffi", "", "V5">;
def __builtin_HEXAGON_F2_sffms: TargetBuiltin<"ffff", "", "V5">;
def __builtin_HEXAGON_F2_sffma_lib: TargetBuiltin<"ffff", "", "V5">;
def __builtin_HEXAGON_F2_sffms_lib: TargetBuiltin<"ffff", "", "V5">;
def __builtin_HEXAGON_F2_sfcmpeq: TargetBuiltin<"iff", "", "V5">;
def __builtin_HEXAGON_F2_sfcmpgt: TargetBuiltin<"iff", "", "V5">;
def __builtin_HEXAGON_F2_sfcmpge: TargetBuiltin<"iff", "", "V5">;
def __builtin_HEXAGON_F2_sfcmpuo: TargetBuiltin<"iff", "", "V5">;
def __builtin_HEXAGON_F2_sfmax: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sfmin: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sfclass: TargetBuiltin<"ifUIi", "", "V5">;
def __builtin_HEXAGON_F2_sfimm_p: TargetBuiltin<"fUIi", "", "V5">;
def __builtin_HEXAGON_F2_sfimm_n: TargetBuiltin<"fUIi", "", "V5">;
def __builtin_HEXAGON_F2_sffixupn: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sffixupd: TargetBuiltin<"fff", "", "V5">;
def __builtin_HEXAGON_F2_sffixupr: TargetBuiltin<"ff", "", "V5">;
def __builtin_HEXAGON_F2_dfcmpeq: TargetBuiltin<"idd", "", "V5">;
def __builtin_HEXAGON_F2_dfcmpgt: TargetBuiltin<"idd", "", "V5">;
def __builtin_HEXAGON_F2_dfcmpge: TargetBuiltin<"idd", "", "V5">;
def __builtin_HEXAGON_F2_dfcmpuo: TargetBuiltin<"idd", "", "V5">;
def __builtin_HEXAGON_F2_dfclass: TargetBuiltin<"idUIi", "", "V5">;
def __builtin_HEXAGON_F2_dfimm_p: TargetBuiltin<"dUIi", "", "V5">;
def __builtin_HEXAGON_F2_dfimm_n: TargetBuiltin<"dUIi", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2df: TargetBuiltin<"df", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2sf: TargetBuiltin<"fd", "", "V5">;
def __builtin_HEXAGON_F2_conv_uw2sf: TargetBuiltin<"fi", "", "V5">;
def __builtin_HEXAGON_F2_conv_uw2df: TargetBuiltin<"di", "", "V5">;
def __builtin_HEXAGON_F2_conv_w2sf: TargetBuiltin<"fi", "", "V5">;
def __builtin_HEXAGON_F2_conv_w2df: TargetBuiltin<"di", "", "V5">;
def __builtin_HEXAGON_F2_conv_ud2sf: TargetBuiltin<"fLLi", "", "V5">;
def __builtin_HEXAGON_F2_conv_ud2df: TargetBuiltin<"dLLi", "", "V5">;
def __builtin_HEXAGON_F2_conv_d2sf: TargetBuiltin<"fLLi", "", "V5">;
def __builtin_HEXAGON_F2_conv_d2df: TargetBuiltin<"dLLi", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2uw: TargetBuiltin<"if", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2w: TargetBuiltin<"if", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2ud: TargetBuiltin<"LLif", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2d: TargetBuiltin<"LLif", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2uw: TargetBuiltin<"id", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2w: TargetBuiltin<"id", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2ud: TargetBuiltin<"LLid", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2d: TargetBuiltin<"LLid", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2uw_chop: TargetBuiltin<"if", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2w_chop: TargetBuiltin<"if", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2ud_chop: TargetBuiltin<"LLif", "", "V5">;
def __builtin_HEXAGON_F2_conv_sf2d_chop: TargetBuiltin<"LLif", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2uw_chop: TargetBuiltin<"id", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2w_chop: TargetBuiltin<"id", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2ud_chop: TargetBuiltin<"LLid", "", "V5">;
def __builtin_HEXAGON_F2_conv_df2d_chop: TargetBuiltin<"LLid", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_p: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_p: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_p: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_p: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_r_acc: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_r_acc: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_r_acc: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_r_acc: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_p_acc: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_p_acc: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_p_acc: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_p_acc: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_r_nac: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_r_nac: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_r_nac: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_r_nac: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_p_nac: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_p_nac: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_p_nac: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_p_nac: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_r_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_r_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_r_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_r_and: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_r_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_r_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_r_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_r_or: TargetBuiltin<"iiii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_p_and: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_p_and: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_p_and: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_p_and: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_p_or: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_p_or: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_p_or: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_p_or: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_p_xor: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_p_xor: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_p_xor: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_p_xor: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_r_sat: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_r_sat: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_r: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_p: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_p: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r_acc: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_r_acc: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r_acc: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p_acc: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_p_acc: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_p_acc: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r_nac: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_r_nac: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r_nac: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p_nac: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_p_nac: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_p_nac: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_r_xacc: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r_xacc: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_p_xacc: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_p_xacc: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r_and: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_r_and: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r_and: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r_or: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_r_or: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r_or: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p_and: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_p_and: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_p_and: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p_or: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_p_or: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_p_or: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_r_sat: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r_rnd: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_r_rnd_goodsyntax: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p_rnd: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_p_rnd_goodsyntax: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S4_lsli: TargetBuiltin<"iIii", "", "V5">;
def __builtin_HEXAGON_S2_addasl_rrri: TargetBuiltin<"iiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_andi_asl_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_ori_asl_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_addi_asl_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_subi_asl_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_andi_lsr_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_ori_lsr_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_addi_lsr_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S4_subi_lsr_ri: TargetBuiltin<"iUIiiUIi", "", "V5">;
def __builtin_HEXAGON_S2_valignib: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_valignrb: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_vspliceib: TargetBuiltin<"LLiLLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_vsplicerb: TargetBuiltin<"LLiLLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_vsplatrh: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_S2_vsplatrb: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_insert: TargetBuiltin<"iiiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_tableidxb_goodsyntax: TargetBuiltin<"iiiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_tableidxh_goodsyntax: TargetBuiltin<"iiiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_tableidxw_goodsyntax: TargetBuiltin<"iiiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_tableidxd_goodsyntax: TargetBuiltin<"iiiUIiUIi", "", "V5">;
def __builtin_HEXAGON_A4_bitspliti: TargetBuiltin<"LLiiUIi", "", "V5">;
def __builtin_HEXAGON_A4_bitsplit: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_S4_extract: TargetBuiltin<"iiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_extractu: TargetBuiltin<"iiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_insertp: TargetBuiltin<"LLiLLiLLiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S4_extractp: TargetBuiltin<"LLiLLiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_extractup: TargetBuiltin<"LLiLLiUIiUIi", "", "V5">;
def __builtin_HEXAGON_S2_insert_rp: TargetBuiltin<"iiiLLi", "", "V5">;
def __builtin_HEXAGON_S4_extract_rp: TargetBuiltin<"iiLLi", "", "V5">;
def __builtin_HEXAGON_S2_extractu_rp: TargetBuiltin<"iiLLi", "", "V5">;
def __builtin_HEXAGON_S2_insertp_rp: TargetBuiltin<"LLiLLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S4_extractp_rp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_extractup_rp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_tstbit_i: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S4_ntstbit_i: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_setbit_i: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_togglebit_i: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_clrbit_i: TargetBuiltin<"iiUIi", "", "V5">;
def __builtin_HEXAGON_S2_tstbit_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S4_ntstbit_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_setbit_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_togglebit_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_clrbit_r: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_vh: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_vh: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_vh: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_vh: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S5_asrhub_rnd_sat_goodsyntax: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_S5_asrhub_sat: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_S5_vasrhrnd_goodsyntax: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_vh: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_vh: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_vh: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_vw: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_i_svw_trun: TargetBuiltin<"iLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_svw_trun: TargetBuiltin<"iLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_i_vw: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asl_i_vw: TargetBuiltin<"LLiLLiUIi", "", "V5">;
def __builtin_HEXAGON_S2_asr_r_vw: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_asl_r_vw: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsr_r_vw: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_lsl_r_vw: TargetBuiltin<"LLiLLii", "", "V5">;
def __builtin_HEXAGON_S2_vrndpackwh: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_vrndpackwhs: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_vsxtbh: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_S2_vzxtbh: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_S2_vsathub: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_svsathub: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_svsathb: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_vsathb: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_vtrunohb: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_vtrunewh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_vtrunowh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_vtrunehb: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_vsxthw: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_S2_vzxthw: TargetBuiltin<"LLii", "", "V5">;
def __builtin_HEXAGON_S2_vsatwh: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_vsatwuh: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_packhl: TargetBuiltin<"LLiii", "", "V5">;
def __builtin_HEXAGON_A2_swiz: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_vsathub_nopack: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_vsathb_nopack: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_vsatwh_nopack: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_vsatwuh_nopack: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_shuffob: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_shuffeb: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_shuffoh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_shuffeh: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S5_popcountp: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S4_parity: TargetBuiltin<"iii", "", "V5">;
def __builtin_HEXAGON_S2_parityp: TargetBuiltin<"iLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_lfsp: TargetBuiltin<"LLiLLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_clbnorm: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S4_clbaddi: TargetBuiltin<"iiIi", "", "V5">;
def __builtin_HEXAGON_S4_clbpnorm: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S4_clbpaddi: TargetBuiltin<"iLLiIi", "", "V5">;
def __builtin_HEXAGON_S2_clb: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_cl0: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_cl1: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_clbp: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_cl0p: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_cl1p: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_brev: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_brevp: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_ct0: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_ct1: TargetBuiltin<"ii", "", "V5">;
def __builtin_HEXAGON_S2_ct0p: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_ct1p: TargetBuiltin<"iLLi", "", "V5">;
def __builtin_HEXAGON_S2_interleave: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_S2_deinterleave: TargetBuiltin<"LLiLLi", "", "V5">;
def __builtin_HEXAGON_Y2_dcfetch: TargetBuiltin<"vv*", "", "V5">;
def __builtin_HEXAGON_Y2_dczeroa: TargetBuiltin<"vv*", "", "V5">;
def __builtin_HEXAGON_Y2_dccleana: TargetBuiltin<"vv*", "", "V5">;
def __builtin_HEXAGON_Y2_dccleaninva: TargetBuiltin<"vv*", "", "V5">;
def __builtin_HEXAGON_Y2_dcinva: TargetBuiltin<"vv*", "", "V5">;
def __builtin_HEXAGON_Y4_l2fetch: TargetBuiltin<"vv*i", "", "V5">;
def __builtin_HEXAGON_Y5_l2fetch: TargetBuiltin<"vv*LLi", "", "V5">;

// V60 Scalar Instructions.

def __builtin_HEXAGON_S6_rol_i_r: TargetBuiltin<"iiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_p: TargetBuiltin<"LLiLLiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_r_acc: TargetBuiltin<"iiiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_p_acc: TargetBuiltin<"LLiLLiLLiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_r_nac: TargetBuiltin<"iiiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_p_nac: TargetBuiltin<"LLiLLiLLiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_r_xacc: TargetBuiltin<"iiiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_p_xacc: TargetBuiltin<"LLiLLiLLiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_r_and: TargetBuiltin<"iiiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_r_or: TargetBuiltin<"iiiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_p_and: TargetBuiltin<"LLiLLiLLiUIi", "", "V60">;
def __builtin_HEXAGON_S6_rol_i_p_or: TargetBuiltin<"LLiLLiLLiUIi", "", "V60">;

// V62 Scalar Instructions.

def __builtin_HEXAGON_M6_vabsdiffb: TargetBuiltin<"LLiLLiLLi", "", "V62">;
def __builtin_HEXAGON_M6_vabsdiffub: TargetBuiltin<"LLiLLiLLi", "", "V62">;
def __builtin_HEXAGON_S6_vsplatrbp: TargetBuiltin<"LLii", "", "V62">;
def __builtin_HEXAGON_S6_vtrunehb_ppp: TargetBuiltin<"LLiLLiLLi", "", "V62">;
def __builtin_HEXAGON_S6_vtrunohb_ppp: TargetBuiltin<"LLiLLiLLi", "", "V62">;

// V65 Scalar Instructions.

def __builtin_HEXAGON_A6_vcmpbeq_notany: TargetBuiltin<"iLLiLLi", "", "V65">;

// V66 Scalar Instructions.

def __builtin_HEXAGON_M2_mnaci: TargetBuiltin<"iiii", "", "V66">;
def __builtin_HEXAGON_F2_dfadd: TargetBuiltin<"ddd", "", "V66">;
def __builtin_HEXAGON_F2_dfsub: TargetBuiltin<"ddd", "", "V66">;
def __builtin_HEXAGON_S2_mask: TargetBuiltin<"iUIiUIi", "", "V66">;

// V67 Scalar Instructions.

def __builtin_HEXAGON_M7_dcmpyrw: TargetBuiltin<"LLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyrw_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyrwc: TargetBuiltin<"LLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyrwc_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyiw: TargetBuiltin<"LLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyiw_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyiwc: TargetBuiltin<"LLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_dcmpyiwc_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_vdmpy: TargetBuiltin<"LLiLLiLLi", "", "V67">;
def __builtin_HEXAGON_M7_vdmpy_acc: TargetBuiltin<"LLiLLiLLiLLi", "", "V67">;
def __builtin_HEXAGON_M7_wcmpyrw: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyrwc: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyiw: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyiwc: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyrw_rnd: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyrwc_rnd: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyiw_rnd: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_M7_wcmpyiwc_rnd: TargetBuiltin<"iLLiLLi", "", "audio">;
def __builtin_HEXAGON_A7_croundd_ri: TargetBuiltin<"LLiLLiUIi", "", "audio">;
def __builtin_HEXAGON_A7_croundd_rr: TargetBuiltin<"LLiLLii", "", "audio">;
def __builtin_HEXAGON_A7_clip: TargetBuiltin<"iiUIi", "", "audio">;
def __builtin_HEXAGON_A7_vclip: TargetBuiltin<"LLiLLiUIi", "", "audio">;
def __builtin_HEXAGON_F2_dfmax: TargetBuiltin<"ddd", "", "V67">;
def __builtin_HEXAGON_F2_dfmin: TargetBuiltin<"ddd", "", "V67">;
def __builtin_HEXAGON_F2_dfmpyfix: TargetBuiltin<"ddd", "", "V67">;
def __builtin_HEXAGON_F2_dfmpyll: TargetBuiltin<"ddd", "", "V67">;
def __builtin_HEXAGON_F2_dfmpylh: TargetBuiltin<"dddd", "", "V67">;
def __builtin_HEXAGON_F2_dfmpyhh: TargetBuiltin<"dddd", "", "V67">;

// V60 HVX Instructions.

def __builtin_HEXAGON_V6_vS32b_qpred_ai: TargetBuiltin<"vV64bv*V16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_qpred_ai_128B: TargetBuiltin<"vV128bv*V32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_nqpred_ai: TargetBuiltin<"vV64bv*V16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_nqpred_ai_128B: TargetBuiltin<"vV128bv*V32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_nt_qpred_ai: TargetBuiltin<"vV64bv*V16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_nt_qpred_ai_128B: TargetBuiltin<"vV128bv*V32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_nt_nqpred_ai: TargetBuiltin<"vV64bv*V16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vS32b_nt_nqpred_ai_128B: TargetBuiltin<"vV128bv*V32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_valignb: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_valignb_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlalignb: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlalignb_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_valignbi: TargetBuiltin<"V16iV16iV16iUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_valignbi_128B: TargetBuiltin<"V32iV32iV32iUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlalignbi: TargetBuiltin<"V16iV16iV16iUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlalignbi_128B: TargetBuiltin<"V32iV32iV32iUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vror: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vror_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackub: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackub_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackb: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackb_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackuh: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackuh_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackh: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackh_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackob: TargetBuiltin<"V32iV32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackob_128B: TargetBuiltin<"V64iV64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackoh: TargetBuiltin<"V32iV32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vunpackoh_128B: TargetBuiltin<"V64iV64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackeb: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackeb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackeh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackeh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackob: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackob_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackoh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackoh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackhub_sat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackhub_sat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackhb_sat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackhb_sat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackwuh_sat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackwuh_sat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackwh_sat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpackwh_sat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vzb: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vzb_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsb: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsb_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vzh: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vzh_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsh: TargetBuiltin<"V32iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsh_128B: TargetBuiltin<"V64iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_dv: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_dv_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_dv_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpybus_dv_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_dv: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_dv_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_dv_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhb_dv_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhvsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhvsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhvsat_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhvsat_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsat: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsat_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsat_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsat_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhisat: TargetBuiltin<"V16iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhisat_128B: TargetBuiltin<"V32iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhisat_acc: TargetBuiltin<"V16iV16iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhisat_acc_128B: TargetBuiltin<"V32iV32iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsusat: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsusat_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsusat_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsusat_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsuisat: TargetBuiltin<"V16iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsuisat_128B: TargetBuiltin<"V32iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsuisat_acc: TargetBuiltin<"V16iV16iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdmpyhsuisat_acc_128B: TargetBuiltin<"V32iV32iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyb: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyb_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyb_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyb_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpybus: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpybus_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpybus_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpybus_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyhb: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyhb_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyhb_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vtmpyhb_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyub: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyub_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyub_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyub_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubv_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubv_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybv_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybv_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubi: TargetBuiltin<"V32iV32iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubi_128B: TargetBuiltin<"V64iV64iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubi_acc: TargetBuiltin<"V32iV32iV32iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpyubi_acc_128B: TargetBuiltin<"V64iV64iV64iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybus: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybus_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybus_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybus_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusi: TargetBuiltin<"V32iV32iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusi_128B: TargetBuiltin<"V64iV64iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusi_acc: TargetBuiltin<"V32iV32iV32iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusi_acc_128B: TargetBuiltin<"V64iV64iV64iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusv_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrmpybusv_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdsaduh: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdsaduh_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdsaduh_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdsaduh_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrsadubi: TargetBuiltin<"V32iV32iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrsadubi_128B: TargetBuiltin<"V64iV64iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrsadubi_acc: TargetBuiltin<"V32iV32iV32iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrsadubi_acc_128B: TargetBuiltin<"V64iV64iV64iiUIi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrw: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrw_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslw: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslw_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrw: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrw_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslwv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslwv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrwv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrwv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrh: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrh_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslh: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslh_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrh: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrh_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslhv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslhv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrhv: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlsrhv_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwh: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwh_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwhsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwhsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwhrndsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwhrndsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwuhsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrwuhsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundwh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundwh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundwuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundwuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhubsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhubsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhubrndsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhubrndsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhbrndsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrhbrndsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundhb: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundhb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundhub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vroundhub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslw_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaslw_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrw_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vasrw_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddb: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubb: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddb_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddb_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubb_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubb_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddh_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddh_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubh_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubh_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddw_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddw_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubw_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubw_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddubsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddubsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddubsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddubsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsububsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsububsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsububsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsububsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vadduhsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vadduhsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vadduhsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vadduhsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubuhsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubuhsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubuhsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubuhsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgubrnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgubrnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavguh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavguh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavguhrnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavguhrnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavghrnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavghrnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnavgh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnavgh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgwrnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vavgwrnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnavgw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnavgw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsdiffw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnavgub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnavgub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddubh: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddubh_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsububh: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsububh_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhw: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhw_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhw: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhw_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vadduhw: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vadduhw_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubuhw: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubuhw_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vd0: TargetBuiltin<"V16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vd0_128B: TargetBuiltin<"V32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddbq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddbq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubbq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubbq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddbnq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddbnq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubbnq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubbnq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhnq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddhnq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhnq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubhnq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwnq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vaddwnq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwnq: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsubwnq_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsh: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsh_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsh_sat: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsh_sat_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsw: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsw_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsw_sat: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vabsw_sat_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybv: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybv_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybv_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybv_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyubv: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyubv_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyubv_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyubv_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybusv: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybusv_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybusv_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybusv_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabusv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabusv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabuuv: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabuuv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhv: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhv_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhv_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhv_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuhv: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuhv_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuhv_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuhv_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhvsrs: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhvsrs_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhus: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhus_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhus_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhus_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyih: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyih_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyih_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyih_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyewuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyewuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_rnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_rnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_sacc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_sacc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_rnd_sacc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyowh_rnd_sacc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyieoh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyieoh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiewuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiewuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiowh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiowh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiewh_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiewh_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiewuh_acc: TargetBuiltin<"V16iV16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiewuh_acc_128B: TargetBuiltin<"V32iV32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyub: TargetBuiltin<"V32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyub_128B: TargetBuiltin<"V64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyub_acc: TargetBuiltin<"V32iV32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyub_acc_128B: TargetBuiltin<"V64iV64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybus: TargetBuiltin<"V32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybus_128B: TargetBuiltin<"V64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybus_acc: TargetBuiltin<"V32iV32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpybus_acc_128B: TargetBuiltin<"V64iV64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabus: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabus_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabus_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpabus_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpahb: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpahb_128B: TargetBuiltin<"V64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpahb_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpahb_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyh: TargetBuiltin<"V32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyh_128B: TargetBuiltin<"V64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhsat_acc: TargetBuiltin<"V32iV32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhsat_acc_128B: TargetBuiltin<"V64iV64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhss: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhss_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhsrs: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyhsrs_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuh: TargetBuiltin<"V32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuh_128B: TargetBuiltin<"V64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuh_acc: TargetBuiltin<"V32iV32iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyuh_acc_128B: TargetBuiltin<"V64iV64iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyihb: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyihb_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyihb_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyihb_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwb: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwb_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwb_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwb_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwh: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwh_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwh_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmpyiwh_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vand: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vand_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vor: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vor_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vxor: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vxor_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnot: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnot_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandqrt: TargetBuiltin<"V16iV64bi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandqrt_128B: TargetBuiltin<"V32iV128bi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandqrt_acc: TargetBuiltin<"V16iV16iV64bi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandqrt_acc_128B: TargetBuiltin<"V32iV32iV128bi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandvrt: TargetBuiltin<"V64bV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandvrt_128B: TargetBuiltin<"V128bV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandvrt_acc: TargetBuiltin<"V64bV64bV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vandvrt_acc_128B: TargetBuiltin<"V128bV128bV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtw_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqw_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgth_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqh_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtb_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_veqb_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuw_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtuh_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub: TargetBuiltin<"V64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_128B: TargetBuiltin<"V128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_and: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_and_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_or: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_or_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_xor: TargetBuiltin<"V64bV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vgtub_xor_128B: TargetBuiltin<"V128bV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_or: TargetBuiltin<"V64bV64bV64b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_or_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_and: TargetBuiltin<"V64bV64bV64b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_and_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_not: TargetBuiltin<"V64bV64b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_not_128B: TargetBuiltin<"V128bV128b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_xor: TargetBuiltin<"V64bV64bV64b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_xor_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_and_n: TargetBuiltin<"V64bV64bV64b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_and_n_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_or_n: TargetBuiltin<"V64bV64bV64b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_or_n_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_scalar2: TargetBuiltin<"V64bi", "", "HVXV60">;
def __builtin_HEXAGON_V6_pred_scalar2_128B: TargetBuiltin<"V128bi", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmux: TargetBuiltin<"V16iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmux_128B: TargetBuiltin<"V32iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vswap: TargetBuiltin<"V32iV64bV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vswap_128B: TargetBuiltin<"V64iV128bV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vmaxw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminw: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vminw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsathub: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsathub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsatwh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vsatwh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffeb: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffeb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffob: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffob_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufeh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufeh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufoh: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufoh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffvdd: TargetBuiltin<"V32iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffvdd_128B: TargetBuiltin<"V64iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealvdd: TargetBuiltin<"V32iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealvdd_128B: TargetBuiltin<"V64iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufoeh: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufoeh_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufoeb: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshufoeb_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealh: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealh_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealb: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealb_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealb4w: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdealb4w_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffh: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffh_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffb: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vshuffb_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_extractw: TargetBuiltin<"iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_extractw_128B: TargetBuiltin<"iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vinsertwr: TargetBuiltin<"V16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vinsertwr_128B: TargetBuiltin<"V32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_lvsplatw: TargetBuiltin<"V16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_lvsplatw_128B: TargetBuiltin<"V32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vassignp: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vassignp_128B: TargetBuiltin<"V64iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vassign: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vassign_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vcombine: TargetBuiltin<"V32iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vcombine_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdelta: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vdelta_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrdelta: TargetBuiltin<"V16iV16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vrdelta_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vcl0w: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vcl0w_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vcl0h: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vcl0h_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnormamtw: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnormamtw_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnormamth: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vnormamth_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpopcounth: TargetBuiltin<"V16iV16i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vpopcounth_128B: TargetBuiltin<"V32iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvvb: TargetBuiltin<"V16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvvb_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvvb_oracc: TargetBuiltin<"V16iV16iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvvb_oracc_128B: TargetBuiltin<"V32iV32iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvwh: TargetBuiltin<"V32iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvwh_128B: TargetBuiltin<"V64iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvwh_oracc: TargetBuiltin<"V32iV32iV16iV16ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_vlutvwh_oracc_128B: TargetBuiltin<"V64iV64iV32iV32ii", "", "HVXV60">;
def __builtin_HEXAGON_V6_hi: TargetBuiltin<"V16iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_hi_128B: TargetBuiltin<"V32iV64i", "", "HVXV60">;
def __builtin_HEXAGON_V6_lo: TargetBuiltin<"V16iV32i", "", "HVXV60">;
def __builtin_HEXAGON_V6_lo_128B: TargetBuiltin<"V32iV64i", "", "HVXV60">;

// V62 HVX Instructions.

def __builtin_HEXAGON_V6_vlsrb: TargetBuiltin<"V16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlsrb_128B: TargetBuiltin<"V32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vasrwuhrndsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vasrwuhrndsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vasruwuhrndsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vasruwuhrndsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vasrhbsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vasrhbsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vrounduwuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vrounduwuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vrounduhub: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vrounduhub_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vadduwsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vadduwsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vadduwsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vadduwsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubuwsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubuwsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubuwsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubuwsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddbsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddbsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddbsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddbsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubbsat: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubbsat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubbsat_dv: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubbsat_dv_128B: TargetBuiltin<"V64iV64iV64i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddcarry: TargetBuiltin<"V16iV16iV16iv*", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddcarry_128B: TargetBuiltin<"V32iV32iV32iv*", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubcarry: TargetBuiltin<"V16iV16iV16iv*", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubcarry_128B: TargetBuiltin<"V32iV32iV32iv*", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddububb_sat: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddububb_sat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubububb_sat: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsubububb_sat_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddhw_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddhw_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vadduhw_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vadduhw_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddubh_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddubh_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyewuh_64: TargetBuiltin<"V32iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyewuh_64_128B: TargetBuiltin<"V64iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyowh_64_acc: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyowh_64_acc_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpauhb: TargetBuiltin<"V32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpauhb_128B: TargetBuiltin<"V64iV64ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpauhb_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpauhb_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyiwub: TargetBuiltin<"V16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyiwub_128B: TargetBuiltin<"V32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyiwub_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmpyiwub_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandnqrt: TargetBuiltin<"V16iV64bi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandnqrt_128B: TargetBuiltin<"V32iV128bi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandnqrt_acc: TargetBuiltin<"V16iV16iV64bi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandnqrt_acc_128B: TargetBuiltin<"V32iV32iV128bi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandvqv: TargetBuiltin<"V16iV64bV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandvqv_128B: TargetBuiltin<"V32iV128bV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandvnqv: TargetBuiltin<"V16iV64bV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vandvnqv_128B: TargetBuiltin<"V32iV128bV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_pred_scalar2v2: TargetBuiltin<"V64bi", "", "HVXV62">;
def __builtin_HEXAGON_V6_pred_scalar2v2_128B: TargetBuiltin<"V128bi", "", "HVXV62">;
def __builtin_HEXAGON_V6_shuffeqw: TargetBuiltin<"V64bV64bV64b", "", "HVXV62">;
def __builtin_HEXAGON_V6_shuffeqw_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV62">;
def __builtin_HEXAGON_V6_shuffeqh: TargetBuiltin<"V64bV64bV64b", "", "HVXV62">;
def __builtin_HEXAGON_V6_shuffeqh_128B: TargetBuiltin<"V128bV128bV128b", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmaxb: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vmaxb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vminb: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vminb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsatuwuh: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vsatuwuh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_lvsplath: TargetBuiltin<"V16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_lvsplath_128B: TargetBuiltin<"V32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_lvsplatb: TargetBuiltin<"V16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_lvsplatb_128B: TargetBuiltin<"V32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddclbw: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddclbw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddclbh: TargetBuiltin<"V16iV16iV16i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vaddclbh_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvvbi: TargetBuiltin<"V16iV16iV16iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvvbi_128B: TargetBuiltin<"V32iV32iV32iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvvb_oracci: TargetBuiltin<"V16iV16iV16iV16iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvvb_oracci_128B: TargetBuiltin<"V32iV32iV32iV32iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvwhi: TargetBuiltin<"V32iV16iV16iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvwhi_128B: TargetBuiltin<"V64iV32iV32iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvwh_oracci: TargetBuiltin<"V32iV32iV16iV16iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvwh_oracci_128B: TargetBuiltin<"V64iV64iV32iV32iUIi", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvvb_nm: TargetBuiltin<"V16iV16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvvb_nm_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvwh_nm: TargetBuiltin<"V32iV16iV16ii", "", "HVXV62">;
def __builtin_HEXAGON_V6_vlutvwh_nm_128B: TargetBuiltin<"V64iV32iV32ii", "", "HVXV62">;

// V65 HVX Instructions.

def __builtin_HEXAGON_V6_vasruwuhsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasruwuhsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasruhubsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasruhubsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasruhubrndsat: TargetBuiltin<"V16iV16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasruhubrndsat_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vaslh_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vaslh_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasrh_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vasrh_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavguw: TargetBuiltin<"V16iV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavguw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavguwrnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavguwrnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavgb: TargetBuiltin<"V16iV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavgb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavgbrnd: TargetBuiltin<"V16iV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vavgbrnd_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vnavgb: TargetBuiltin<"V16iV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vnavgb_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vdd0: TargetBuiltin<"V32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vdd0_128B: TargetBuiltin<"V64i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vabsb: TargetBuiltin<"V16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vabsb_128B: TargetBuiltin<"V32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vabsb_sat: TargetBuiltin<"V16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vabsb_sat_128B: TargetBuiltin<"V32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpabuu: TargetBuiltin<"V32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpabuu_128B: TargetBuiltin<"V64iV64ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpabuu_acc: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpabuu_acc_128B: TargetBuiltin<"V64iV64iV64ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpyh_acc: TargetBuiltin<"V32iV32iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpyh_acc_128B: TargetBuiltin<"V64iV64iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpahhsat: TargetBuiltin<"V16iV16iV16iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpahhsat_128B: TargetBuiltin<"V32iV32iV32iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpauhuhsat: TargetBuiltin<"V16iV16iV16iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpauhuhsat_128B: TargetBuiltin<"V32iV32iV32iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpsuhuhsat: TargetBuiltin<"V16iV16iV16iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpsuhuhsat_128B: TargetBuiltin<"V32iV32iV32iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vlut4: TargetBuiltin<"V16iV16iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vlut4_128B: TargetBuiltin<"V32iV32iLLi", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpyuhe: TargetBuiltin<"V16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpyuhe_128B: TargetBuiltin<"V32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpyuhe_acc: TargetBuiltin<"V16iV16iV16ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vmpyuhe_acc_128B: TargetBuiltin<"V32iV32iV32ii", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermw: TargetBuiltin<"vv*iiV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermw_128B: TargetBuiltin<"vv*iiV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermh: TargetBuiltin<"vv*iiV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermh_128B: TargetBuiltin<"vv*iiV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermhw: TargetBuiltin<"vv*iiV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermhw_128B: TargetBuiltin<"vv*iiV64i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermwq: TargetBuiltin<"vv*V64biiV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermwq_128B: TargetBuiltin<"vv*V128biiV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermhq: TargetBuiltin<"vv*V64biiV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermhq_128B: TargetBuiltin<"vv*V128biiV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermhwq: TargetBuiltin<"vv*V64biiV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vgathermhwq_128B: TargetBuiltin<"vv*V128biiV64i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermw: TargetBuiltin<"viiV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermw_128B: TargetBuiltin<"viiV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermh: TargetBuiltin<"viiV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermh_128B: TargetBuiltin<"viiV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermw_add: TargetBuiltin<"viiV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermw_add_128B: TargetBuiltin<"viiV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermh_add: TargetBuiltin<"viiV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermh_add_128B: TargetBuiltin<"viiV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermwq: TargetBuiltin<"vV64biiV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermwq_128B: TargetBuiltin<"vV128biiV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhq: TargetBuiltin<"vV64biiV16iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhq_128B: TargetBuiltin<"vV128biiV32iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhw: TargetBuiltin<"viiV32iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhw_128B: TargetBuiltin<"viiV64iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhwq: TargetBuiltin<"vV64biiV32iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhwq_128B: TargetBuiltin<"vV128biiV64iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhw_add: TargetBuiltin<"viiV32iV16i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vscattermhw_add_128B: TargetBuiltin<"viiV64iV32i", "", "HVXV65">;
def __builtin_HEXAGON_V6_vprefixqb: TargetBuiltin<"V16iV64b", "", "HVXV65">;
def __builtin_HEXAGON_V6_vprefixqb_128B: TargetBuiltin<"V32iV128b", "", "HVXV65">;
def __builtin_HEXAGON_V6_vprefixqh: TargetBuiltin<"V16iV64b", "", "HVXV65">;
def __builtin_HEXAGON_V6_vprefixqh_128B: TargetBuiltin<"V32iV128b", "", "HVXV65">;
def __builtin_HEXAGON_V6_vprefixqw: TargetBuiltin<"V16iV64b", "", "HVXV65">;
def __builtin_HEXAGON_V6_vprefixqw_128B: TargetBuiltin<"V32iV128b", "", "HVXV65">;

// V66 HVX Instructions.

def __builtin_HEXAGON_V6_vrotr: TargetBuiltin<"V16iV16iV16i", "", "HVXV66">;
def __builtin_HEXAGON_V6_vrotr_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV66">;
def __builtin_HEXAGON_V6_vasr_into: TargetBuiltin<"V32iV32iV16iV16i", "", "HVXV66">;
def __builtin_HEXAGON_V6_vasr_into_128B: TargetBuiltin<"V64iV64iV32iV32i", "", "HVXV66">;
def __builtin_HEXAGON_V6_vaddcarrysat: TargetBuiltin<"V16iV16iV16iV64b", "", "HVXV66">;
def __builtin_HEXAGON_V6_vaddcarrysat_128B: TargetBuiltin<"V32iV32iV32iV128b", "", "HVXV66">;
def __builtin_HEXAGON_V6_vsatdw: TargetBuiltin<"V16iV16iV16i", "", "HVXV66">;
def __builtin_HEXAGON_V6_vsatdw_128B: TargetBuiltin<"V32iV32iV32i", "", "HVXV66">;
}
