module dff_async_reset(
clk,
reset,
data,
Q
);
 
//input
input clk, reset, data;
 
//output
output reg Q;
 
always @(posedge clk, posedge reset) begin
  if(reset) begin
     Q &lt;= 0;
  end
  else begin
    Q &lt;= data;
  end
end
 
endmodule