Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2004 Altera Corporation. All rights reserved.
    Info: Quartus is a registered trademark of Altera Corporation in the 
    Info: US and other countries.  Portions of the Quartus II software   
    Info: code, and other portions of the code included in this download 
    Info: or on this CD, are licensed to Altera Corporation and are the  
    Info: copyrighted property of third parties who may include, without 
    Info: limitation, Sun Microsystems, The Regents of the University of 
    Info: California, Softel vdm., and Verific Design Automation Inc. 
    Info: Warning:  This computer program is protected by copyright law  
    Info: and international treaties. Unauthorized reproduction or       
    Info: distribution of this program, or any portion of it, may result 
    Info: in severe civil and criminal penalties, and will be prosecuted 
    Info: to the maximum extent possible under the law.
    Info: Processing started: Mon Jun 21 09:36:09 2004
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off simpletest -c simpletest
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/Rx_chan/DC_MRAP.vhd
    Info: Found design unit 1: DC_MRAP-DC_MRAP_ARCH
    Info: Found entity 1: DC_MRAP
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/Tx_chan/my_or16b.vhd
    Info: Found design unit 1: my_or16b-SYN
    Info: Found entity 1: my_or16b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/Rx_dpr_ctrl_ap.tdf
    Info: Found entity 1: Rx_dpr_ctrl_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/dc_tcal_ct.tdf
    Info: Found entity 1: dc_tcal_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/and16b.tdf
    Info: Found entity 1: and16b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/rx_packet_ct.tdf
    Info: Found entity 1: rx_packet_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/rx_dpr_wadr_ct.tdf
    Info: Found entity 1: rx_dpr_wadr_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/rx_dpr_adr_ct.tdf
    Info: Found entity 1: rx_dpr_adr_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/TCWF_64x10.tdf
    Info: Found entity 1: TCWF_64x10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/TCAL_SAMPLES.tdf
    Info: Found entity 1: TCAL_SAMPLES
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/tcwf_af_ct.tdf
    Info: Found entity 1: tcwf_af_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/comp_10.tdf
    Info: Found entity 1: comp_10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/DCTC_FWR.tdf
    Info: Found entity 1: DCTC_FWR
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/thr_add.tdf
    Info: Found entity 1: thr_add
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/dc_rapcal_lh.gdf
    Info: Found entity 1: dc_rapcal_lh
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/DC_MREC.tdf
    Info: Found entity 1: DC_MREC
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/TCWF_FIFO_32x10.tdf
    Info: Found entity 1: TCWF_FIFO_32x10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/crc_error_ct.tdf
    Info: Found entity 1: crc_error_ct
Warning: Entity name or12 conflicts with Quartus II primitive name
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/or12.tdf
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/or10.tdf
    Info: Found entity 1: or10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/add10.tdf
    Info: Found entity 1: add10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/add12.tdf
    Info: Found entity 1: add12
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/mux4x10.tdf
    Info: Found entity 1: mux4x10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/ct3.tdf
    Info: Found entity 1: ct3
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/ctup4.tdf
    Info: Found entity 1: ctup4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/dec2.tdf
    Info: Found entity 1: dec2
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/dec3.tdf
    Info: Found entity 1: dec3
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/meanval/mean_val.gdf
    Info: Found entity 1: mean_val
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/reset_ct4.tdf
    Info: Found entity 1: reset_ct4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/GET_DUDT.tdf
    Info: Found entity 1: GET_DUDT
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/ctup4b.tdf
    Info: Found entity 1: ctup4b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/ctup5.tdf
    Info: Found entity 1: ctup5
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/ctup3b.tdf
    Info: Found entity 1: ctup3b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/edges/adc_to_ser_dudt.tdf
    Info: Found entity 1: adc_to_ser_dudt
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxshr8.tdf
    Info: Found entity 1: rxshr8
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxct5.tdf
    Info: Found entity 1: rxct5
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxct8.tdf
    Info: Found entity 1: rxct8
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/rxct4.tdf
    Info: Found entity 1: rxct4
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/UA_RX_AP.tdf
    Info: Found entity 1: UA_RX_AP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/UART/RX_UART_ap.bdf
    Info: Found entity 1: RX_UART_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_dpr_radr_ct.tdf
    Info: Found entity 1: tx_dpr_radr_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/DC_Rx_chan_ap.bdf
    Info: Found entity 1: DC_Rx_chan_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dac_rs_tab_rect_01.tdf
    Info: Found entity 1: dac_rs_tab_rect_01
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/ID_HDR_BYTE_0.tdf
    Info: Found entity 1: ID_HDR_BYTE_0
Warning: Symbolic name cmd_snd is used but not defined as a group -- attempted to use existing nodes
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/hdr_bytes_ap.tdf
    Info: Found entity 1: hdr_bytes_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/Tx_dpr_ctrl_ap.tdf
    Info: Found entity 1: Tx_dpr_ctrl_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/ID_HDR_BYTE_2.tdf
    Info: Found entity 1: ID_HDR_BYTE_2
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_packet_ct.tdf
    Info: Found entity 1: tx_packet_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/or16b.tdf
    Info: Found entity 1: or16b
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/shift_ct.tdf
    Info: Found entity 1: shift_ct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_plen_ct_ap.tdf
    Info: Found entity 1: tx_plen_ct_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/shrg48pld.tdf
    Info: Found entity 1: shrg48pld
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dc_hdr_bytes_ap.tdf
    Info: Found entity 1: dc_hdr_bytes_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/dc_tx_mux.tdf
    Info: Found entity 1: dc_tx_mux
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/crc_rx.vhd
    Info: Found design unit 1: crc_rx-crc_rx_arch
    Info: Found entity 1: crc_rx
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/crc_tx.vhd
    Info: Found design unit 1: crc_tx-crc_tx_arch
    Info: Found entity 1: crc_tx
Info: Found 2 design units and 1 entities in source file ../../common/comDPM/crc32.vhd
    Info: Found design unit 1: crc32-crc32_arch
    Info: Found entity 1: crc32
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/DC_SNAP.tdf
    Info: Found entity 1: DC_SNAP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/txct.tdf
    Info: Found entity 1: txct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/txbitct.tdf
    Info: Found entity 1: txbitct
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/TX_UART.tdf
    Info: Found entity 1: TX_UART
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/txshr10.tdf
    Info: Found entity 1: txshr10
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/tx_uart_ap.bdf
    Info: Found entity 1: tx_uart_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/test_signals.tdf
    Info: Found entity 1: test_signals
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/DCREV_DPR.tdf
    Info: Found entity 1: DCREV_DPR
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tcal/DCOM_tcal_timer.tdf
    Info: Found entity 1: DCOM_tcal_timer
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Tx_chan/DC_Tx_chan_ap.bdf
    Info: Found entity 1: DC_Tx_chan_ap
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/DC_CTRAP.tdf
    Info: Found entity 1: DC_CTRAP
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/dcom_ap.bdf
    Info: Found entity 1: dcom_ap
Info: Found 2 design units and 1 entities in source file slaveregister.vhd
    Info: Found design unit 1: slaveregister-arch_slaveregister
    Info: Found entity 1: slaveregister
Info: Found 2 design units and 1 entities in source file ../common/LED2ATWDdelay.vhd
    Info: Found design unit 1: LED2ATWDdelay-arch_LED2ATWDdelay
    Info: Found entity 1: LED2ATWDdelay
Info: Found 2 design units and 1 entities in source file ../common/atwd_timestamp.vhd
    Info: Found design unit 1: atwd_timestamp-arch_atwd_timestamp
    Info: Found entity 1: atwd_timestamp
Info: Found 2 design units and 1 entities in source file ../common/atwd_ping_pong.vhd
    Info: Found design unit 1: atwd_ping_pong-arch_atwd_ping_pong
    Info: Found entity 1: atwd_ping_pong
Info: Found 2 design units and 1 entities in source file ../common/timer.vhd
    Info: Found design unit 1: timer-timer_arch
    Info: Found entity 1: timer
Info: Found 2 design units and 1 entities in source file ../common/ahb_slave.vhd
    Info: Found design unit 1: ahb_slave-ahb_slave_arch
    Info: Found entity 1: ahb_slave
Info: Found 2 design units and 1 entities in source file ../common/atwd.vhd
    Info: Found design unit 1: atwd-arch_atwd
    Info: Found entity 1: atwd
Info: Found 2 design units and 1 entities in source file ../common/atwd_control.vhd
    Info: Found design unit 1: atwd_control-arch_atwd_control
    Info: Found entity 1: atwd_control
Info: Found 2 design units and 1 entities in source file ../common/atwd_readout.vhd
    Info: Found design unit 1: atwd_readout-arch_atwd_readout
    Info: Found entity 1: atwd_readout
Info: Found 2 design units and 1 entities in source file ../common/atwd_trigger.vhd
    Info: Found design unit 1: atwd_trigger-arch_atwd_trigger
    Info: Found entity 1: atwd_trigger
Info: Found 2 design units and 1 entities in source file ../common/coinc.vhd
    Info: Found design unit 1: coinc-arch_coinc
    Info: Found entity 1: coinc
Info: Found 1 design units and 1 entities in source file ../common/com_adc_mem.v
    Info: Found entity 1: com_adc_mem
Info: Found 2 design units and 1 entities in source file ../common/com_ADC_RX.vhd
    Info: Found design unit 1: com_ADC_RC-arch_com_ADC_RC
    Info: Found entity 1: com_ADC_RC
Info: Found 2 design units and 1 entities in source file ../common/com_DAC_TX.vhd
    Info: Found design unit 1: com_DAC_TX-arch_com_DAC_TX
    Info: Found entity 1: com_DAC_TX
Info: Found 2 design units and 1 entities in source file ../common/fe_r2r.vhd
    Info: Found design unit 1: fe_r2r-arch_fe_r2r
    Info: Found entity 1: fe_r2r
Info: Found 2 design units and 1 entities in source file ../common/fe_testpulse.vhd
    Info: Found design unit 1: fe_testpulse-fe_test_pulsearch
    Info: Found entity 1: fe_testpulse
Info: Found 2 design units and 1 entities in source file ../common/flash_adc.vhd
    Info: Found design unit 1: flash_ADC-arch_flash_ADC
    Info: Found entity 1: flash_ADC
Info: Found 2 design units and 1 entities in source file ../common/flasher_board.vhd
    Info: Found design unit 1: flasher_board-flasher_board_arch
    Info: Found entity 1: flasher_board
Info: Found 2 design units and 1 entities in source file ../common/gray2bin.vhd
    Info: Found design unit 1: gray2bin-gray2bin
    Info: Found entity 1: gray2bin
Info: Found 2 design units and 1 entities in source file ../common/hit_counter.vhd
    Info: Found design unit 1: hit_counter-arch_hit_counter
    Info: Found entity 1: hit_counter
Info: Found 2 design units and 1 entities in source file ../common/hit_counter_ff.vhd
    Info: Found design unit 1: hit_counter_ff-arch_hit_counter_ff
    Info: Found entity 1: hit_counter_ff
Info: Found 2 design units and 1 entities in source file ../common/master_data_source.vhd
    Info: Found design unit 1: master_data_source-arch_master_data_source
    Info: Found entity 1: master_data_source
Info: Found 1 design units and 1 entities in source file ../common/pll2x.v
    Info: Found entity 1: pll2x
Info: Found 1 design units and 1 entities in source file ../common/pll4x.v
    Info: Found entity 1: pll4x
Info: Found 2 design units and 1 entities in source file ../common/r2r.vhd
    Info: Found design unit 1: r2r-arch_r2r
    Info: Found entity 1: r2r
Info: Found 2 design units and 1 entities in source file ../common/ROC.vhd
    Info: Found design unit 1: ROC-arch_ROC
    Info: Found entity 1: ROC
Info: Found 2 design units and 1 entities in source file ../common/rs486.vhd
    Info: Found design unit 1: rs486-arch_rs486
    Info: Found entity 1: rs486
Info: Found 2 design units and 1 entities in source file ../common/single_led.vhd
    Info: Found design unit 1: single_led-single_led_arch
    Info: Found entity 1: single_led
Info: Found 2 design units and 1 entities in source file ../common/ahb_master.vhd
    Info: Found design unit 1: ahb_master-ahb_ahb_master
    Info: Found entity 1: ahb_master
Info: Found 2 design units and 1 entities in source file simpletest.vhd
    Info: Found design unit 1: simpletest-simpletest_arch
    Info: Found entity 1: simpletest
Info: Found 1 design units and 1 entities in source file ../../common/comDPM/Rx_chan/dc_hdr_dec_ap.tdf
    Info: Found entity 1: dc_hdr_dec_ap
Warning: VHDL Signal Declaration warning at simpletest.vhd(221): ignored default value for signal dp0_portadataout
Warning: VHDL Signal Declaration warning at simpletest.vhd(244): ignored default value for signal response_0
Warning: VHDL Signal Declaration warning at simpletest.vhd(246): ignored default value for signal response_1
Warning: VHDL Signal Declaration warning at simpletest.vhd(248): ignored default value for signal response_2
Warning: VHDL Signal Declaration warning at simpletest.vhd(250): used explicit default value for signal response_3 because signal was never assigned a value
Warning: VHDL Signal Declaration warning at simpletest.vhd(252): ignored default value for signal response_4
Warning: VHDL Signal Declaration warning at simpletest.vhd(261): used explicit default value for signal com_adc_rdata because signal was never assigned a value
Warning: VHDL Signal Declaration warning at simpletest.vhd(404): ignored default value for signal tx_dpr_radr
Warning: Tied undriven net rx_addr[31] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[30] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[29] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[28] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[27] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[26] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[25] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[24] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[23] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[22] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[21] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[20] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[19] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[18] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[17] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net rx_addr[16] at simpletest.vhd(402) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[31] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[30] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[29] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[28] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[27] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[26] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[25] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[24] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[23] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[22] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[21] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[20] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[19] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[18] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[17] at simpletest.vhd(404) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[16] at simpletest.vhd(404) to GND or VCC
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altclklock.tdf
    Info: Found entity 1: altclklock
Info: Using design file stripe.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: stripe
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_exc_stripe.tdf
    Info: Found entity 1: alt_exc_stripe
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_exc_upcore.tdf
    Info: Found entity 1: alt_exc_upcore
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_in.v
    Info: Found entity 1: apex20ke_io_in
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_bidir_od.v
    Info: Found entity 1: apex20ke_io_bidir_od
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_out.v
    Info: Found entity 1: apex20ke_io_out
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/apex20ke_io_bidir.v
    Info: Found entity 1: apex20ke_io_bidir
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_exc_dpram.tdf
    Info: Found entity 1: alt_exc_dpram
Warning: VHDL Process Statement warning at ahb_master.vhd(104): signal address is in statement, but is not in sensitivity list
Info: VHDL Case Statement information at ahb_master.vhd(209): OTHERS choice is never selected
Warning: VHDL Process Statement warning at ahb_master.vhd(238): signal start_trans_reg is in statement, but is not in sensitivity list
Info: Using design file version_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: version_rom
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_rom.tdf
    Info: Found entity 1: lpm_rom
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altrom.tdf
    Info: Found entity 1: altrom
Warning: VHDL Process Statement warning at flash_adc.vhd(86): signal enable_disc is in statement, but is not in sensitivity list
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_ram_dp.tdf
    Info: Found entity 1: lpm_ram_dp
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altdpram.tdf
    Info: Found entity 1: altdpram
Warning: VHDL Process Statement warning at hit_counter_ff.vhd(111): signal onesperst is in statement, but is not in sensitivity list
Warning: VHDL Process Statement warning at hit_counter_ff.vhd(124): signal multisperst is in statement, but is not in sensitivity list
Warning: Pin HDV_Rx_ENA is missing source
Warning: Pin HDV_IN is missing source
Warning: Pin HDV_TxENA is missing source
Warning: Found multiple base names
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_shiftreg.tdf
    Info: Found entity 1: lpm_shiftreg
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_counter.tdf
    Info: Found entity 1: lpm_counter
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/alt_synch_counter.tdf
    Info: Found entity 1: alt_synch_counter
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter LPM_TYPE = LPM_COUNTER
    Info: Parameter LPM_WIDTH = 4
    Info: Parameter LPM_DIRECTION = UP
    Info: Parameter LPM_MODULUS = 10
Warning: Variable or input pin not_borrow is defined but never used
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_constant.tdf
    Info: Found entity 1: lpm_constant
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_compare.tdf
    Info: Found entity 1: lpm_compare
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/comptree.tdf
    Info: Found entity 1: comptree
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/cmpchain.tdf
    Info: Found entity 1: cmpchain
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/altshift.tdf
    Info: Found entity 1: altshift
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter LPM_TYPE = LPM_COUNTER
    Info: Parameter LPM_WIDTH = 5
    Info: Parameter LPM_DIRECTION = UP
    Info: Parameter LPM_MODULUS = 20
Warning: Variable or input pin not_borrow is defined but never used
Warning: VHDL Signal Declaration warning at crc_tx.vhd(58): ignored default value for signal last_byte
Warning: VHDL Signal Declaration warning at crc_tx.vhd(59): ignored default value for signal loopcnt
Warning: VHDL Signal Declaration warning at crc_tx.vhd(60): ignored default value for signal srg
Warning: VHDL Signal Declaration warning at crc_tx.vhd(62): ignored default value for signal crc32_en
Warning: VHDL Signal Declaration warning at crc_tx.vhd(63): ignored default value for signal crc32_init
Warning: VHDL Signal Declaration warning at crc_tx.vhd(64): ignored default value for signal crc32_data
Warning: VHDL Signal Declaration warning at crc_tx.vhd(67): ignored default value for signal state
Info: VHDL Case Statement information at crc_tx.vhd(150): OTHERS choice is never selected
Warning: VHDL Signal Declaration warning at crc32.vhd(42): ignored default value for signal srg
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_mux.tdf
    Info: Found entity 1: lpm_mux
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/bypassff.tdf
    Info: Found entity 1: bypassff
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/muxlut.tdf
    Info: Found entity 1: muxlut
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_or.tdf
    Info: Found entity 1: lpm_or
Warning: Pin send_data not connected
Warning: Pin send_ctrl not connected
Warning: Pin tcal_psnd not connected
Warning: Pin HVD_Rx not connected
Warning: Primitive GND of instance inst15 not used
Warning: Primitive GND of instance inst27 not used
Warning: Primitive VCC of instance inst7 not used
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter LPM_TYPE = LPM_COUNTER
    Info: Parameter LPM_WIDTH = 5
    Info: Parameter LPM_DIRECTION = UP
    Info: Parameter LPM_MODULUS = 20
Warning: Variable or input pin not_borrow is defined but never used
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_add_sub.tdf
    Info: Found entity 1: lpm_add_sub
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/addcore.tdf
    Info: Found entity 1: addcore
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/a_csnbuffer.tdf
    Info: Found entity 1: a_csnbuffer
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_decode.tdf
    Info: Found entity 1: lpm_decode
Info: VHDL Case Statement information at DC_MRAP.vhd(399): OTHERS choice is never selected
Warning: VHDL Signal Declaration warning at crc_rx.vhd(56): ignored default value for signal loopcnt
Warning: VHDL Signal Declaration warning at crc_rx.vhd(57): ignored default value for signal srg
Warning: VHDL Signal Declaration warning at crc_rx.vhd(59): ignored default value for signal crc32_en
Warning: VHDL Signal Declaration warning at crc_rx.vhd(60): ignored default value for signal crc32_init
Warning: VHDL Signal Declaration warning at crc_rx.vhd(61): ignored default value for signal crc32_data
Warning: VHDL Signal Declaration warning at crc_rx.vhd(62): ignored default value for signal crc
Warning: VHDL Signal Declaration warning at crc_rx.vhd(65): ignored default value for signal state
Info: VHDL Case Statement information at crc_rx.vhd(100): OTHERS choice is never selected
Warning: Pin lh_edge not connected
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/scfifo.tdf
    Info: Found entity 1: scfifo
Info: Found 1 design units and 1 entities in source file db/scfifo_mcj.tdf
    Info: Found entity 1: scfifo_mcj
Info: Found 1 design units and 1 entities in source file db/a_dpfifo_4dj.tdf
    Info: Found entity 1: a_dpfifo_4dj
Info: Found 1 design units and 1 entities in source file db/a_fefifo_vve.tdf
    Info: Found entity 1: a_fefifo_vve
Info: Found 1 design units and 1 entities in source file ../../../../../fpgatools/quartus/libraries/megafunctions/lpm_and.tdf
    Info: Found entity 1: lpm_and
Info: Issued messaged during elaboration of megafunction dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter, which is child of megafunction dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component
Info: Instantiated megafunction dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component with the following parameter:
    Info: Parameter LPM_TYPE = LPM_COUNTER
    Info: Parameter LPM_WIDTH = 15
    Info: Parameter LPM_DIRECTION = UP
    Info: Parameter LPM_MODULUS = 20000
Warning: Variable or input pin not_borrow is defined but never used
Warning: Variable or input pin reboot_req is defined but never used
Warning: Variable or input pin drreq_rcvd is defined but never used
Warning: Variable or input pin idle_rcvd is defined but never used
Warning: Variable or input pin buf_res is defined but never used
Warning: Variable or input pin ctrl_error is defined but never used
Warning: Variable or input pin tcal_rcvd is defined but never used
Warning: Variable or input pin pulse_rcvd is defined but never used
Warning: Variable or input pin pulse_sent is defined but never used
Warning: Reduced register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[9] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[7] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[6] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[5] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[2] with stuck data_in port to stuck value GND
Warning: Reduced register master_data_source:inst_master_data_source|start_trans_local with stuck data_in port to stuck value GND
Info: Power-up level of register ahb_master:inst_ahb_master|slavehsize[1]~reg0 is not specified -- using unspecified power-up level
Warning: Reduced register ahb_master:inst_ahb_master|slavehsize[1]~reg0 with stuck data_in port to stuck value VCC
Warning: Reduced register ahb_master:inst_ahb_master|slavehsize[0]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[3] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[4]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[1] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[4]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[0] merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[4]
    Info: Duplicate register flasher_board:flasher_board_inst|FL_Trigger_bar~reg0 merged to single register flasher_board:flasher_board_inst|FL_Trigger~reg0, power-up level changed
    Info: Duplicate register atwd:atwd0|atwd_trigger:inst_atwd_trigger|FE_pulse_local merged to single register atwd:atwd1|atwd_trigger:inst_atwd_trigger|FE_pulse_local
    Info: Duplicate register hit_counter_ff:inst_hit_counter_ff|FE_pulse_local merged to single register atwd:atwd1|atwd_trigger:inst_atwd_trigger|FE_pulse_local
Warning: Reduced register ahb_slave:ahb_slave_inst|masterhresp[1]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[5] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[4] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[3] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[2] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6]
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[1] merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6]
    Info: Duplicate register atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0 merged to single register atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_aclr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_sload~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txshclr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txctclr~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd2~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~reg
Info: Duplicate registers merged to single register
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[1] merged to single register ahb_master:inst_ahb_master|haddr[0]
Info: Inferred 11 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=48) from the following logic: CNT[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=48) from the following logic: timer:timer_inst|systime_cnt[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: ahb_master:inst_ahb_master|beat_count[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: fe_testpulse:inst_fe_testpulse|cnt[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: flash_ADC:inst_flash_ADC|MEM_write_addr[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter:inst_hit_counter|oneSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter:inst_hit_counter|multiSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter_ff:inst_hit_counter_ff|oneSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter_ff:inst_hit_counter_ff|multiSPEcnt_int[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: flasher_board:flasher_board_inst|cnt[0]~0
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: single_led:inst_single_led|cnt[0]~0
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg contains 10 states and 4 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state contains 3 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state contains 17 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg contains 7 states and 3 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg contains 11 states and 4 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg contains 19 states and 5 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg1 contains 2 states and 1 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state contains 5 states and 0 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg contains 30 states and 5 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg1 contains 2 states and 1 state bits
Info: State machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1 contains 6 states and 3 state bits
Info: State machine |simpletest|fe_r2r:inst_fe_r2r|state contains 4 states and 0 state bits
Info: State machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state contains 7 states and 0 state bits
Info: State machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state contains 12 states and 0 state bits
Info: State machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state contains 7 states and 0 state bits
Info: State machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state contains 12 states and 0 state bits
Info: State machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state contains 4 states and 0 state bits
Info: State machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state contains 4 states and 0 state bits
Info: State machine |simpletest|coinc:inst_coinc|state contains 3 states and 0 state bits
Info: State machine |simpletest|ahb_master:inst_ahb_master|master_state contains 3 states and 0 state bits
Info: State machine |simpletest|ahb_slave:ahb_slave_inst|slave_state contains 5 states and 0 state bits
Info: State machine |simpletest|ROC:inst_ROC|RST_state contains 3 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg
    Info: Completed encoding using 10 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|IDLE uses code string 0000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|CHEK_EF uses code string 0000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|DAT_VALID uses code string 0000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|EXP_EDGE uses code string 0000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|EXP_EXTREM uses code string 0000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|FWR uses code string 0000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|LD_AF_CT uses code string 0001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|RD_NEXT uses code string 0010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|RxTIME uses code string 0100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|SENT_WT uses code string 1000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state.idle uses code string 000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state.wait_byte uses code string 011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state.uart uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state
    Info: Completed encoding using 17 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~30
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~29
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~28
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~27
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~26
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~25
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~24
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~23
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.dead_end uses code string 00000000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.len0 uses code string 00000000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.mtype_len1 uses code string 00000000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.ptype_seq0 uses code string 00000000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.dcmd_seq1 uses code string 00000000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.eof_wait uses code string 00000000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.ctrl_ok uses code string 00000000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.ctrl_err uses code string 00000000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.byte0 uses code string 00000000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.dpr_dat_wr uses code string 00000001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.byte1 uses code string 00000010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.byte2 uses code string 00000100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.byte3 uses code string 00001000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.data_ok uses code string 00010000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.data_err uses code string 00100000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.stf_wait uses code string 01000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state.protocol_error uses code string 10000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE uses code string 0000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT uses code string 0000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MAX_DUDT uses code string 0000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT uses code string 0001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START uses code string 0010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB uses code string 0100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|WT uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg
    Info: Completed encoding using 11 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXIDLE uses code string 00000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|DATA uses code string 00000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|EOF uses code string 00000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ERROR uses code string 00000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT uses code string 00000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTART uses code string 00000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP uses code string 00001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|SHFT0 uses code string 00010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|SHFT1 uses code string 00100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|STF uses code string 01000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|WT uses code string 10000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg
    Info: Completed encoding using 19 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~49
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~48
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~47
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~46
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~45
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~44
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~43
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~42
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~41
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~31
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_BUF uses code string 0000000000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT uses code string 0000000000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT uses code string 0000000000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DOM_REBOOT uses code string 0000000000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT uses code string 0000000000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON uses code string 0000000000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE uses code string 0000000000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT uses code string 0000000000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT uses code string 0000000000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DAT uses code string 0000000001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND uses code string 0000000010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT uses code string 0000000100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_ID uses code string 0000001000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE uses code string 0000010000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB uses code string 0000100000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB uses code string 0001000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE uses code string 0010000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT uses code string 0100000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET uses code string 1000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg1
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg1
    Info: Completed encoding using 1 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV12
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF uses code string 0
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON uses code string 1
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state.idle uses code string 00000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state.wait_byte uses code string 00011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state.uart uses code string 00101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state.do32zero uses code string 01001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state.wait_init uses code string 10001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg
    Info: Completed encoding using 30 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~59
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~58
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~57
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~56
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~55
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~54
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~53
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~52
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~51
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~50
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~49
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~48
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~47
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~46
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~45
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~44
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~43
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~42
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~41
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~40
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~39
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~38
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~37
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~36
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE uses code string 000000000000000000000000000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 uses code string 000000000000000000000000000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 uses code string 000000000000000000000000000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 uses code string 000000000000000000000000001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 uses code string 000000000000000000000000010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 uses code string 000000000000000000000000100001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 uses code string 000000000000000000000001000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 uses code string 000000000000000000000010000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 uses code string 000000000000000000000100000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT uses code string 000000000000000000001000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 uses code string 000000000000000000010000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF uses code string 000000000000000000100000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_SENT uses code string 000000000000000001000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT uses code string 000000000000000010000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|FRD_CHK uses code string 000000000000000100000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE uses code string 000000000000001000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD uses code string 000000000000010000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 uses code string 000000000000100000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 uses code string 000000000001000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 uses code string 000000000010000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC uses code string 000000000100000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 uses code string 000000001000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 uses code string 000000010000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF uses code string 000000100000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME uses code string 000001000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME uses code string 000010000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_FRD uses code string 000100000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H uses code string 001000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L uses code string 010000000000000000000000000001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 uses code string 100000000000000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg1
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg1
    Info: Completed encoding using 1 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV5
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_HDR uses code string 1
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY uses code string 0
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1
Info: Encoding result for state machine |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1
    Info: Completed encoding using 6 state bits
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~35
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~34
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~33
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~32
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~31
        Info: Encoded state bit dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~30
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXIDL uses code string 000000
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|CLK_OFF uses code string 000011
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|CLK_ON uses code string 000101
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT uses code string 001001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT uses code string 010001
    Info: State |simpletest|dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSLD uses code string 100001
Info: Selected Auto state machine encoding method for state machine |simpletest|fe_r2r:inst_fe_r2r|state
Info: Encoding result for state machine |simpletest|fe_r2r:inst_fe_r2r|state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~23
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~22
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~21
        Info: Encoded state bit fe_r2r:inst_fe_r2r|state~20
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.pup uses code string 0000
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.pdown uses code string 0011
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.nup uses code string 0101
    Info: State |simpletest|fe_r2r:inst_fe_r2r|state.ndown uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state
Info: Encoding result for state machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~26
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~25
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~24
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~23
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~22
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~21
        Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~20
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.idle uses code string 0000000
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_low uses code string 0000011
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_high_read uses code string 0000101
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_high uses code string 0001001
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done uses code string 0010001
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done_delay_1 uses code string 0100001
    Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done_delay_2 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state
Info: Encoding result for state machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~31
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~30
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~29
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~28
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~27
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~26
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~25
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~24
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~23
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~22
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~21
        Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~20
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.power_up_init1 uses code string 000000000000
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.digitize uses code string 000000000011
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.idle uses code string 000000000101
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.init_digitize uses code string 000000001001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.next_channel uses code string 000000010001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.atwdrecover uses code string 000000100001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.power_up_init2 uses code string 000001000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.readout uses code string 000010000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.readout_end uses code string 000100000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.restart_atwd uses code string 001000000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.settle uses code string 010000000001
    Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.wait_trig_compl uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state
Info: Encoding result for state machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state
    Info: Completed encoding using 7 state bits
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~26
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~25
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~24
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~23
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~22
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~21
        Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~20
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.idle uses code string 0000000
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_low uses code string 0000011
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_high_read uses code string 0000101
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_high uses code string 0001001
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done uses code string 0010001
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done_delay_1 uses code string 0100001
    Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done_delay_2 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state
Info: Encoding result for state machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state
    Info: Completed encoding using 12 state bits
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~31
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~30
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~29
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~28
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~27
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~26
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~25
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~24
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~23
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~22
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~21
        Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~20
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.power_up_init1 uses code string 000000000000
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.digitize uses code string 000000000011
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.idle uses code string 000000000101
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.init_digitize uses code string 000000001001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.next_channel uses code string 000000010001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.atwdrecover uses code string 000000100001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.power_up_init2 uses code string 000001000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.readout uses code string 000010000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.readout_end uses code string 000100000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.restart_atwd uses code string 001000000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.settle uses code string 010000000001
    Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.wait_trig_compl uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
Info: Encoding result for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~23
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~22
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~21
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_idle uses code string 0000
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_enable uses code string 0011
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_triggered uses code string 0101
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_reset uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
Info: Encoding result for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
    Info: Completed encoding using 4 state bits
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~23
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~22
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~21
        Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~20
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_idle uses code string 0000
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_enable uses code string 0011
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_triggered uses code string 0101
    Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_reset uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|coinc:inst_coinc|state
Info: Encoding result for state machine |simpletest|coinc:inst_coinc|state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit coinc:inst_coinc|state~22
        Info: Encoded state bit coinc:inst_coinc|state~21
        Info: Encoded state bit coinc:inst_coinc|state~20
    Info: State |simpletest|coinc:inst_coinc|state.idle uses code string 000
    Info: State |simpletest|coinc:inst_coinc|state.pos uses code string 011
    Info: State |simpletest|coinc:inst_coinc|state.neg uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|ahb_master:inst_ahb_master|master_state
Info: Encoding result for state machine |simpletest|ahb_master:inst_ahb_master|master_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit ahb_master:inst_ahb_master|master_state~22
        Info: Encoded state bit ahb_master:inst_ahb_master|master_state~21
        Info: Encoded state bit ahb_master:inst_ahb_master|master_state~20
    Info: State |simpletest|ahb_master:inst_ahb_master|master_state.address_phase uses code string 000
    Info: State |simpletest|ahb_master:inst_ahb_master|master_state.burst_phase uses code string 011
    Info: State |simpletest|ahb_master:inst_ahb_master|master_state.error_phase uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|ahb_slave:ahb_slave_inst|slave_state
Info: Encoding result for state machine |simpletest|ahb_slave:ahb_slave_inst|slave_state
    Info: Completed encoding using 5 state bits
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~24
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~23
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~22
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~21
        Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~20
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.address_phase uses code string 00000
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.data_phase uses code string 00011
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.burst_phase uses code string 00101
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.error_phase uses code string 01001
    Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.read_wait uses code string 10001
Info: Selected Auto state machine encoding method for state machine |simpletest|ROC:inst_ROC|RST_state
Info: Encoding result for state machine |simpletest|ROC:inst_ROC|RST_state
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit ROC:inst_ROC|RST_state~12
        Info: Encoded state bit ROC:inst_ROC|RST_state~11
        Info: Encoded state bit ROC:inst_ROC|RST_state~10
    Info: State |simpletest|ROC:inst_ROC|RST_state.rst0 uses code string 000
    Info: State |simpletest|ROC:inst_ROC|RST_state.rst1 uses code string 011
    Info: State |simpletest|ROC:inst_ROC|RST_state.run uses code string 101
Info: Ignored 270 buffer(s)
    Info: Ignored 270 SOFT buffer(s)
Warning: Converted TRI buffer to OR gate or removed OPNDRN
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[0] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[1] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[2] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[3] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[4] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[5] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[6] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[7] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[8] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[9] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[10] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[11] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[12] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[13] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[14] that feeds logic to an OR gate
    Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[15] that feeds logic to an OR gate
Warning: Reduced register ahb_master:inst_ahb_master|master_state~21 with stuck data_in port to stuck value GND
Warning: Reduced register ahb_master:inst_ahb_master|slavehwrite~reg0 with stuck data_in port to stuck value GND
Warning: Reduced register ahb_master:inst_ahb_master|slavehtrans[0]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register atwd:atwd1|atwd_control:inst_atwd_control|state~20 merged to single register atwd:atwd0|atwd_control:inst_atwd_control|state~20
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~32 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~39 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[16] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[29] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[28] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[27] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[26] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[25] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[24] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[15] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[23] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[22] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[21] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[20] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[19] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[18] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[17] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[2] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[14] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[3] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[4] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[5] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[6] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[7] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[13] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[12] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[8] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[9] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[10] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[11] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[30] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register ahb_master:inst_ahb_master|haddr[31] merged to single register ahb_master:inst_ahb_master|haddr[0]
    Info: Duplicate register atwd:atwd1|atwd_control:inst_atwd_control|state~26 merged to single register atwd:atwd0|atwd_control:inst_atwd_control|state~26
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~35 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~44 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~42 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV12 merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|com_avail~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~35 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txshld~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~38 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|id_shr_ld~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~46
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_ct_inc~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~50
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~56
    Info: Duplicate register atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~20 merged to single register atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_sload~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~36
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~49 merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COMM_RESET~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~34 merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|reboot_gnt~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~40 merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_data~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_tcal~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~48
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_id~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~43
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_prec~reg merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~37
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~47 merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~30 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg, power-up level changed
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~32 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena~reg
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~30 merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txidle~reg, power-up level changed
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|rx_time_lat~reg merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~34
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|id_shr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~47
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|rxtime_shr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~52
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_init~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~53
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|txtime_shr~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~59
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg merged to single register dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~39
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~30 merged to single register dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg, power-up level changed
Warning: Reduced register ahb_master:inst_ahb_master|haddr[0] with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~31 merged to single register dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|buf_res~reg, power-up level changed
Warning: TRI or OPNDRN buffers permanently disabled
    Warning: Node i624
Warning: Output pins are stuck at VCC or GND
    Warning: Pin FPGA_LOADED stuck at GND
    Warning: Pin COM_TX_SLEEP stuck at GND
    Warning: Pin HDV_RxENA stuck at GND
    Warning: Pin HDV_TxENA stuck at GND
    Warning: Pin HDV_IN stuck at GND
    Warning: Pin FLASH_AD_STBY stuck at GND
    Warning: Pin ATWD0VDD_SUP stuck at VCC
    Warning: Pin ATWD1VDD_SUP stuck at VCC
    Warning: Pin PDL_FPGA_D[7] stuck at GND
    Warning: Pin PDL_FPGA_D[5] stuck at GND
    Warning: Pin PDL_FPGA_D[4] stuck at VCC
    Warning: Pin PDL_FPGA_D[3] stuck at GND
    Warning: Pin PDL_FPGA_D[2] stuck at VCC
    Warning: Pin PDL_FPGA_D[1] stuck at GND
    Warning: Pin PDL_FPGA_D[0] stuck at VCC
    Warning: Pin PGM[15] stuck at VCC
    Warning: Pin PGM[14] stuck at GND
    Warning: Pin PGM[13] stuck at GND
    Warning: Pin PGM[12] stuck at VCC
    Warning: Pin PGM[9] stuck at GND
    Warning: Pin PGM[8] stuck at GND
Warning: CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|$00012 is fed by non-combinatorial logic
Warning: Primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg of type DFFE cannot feed CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|$00012 because the primitive already contains fan-out to one or more CASCADE primitives
Warning: CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|$00012 is fed by non-combinatorial logic
Warning: Primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg of type DFFE cannot feed CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|$00012 because the primitive already contains fan-out to one or more CASCADE primitives
Warning: CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|$00012 is fed by non-combinatorial logic
Warning: Primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg of type DFFE cannot feed CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|$00012 because the primitive already contains fan-out to one or more CASCADE primitives
Warning: CASCADE primitive dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012 is fed by non-combinatorial logic
Info: Converted 46 single input CARRY primitives to CARRY_SUM primitives
Info: Found the following redundant logic cells in design
    Info: Logic cell stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
    Info: Logic cell stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
    Info: Logic cell dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning: No output dependent on input pin CLK3p
    Warning: No output dependent on input pin CLK4p
    Warning: No output dependent on input pin COM_AD_OTR
    Warning: No output dependent on input pin HDV_Rx
    Warning: No output dependent on input pin FLASH_NCO
Info: Implemented 4873 device resources after synthesis - the final resource count might be different
    Info: Implemented 69 input pins
    Info: Implemented 159 output pins
    Info: Implemented 55 bidirectional pins
    Info: Implemented 4511 logic cells
    Info: Implemented 74 RAM segments
    Info: Implemented 2 ClockLock PLLs
    Info: Implemented 2 dual-port RAM elements in Excalibur device
    Info: Implemented 1 microprocessor core elements in Excalibur device
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 153 warnings
    Info: Processing ended: Mon Jun 21 09:38:01 2004
    Info: Elapsed time: 00:01:52
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2004 Altera Corporation. All rights reserved.
    Info: Quartus is a registered trademark of Altera Corporation in the 
    Info: US and other countries.  Portions of the Quartus II software   
    Info: code, and other portions of the code included in this download 
    Info: or on this CD, are licensed to Altera Corporation and are the  
    Info: copyrighted property of third parties who may include, without 
    Info: limitation, Sun Microsystems, The Regents of the University of 
    Info: California, Softel vdm., and Verific Design Automation Inc. 
    Info: Warning:  This computer program is protected by copyright law  
    Info: and international treaties. Unauthorized reproduction or       
    Info: distribution of this program, or any portion of it, may result 
    Info: in severe civil and criminal penalties, and will be prosecuted 
    Info: to the maximum extent possible under the law.
    Info: Processing started: Mon Jun 21 09:38:04 2004
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off simpletest -c simpletest
Info: Selected device EPXA4F672I2 for design simpletest
Info: Implementing parameter values for PLL pll4x:inst_pll4x|altclklock:altclklock_component|pll
    Info: Clock multiplication of 4 and clock division of 1 are implemented for port CLOCK1
    Info: Implementing value for PHASE_SHIFT = 0 ps
Info: Implementing parameter values for PLL pll2x:inst_pll2x|altclklock:altclklock_component|pll
    Info: Clock multiplication of 1 and clock division of 1 are implemented for port CLOCK0
    Info: Clock multiplication of 2 and clock division of 1 are implemented for port CLOCK1
    Info: Implementing value for PHASE_SHIFT = 0 ps
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Promoted cell pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 to global signal 
Info: Promoted cell pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 to global signal 
Info: Promoted cell pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 to global signal 
Info: Promoted cell CLK1p to global signal automatically
Info: Promoted cell dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 to global signal automatically
Info: Promoted cell ROC:inst_ROC|RST~reg0 to global signal automatically
Info: Promoted cell OneSPE to global signal automatically
Info: Promoted cell MultiSPE to global signal automatically
Critical Warning: Ignored Power-Up Level option on the following nodes -- nodes are set to power up low
    Critical Warning: I/O cell dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|buf_res~reg will power-up low
Info: Started fitting attempt 1 on Mon Jun 21 2004 at 09:38:21
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time = 14 seconds
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Design requires the following device routing resources:
    Info: Overall column FastTrack interconnect = 11%
    Info: Overall row FastTrack interconnect = 16%
    Info: Maximum column FastTrack interconnect = 31%
    Info: Maximum row FastTrack interconnect = 51%
Info: Estimated most critical path is register to pin delay of 2.396 ns
    Info: 1: + IC(0.000 ns) + CELL(0.564 ns) = 0.564 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig'
    Info: 2: + IC(0.000 ns) + CELL(1.832 ns) = 2.396 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'ATWDTrigger_1'
    Info: Total cell delay = 2.396 ns ( 100.00 % )
Info: Fitter placement operations ending: elapsed time = 728 seconds
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time = 93 seconds
Info: Quartus II Fitter was successful. 0 errors, 2 warnings
    Info: Processing ended: Mon Jun 21 09:52:40 2004
    Info: Elapsed time: 00:14:36
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2004 Altera Corporation. All rights reserved.
    Info: Quartus is a registered trademark of Altera Corporation in the 
    Info: US and other countries.  Portions of the Quartus II software   
    Info: code, and other portions of the code included in this download 
    Info: or on this CD, are licensed to Altera Corporation and are the  
    Info: copyrighted property of third parties who may include, without 
    Info: limitation, Sun Microsystems, The Regents of the University of 
    Info: California, Softel vdm., and Verific Design Automation Inc. 
    Info: Warning:  This computer program is protected by copyright law  
    Info: and international treaties. Unauthorized reproduction or       
    Info: distribution of this program, or any portion of it, may result 
    Info: in severe civil and criminal penalties, and will be prosecuted 
    Info: to the maximum extent possible under the law.
    Info: Processing started: Mon Jun 21 09:52:46 2004
Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off simpletest -c simpletest
Warning: Data in Simulator initialization files holds embedded processor core in reset because Hexadecimal (Intel-Format) File(s) do not contain initialization data for entry point 0x0 or entry point is in memory external to Excalibur embedded processor stripe
Warning: Data in passive programming files holds embedded processor core in reset because Hexadecimal (Intel-Format) Files do not contain initialization data for entry point 0x0
Warning: Data in passive programming files holds embedded processor core in reset because Hexadecimal (Intel-Format) Files do not contain initialization data for entry point 0x0
Info: Quartus II Assembler was successful. 0 errors, 3 warnings
    Info: Processing ended: Mon Jun 21 09:52:52 2004
    Info: Elapsed time: 00:00:05
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2004 Altera Corporation. All rights reserved.
    Info: Quartus is a registered trademark of Altera Corporation in the 
    Info: US and other countries.  Portions of the Quartus II software   
    Info: code, and other portions of the code included in this download 
    Info: or on this CD, are licensed to Altera Corporation and are the  
    Info: copyrighted property of third parties who may include, without 
    Info: limitation, Sun Microsystems, The Regents of the University of 
    Info: California, Softel vdm., and Verific Design Automation Inc. 
    Info: Warning:  This computer program is protected by copyright law  
    Info: and international treaties. Unauthorized reproduction or       
    Info: distribution of this program, or any portion of it, may result 
    Info: in severe civil and criminal penalties, and will be prosecuted 
    Info: to the maximum extent possible under the law.
    Info: Processing started: Mon Jun 21 09:52:53 2004
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off simpletest -c simpletest
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node OneSPE is an undefined clock
    Info: Assuming node MultiSPE is an undefined clock
    Info: Assuming node COINC_DOWN_A is an undefined clock
    Info: Assuming node COINC_DOWN_ABAR is an undefined clock
    Info: Assuming node COINC_DOWN_B is an undefined clock
    Info: Assuming node COINC_DOWN_BBAR is an undefined clock
    Info: Assuming node COINC_UP_A is an undefined clock
    Info: Assuming node COINC_UP_ABAR is an undefined clock
    Info: Assuming node COINC_UP_B is an undefined clock
    Info: Assuming node COINC_UP_BBAR is an undefined clock
Warning: Clock Setting CLK1p is unassigned
Warning: Clock Setting CLK4p is unassigned
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.381 ns for clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 between source register stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SLAVEHREADYO0 and destination register master_data_source:inst_master_data_source|wdata[31]~reg0
    Info: Fmax is 34.2 MHz (period= 29.238 ns)
    Info: + Largest register to register requirement is 25.611 ns
        Info: + Setup relationship between source and destination is 25.000 ns
            Info: + Latch edge is 21.824 ns
                Info: Clock period of Destination clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 is 50.000 ns with , Inverted offset of 21.824 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.176 ns
                Info: Clock period of Source clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 is 50.000 ns with  offset of -3.176 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.772 ns
            Info: + Shortest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 to destination register is 1.710 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2095; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock0'
                Info: 2: + IC(1.710 ns) + CELL(0.000 ns) = 1.710 ns; Loc. = LC8_14_L2; Fanout = 1; REG Node = 'master_data_source:inst_master_data_source|wdata[31]~reg0'
                Info: Total interconnect delay = 1.710 ns ( 100.00 % )
            Info: - Longest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 to source register is 0.938 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2095; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock0'
                Info: 2: + IC(0.938 ns) + CELL(0.000 ns) = 0.938 ns; Loc. = UPCORE; Fanout = 3; REG Node = 'stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SLAVEHREADYO0'
                Info: Total interconnect delay = 0.938 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is 0.161 ns
    Info: - Longest register to register delay is 15.230 ns
        Info: 1: + IC(0.000 ns) + CELL(3.855 ns) = 3.855 ns; Loc. = UPCORE; Fanout = 3; REG Node = 'stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SLAVEHREADYO0'
        Info: 2: + IC(3.588 ns) + CELL(0.685 ns) = 8.128 ns; Loc. = LC5_7_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~131COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.133 ns) = 8.261 ns; Loc. = LC6_7_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~132COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.133 ns) = 8.394 ns; Loc. = LC7_7_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~133COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.133 ns) = 8.527 ns; Loc. = LC8_7_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~134COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.133 ns) = 8.660 ns; Loc. = LC9_7_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~135COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.133 ns) = 8.793 ns; Loc. = LC10_7_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~136COUT'
        Info: 8: + IC(0.496 ns) + CELL(0.133 ns) = 9.422 ns; Loc. = LC1_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~137COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.133 ns) = 9.555 ns; Loc. = LC2_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~138COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.133 ns) = 9.688 ns; Loc. = LC3_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~139COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.133 ns) = 9.821 ns; Loc. = LC4_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~140COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.133 ns) = 9.954 ns; Loc. = LC5_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~141COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.133 ns) = 10.087 ns; Loc. = LC6_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~142COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.133 ns) = 10.220 ns; Loc. = LC7_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~143COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.133 ns) = 10.353 ns; Loc. = LC8_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~144COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.133 ns) = 10.486 ns; Loc. = LC9_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~145COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.133 ns) = 10.619 ns; Loc. = LC10_9_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~146COUT'
        Info: 18: + IC(0.496 ns) + CELL(0.133 ns) = 11.248 ns; Loc. = LC1_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~147COUT'
        Info: 19: + IC(0.000 ns) + CELL(0.133 ns) = 11.381 ns; Loc. = LC2_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~148COUT'
        Info: 20: + IC(0.000 ns) + CELL(0.133 ns) = 11.514 ns; Loc. = LC3_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~149COUT'
        Info: 21: + IC(0.000 ns) + CELL(0.133 ns) = 11.647 ns; Loc. = LC4_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~150COUT'
        Info: 22: + IC(0.000 ns) + CELL(0.133 ns) = 11.780 ns; Loc. = LC5_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~151COUT'
        Info: 23: + IC(0.000 ns) + CELL(0.133 ns) = 11.913 ns; Loc. = LC6_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~152COUT'
        Info: 24: + IC(0.000 ns) + CELL(0.133 ns) = 12.046 ns; Loc. = LC7_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~153COUT'
        Info: 25: + IC(0.000 ns) + CELL(0.133 ns) = 12.179 ns; Loc. = LC8_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~154COUT'
        Info: 26: + IC(0.000 ns) + CELL(0.133 ns) = 12.312 ns; Loc. = LC9_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~155COUT'
        Info: 27: + IC(0.000 ns) + CELL(0.133 ns) = 12.445 ns; Loc. = LC10_11_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~156COUT'
        Info: 28: + IC(0.496 ns) + CELL(0.133 ns) = 13.074 ns; Loc. = LC1_13_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~157COUT'
        Info: 29: + IC(0.000 ns) + CELL(0.133 ns) = 13.207 ns; Loc. = LC2_13_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~158COUT'
        Info: 30: + IC(0.000 ns) + CELL(0.133 ns) = 13.340 ns; Loc. = LC3_13_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~159COUT'
        Info: 31: + IC(0.000 ns) + CELL(0.133 ns) = 13.473 ns; Loc. = LC4_13_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~160COUT'
        Info: 32: + IC(0.000 ns) + CELL(0.133 ns) = 13.606 ns; Loc. = LC5_13_L2; Fanout = 1; COMB Node = 'master_data_source:inst_master_data_source|i~161COUT'
        Info: 33: + IC(0.000 ns) + CELL(0.800 ns) = 14.406 ns; Loc. = LC6_13_L2; Fanout = 2; COMB Node = 'master_data_source:inst_master_data_source|i~162'
        Info: 34: + IC(0.242 ns) + CELL(0.582 ns) = 15.230 ns; Loc. = LC8_14_L2; Fanout = 1; REG Node = 'master_data_source:inst_master_data_source|wdata[31]~reg0'
        Info: Total cell delay = 9.912 ns ( 65.08 % )
        Info: Total interconnect delay = 5.318 ns ( 34.92 % )
Info: Slack time is 10.887 ns for clock pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 between source register lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] and destination register lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]
    Info: Fmax is restricted to 349.9 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 11.997 ns
        Info: + Setup relationship between source and destination is 12.500 ns
            Info: + Latch edge is 9.324 ns
                Info: Clock period of Destination clock pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 is 12.500 ns with  offset of -3.176 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.176 ns
                Info: Clock period of Source clock pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 is 12.500 ns with  offset of -3.176 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 to destination register is 1.714 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 5; CLK Node = 'pll4x:inst_pll4x|altclklock:altclklock_component|outclock1'
                Info: 2: + IC(1.714 ns) + CELL(0.000 ns) = 1.714 ns; Loc. = LC1_1_R1; Fanout = 4; REG Node = 'lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]'
                Info: Total interconnect delay = 1.714 ns ( 100.00 % )
            Info: - Longest clock path from clock pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 to source register is 1.714 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 5; CLK Node = 'pll4x:inst_pll4x|altclklock:altclklock_component|outclock1'
                Info: 2: + IC(1.714 ns) + CELL(0.000 ns) = 1.714 ns; Loc. = LC1_1_R1; Fanout = 4; REG Node = 'lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]'
                Info: Total interconnect delay = 1.714 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 0.342 ns
        Info: - Micro setup delay of destination is 0.161 ns
    Info: - Longest register to register delay is 1.110 ns
        Info: 1: + IC(0.000 ns) + CELL(0.165 ns) = 0.165 ns; Loc. = LC1_1_R1; Fanout = 4; REG Node = 'lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.945 ns) = 1.110 ns; Loc. = LC1_1_R1; Fanout = 4; REG Node = 'lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0]'
        Info: Total cell delay = 1.110 ns ( 100.00 % )
Info: Slack time is 5.573 ns for clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 between source register slaveregister:slaveregister_inst|command_4_local[0] and destination register atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]
    Info: + Largest register to register requirement is 11.997 ns
        Info: + Setup relationship between source and destination is 12.500 ns
            Info: + Latch edge is 9.324 ns
                Info: Clock period of Destination clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 is 25.000 ns with , Inverted offset of 9.324 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.176 ns
                Info: Clock period of Source clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 is 50.000 ns with  offset of -3.176 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 to destination register is 1.712 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1480; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock1'
                Info: 2: + IC(1.712 ns) + CELL(0.000 ns) = 1.712 ns; Loc. = LC7_13_Q1; Fanout = 1; REG Node = 'atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]'
                Info: Total interconnect delay = 1.712 ns ( 100.00 % )
            Info: - Longest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 to source register is 1.712 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2095; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock0'
                Info: 2: + IC(1.712 ns) + CELL(0.000 ns) = 1.712 ns; Loc. = LC10_15_Q1; Fanout = 7; REG Node = 'slaveregister:slaveregister_inst|command_4_local[0]'
                Info: Total interconnect delay = 1.712 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 0.342 ns
        Info: - Micro setup delay of destination is 0.161 ns
    Info: - Longest register to register delay is 6.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.165 ns) = 0.165 ns; Loc. = LC10_15_Q1; Fanout = 7; REG Node = 'slaveregister:slaveregister_inst|command_4_local[0]'
        Info: 2: + IC(1.030 ns) + CELL(0.815 ns) = 2.010 ns; Loc. = LC8_14_Q1; Fanout = 1; COMB Node = 'LED2ATWDdelay:LED2ATWDdelay_inst|i~9'
        Info: 3: + IC(0.272 ns) + CELL(0.366 ns) = 2.648 ns; Loc. = LC2_14_Q1; Fanout = 1; COMB Node = 'LED2ATWDdelay:LED2ATWDdelay_inst|i~10'
        Info: 4: + IC(0.248 ns) + CELL(0.897 ns) = 3.793 ns; Loc. = LC8_13_Q1; Fanout = 1; COMB Node = 'LED2ATWDdelay:LED2ATWDdelay_inst|i~7'
        Info: 5: + IC(0.260 ns) + CELL(0.366 ns) = 4.419 ns; Loc. = LC3_13_Q1; Fanout = 2; COMB Node = 'LED2ATWDdelay:LED2ATWDdelay_inst|i~8'
        Info: 6: + IC(0.263 ns) + CELL(0.815 ns) = 5.497 ns; Loc. = LC9_13_Q1; Fanout = 2; COMB Node = 'atwd:atwd0|atwd_trigger:inst_atwd_trigger|i94~8'
        Info: 7: + IC(0.251 ns) + CELL(0.676 ns) = 6.424 ns; Loc. = LC7_13_Q1; Fanout = 1; REG Node = 'atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1]'
        Info: Total cell delay = 4.100 ns ( 63.82 % )
        Info: Total interconnect delay = 2.324 ns ( 36.18 % )
Info: No valid register-to-register paths exist for clock CLK2p
Info: No valid register-to-register paths exist for clock CLK1p
Info: No valid register-to-register paths exist for clock OneSPE
Info: No valid register-to-register paths exist for clock MultiSPE
Info: No valid register-to-register paths exist for clock COINC_DOWN_A
Info: No valid register-to-register paths exist for clock COINC_DOWN_ABAR
Info: No valid register-to-register paths exist for clock COINC_DOWN_B
Info: No valid register-to-register paths exist for clock COINC_DOWN_BBAR
Info: No valid register-to-register paths exist for clock COINC_UP_A
Info: No valid register-to-register paths exist for clock COINC_UP_ABAR
Info: No valid register-to-register paths exist for clock COINC_UP_B
Info: No valid register-to-register paths exist for clock COINC_UP_BBAR
Warning: Can't achieve timing requirement tsu along 1 path(s). See Report window for details.
Info: Slack time is -2.579 ns for clock CLK2p between source pin OneSPE and destination register hit_counter:inst_hit_counter|OneSPE0
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 3.579 ns
        Info: + Longest pin to register delay is 3.757 ns
            Info: 1: + IC(0.000 ns) + CELL(1.874 ns) = 1.874 ns; Loc. = Pin_AF15; Fanout = 5; CLK Node = 'OneSPE'
            Info: 2: + IC(1.762 ns) + CELL(0.121 ns) = 3.757 ns; Loc. = LC7_1_I4; Fanout = 1; REG Node = 'hit_counter:inst_hit_counter|OneSPE0'
            Info: Total cell delay = 1.995 ns ( 53.10 % )
            Info: Total interconnect delay = 1.762 ns ( 46.90 % )
        Info: - Offset between input clock CLK2p and output clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 is -1.377 ns
        Info: + Micro setup delay of destination is 0.161 ns
        Info: - Shortest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 to destination register is 1.716 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 2095; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock0'
            Info: 2: + IC(1.716 ns) + CELL(0.000 ns) = 1.716 ns; Loc. = LC7_1_I4; Fanout = 1; REG Node = 'hit_counter:inst_hit_counter|OneSPE0'
            Info: Total interconnect delay = 1.716 ns ( 100.00 % )
Warning: Can't achieve timing requirement tco along 2 path(s). See Report window for details.
Info: Slack time is -1.738 ns for clock CLK2p between source register atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig and destination pin ATWDTrigger_1
    Info: + tco requirement for source register and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 2.738 ns
        Info: + Offset between input clock CLK2p and output clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 is -1.377 ns
        Info: + Longest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 to source register is 1.377 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1480; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock1'
            Info: 2: + IC(0.834 ns) + CELL(0.543 ns) = 1.377 ns; Loc. = IOC_AD7; Fanout = 8; REG Node = 'atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig'
            Info: Total cell delay = 0.543 ns ( 39.43 % )
            Info: Total interconnect delay = 0.834 ns ( 60.57 % )
        Info: + Micro clock to output delay of source is 0.342 ns
        Info: + Longest register to pin delay is 2.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.564 ns) = 0.564 ns; Loc. = IOC_AD7; Fanout = 8; REG Node = 'atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig'
            Info: 2: + IC(0.000 ns) + CELL(1.832 ns) = 2.396 ns; Loc. = Pin_AD7; Fanout = 0; PIN Node = 'ATWDTrigger_1'
            Info: Total cell delay = 2.396 ns ( 100.00 % )
Info: th for register atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 (data pin = TriggerComplete_0, clock pin = CLK2p) is -7.078 ns
    Info: + Offset between input clock CLK2p and output clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 is -1.377 ns
    Info: + Longest clock path from clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 to destination register is 1.722 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1480; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock1'
        Info: 2: + IC(1.722 ns) + CELL(0.000 ns) = 1.722 ns; Loc. = LC3_9_V3; Fanout = 1; REG Node = 'atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0'
        Info: Total interconnect delay = 1.722 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.318 ns
    Info: - Shortest pin to register delay is 7.741 ns
        Info: 1: + IC(0.000 ns) + CELL(2.247 ns) = 2.247 ns; Loc. = Pin_AA14; Fanout = 1; PIN Node = 'TriggerComplete_0'
        Info: 2: + IC(5.373 ns) + CELL(0.121 ns) = 7.741 ns; Loc. = LC3_9_V3; Fanout = 1; REG Node = 'atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0'
        Info: Total cell delay = 2.368 ns ( 30.59 % )
        Info: Total interconnect delay = 5.373 ns ( 69.41 % )
Info: Minimum tco from clock CLK2p to destination pin CLKLK_OUT2p through clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 is 1.189 ns
    Info: + Offset between input clock CLK2p and output clock pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 is -1.377 ns
    Info: + Shortest clock to pin delay is 2.566 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1480; CLK Node = 'pll2x:inst_pll2x|altclklock:altclklock_component|outclock1'
        Info: 2: + IC(0.000 ns) + CELL(2.566 ns) = 2.566 ns; Loc. = Pin_M4; Fanout = 0; PIN Node = 'CLKLK_OUT2p'
        Info: Total cell delay = 2.566 ns ( 100.00 % )
Critical Warning: Timing requirements were not met. See Report window for details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Processing ended: Mon Jun 21 09:53:05 2004
    Info: Elapsed time: 00:00:11
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2004 Altera Corporation. All rights reserved.
    Info: Quartus is a registered trademark of Altera Corporation in the 
    Info: US and other countries.  Portions of the Quartus II software   
    Info: code, and other portions of the code included in this download 
    Info: or on this CD, are licensed to Altera Corporation and are the  
    Info: copyrighted property of third parties who may include, without 
    Info: limitation, Sun Microsystems, The Regents of the University of 
    Info: California, Softel vdm., and Verific Design Automation Inc. 
    Info: Warning:  This computer program is protected by copyright law  
    Info: and international treaties. Unauthorized reproduction or       
    Info: distribution of this program, or any portion of it, may result 
    Info: in severe civil and criminal penalties, and will be prosecuted 
    Info: to the maximum extent possible under the law.
    Info: Processing started: Mon Jun 21 09:53:08 2004
Info: Command: quartus_eda --import_settings_files=off --export_settings_files=off simpletest -c simpletest
Info: Generated file simpletest.vo in folder c:/work_lbnl/IceCubeCVS/dom-fpga/stf/ComEPXA4DPM/simulation/modelsim/ for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Processing ended: Mon Jun 21 09:53:15 2004
    Info: Elapsed time: 00:00:07
