{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649611535366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649611535372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 22:55:35 2022 " "Processing started: Sun Apr 10 22:55:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649611535372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611535372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611535372 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649611535759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649611535759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "instr_mem.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "processor.v(88) " "Verilog HDL information at processor.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649611545129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649611545143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545143 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649611545169 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ex_ma_imm processor.v(26) " "Verilog HDL or VHDL warning at processor.v(26): object \"ex_ma_imm\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649611545171 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc_out processor.v(4) " "Output port \"pc_out\" at processor.v(4) has no driver" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649611545171 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_result processor.v(4) " "Output port \"alu_result\" at processor.v(4) has no driver" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649611545171 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem instr_mem:instruction_mem " "Elaborating entity \"instr_mem\" for hierarchy \"instr_mem:instruction_mem\"" {  } { { "processor.v" "instruction_mem" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545172 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_mem.v(6) " "Net \"rom.data_a\" at instr_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649611545173 "|processor|instr_mem:instruction_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_mem.v(6) " "Net \"rom.waddr_a\" at instr_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649611545173 "|processor|instr_mem:instruction_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_mem.v(6) " "Net \"rom.we_a\" at instr_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "instr_mem.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/instr_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649611545173 "|processor|instr_mem:instruction_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "processor.v" "control_unit" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545174 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(43) " "Verilog HDL Always Construct warning at control.v(43): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(44) " "Verilog HDL Always Construct warning at control.v(44): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(45) " "Verilog HDL Always Construct warning at control.v(45): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(59) " "Verilog HDL Always Construct warning at control.v(59): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(60) " "Verilog HDL Always Construct warning at control.v(60): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(61) " "Verilog HDL Always Construct warning at control.v(61): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(75) " "Verilog HDL Always Construct warning at control.v(75): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(76) " "Verilog HDL Always Construct warning at control.v(76): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(77) " "Verilog HDL Always Construct warning at control.v(77): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(91) " "Verilog HDL Always Construct warning at control.v(91): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(92) " "Verilog HDL Always Construct warning at control.v(92): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(93) " "Verilog HDL Always Construct warning at control.v(93): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(107) " "Verilog HDL Always Construct warning at control.v(107): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(108) " "Verilog HDL Always Construct warning at control.v(108): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(109) " "Verilog HDL Always Construct warning at control.v(109): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(123) " "Verilog HDL Always Construct warning at control.v(123): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(124) " "Verilog HDL Always Construct warning at control.v(124): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(125) " "Verilog HDL Always Construct warning at control.v(125): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545175 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(139) " "Verilog HDL Always Construct warning at control.v(139): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(140) " "Verilog HDL Always Construct warning at control.v(140): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(141) " "Verilog HDL Always Construct warning at control.v(141): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(155) " "Verilog HDL Always Construct warning at control.v(155): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(156) " "Verilog HDL Always Construct warning at control.v(156): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rc control.v(157) " "Verilog HDL Always Construct warning at control.v(157): variable \"rc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(171) " "Verilog HDL Always Construct warning at control.v(171): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(172) " "Verilog HDL Always Construct warning at control.v(172): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(173) " "Verilog HDL Always Construct warning at control.v(173): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(187) " "Verilog HDL Always Construct warning at control.v(187): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(188) " "Verilog HDL Always Construct warning at control.v(188): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(189) " "Verilog HDL Always Construct warning at control.v(189): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(203) " "Verilog HDL Always Construct warning at control.v(203): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(204) " "Verilog HDL Always Construct warning at control.v(204): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(205) " "Verilog HDL Always Construct warning at control.v(205): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(235) " "Verilog HDL Always Construct warning at control.v(235): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(236) " "Verilog HDL Always Construct warning at control.v(236): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 236 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(237) " "Verilog HDL Always Construct warning at control.v(237): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545176 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(250) " "Verilog HDL Always Construct warning at control.v(250): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(251) " "Verilog HDL Always Construct warning at control.v(251): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(252) " "Verilog HDL Always Construct warning at control.v(252): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(265) " "Verilog HDL Always Construct warning at control.v(265): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(266) " "Verilog HDL Always Construct warning at control.v(266): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(267) " "Verilog HDL Always Construct warning at control.v(267): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(280) " "Verilog HDL Always Construct warning at control.v(280): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(281) " "Verilog HDL Always Construct warning at control.v(281): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(282) " "Verilog HDL Always Construct warning at control.v(282): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(303) " "Verilog HDL Always Construct warning at control.v(303): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb control.v(304) " "Verilog HDL Always Construct warning at control.v(304): variable \"rb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(305) " "Verilog HDL Always Construct warning at control.v(305): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(328) " "Verilog HDL Always Construct warning at control.v(328): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(330) " "Verilog HDL Always Construct warning at control.v(330): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(344) " "Verilog HDL Always Construct warning at control.v(344): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 344 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ra control.v(346) " "Verilog HDL Always Construct warning at control.v(346): variable \"ra\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649611545177 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ex_pass control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"ex_pass\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545178 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sa control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"sa\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545178 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sb control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"sb\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545178 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dest control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"dest\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545178 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"imm\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545178 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545178 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545179 "|processor|control:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start control.v(33) " "Verilog HDL Always Construct warning at control.v(33): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545179 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start control.v(33) " "Inferred latch for \"start\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545179 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control.v(33) " "Inferred latch for \"branch\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545179 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[0\] control.v(33) " "Inferred latch for \"jump\[0\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545179 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump\[1\] control.v(33) " "Inferred latch for \"jump\[1\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[0\] control.v(33) " "Inferred latch for \"imm\[0\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm\[1\] control.v(33) " "Inferred latch for \"imm\[1\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] control.v(33) " "Inferred latch for \"dest\[0\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] control.v(33) " "Inferred latch for \"dest\[1\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] control.v(33) " "Inferred latch for \"dest\[2\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sb\[0\] control.v(33) " "Inferred latch for \"sb\[0\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sb\[1\] control.v(33) " "Inferred latch for \"sb\[1\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sb\[2\] control.v(33) " "Inferred latch for \"sb\[2\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sa\[0\] control.v(33) " "Inferred latch for \"sa\[0\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sa\[1\] control.v(33) " "Inferred latch for \"sa\[1\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sa\[2\] control.v(33) " "Inferred latch for \"sa\[2\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_pass\[0\] control.v(33) " "Inferred latch for \"ex_pass\[0\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ex_pass\[1\] control.v(33) " "Inferred latch for \"ex_pass\[1\]\" at control.v(33)" {  } { { "control.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/control.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545180 "|processor|control:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:immediate_data_mux " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:immediate_data_mux\"" {  } { { "processor.v" "immediate_data_mux" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "processor.v" "register" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "processor.v" "alu_unit" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545208 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545209 "|processor|alu:alu_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649611545209 "|processor|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.v(54) " "Inferred latch for \"carry\" at alu.v(54)" {  } { { "alu.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545209 "|processor|alu:alu_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.v(50) " "Inferred latch for \"zero\" at alu.v(50)" {  } { { "alu.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/alu.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545209 "|processor|alu:alu_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:branch_mux " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:branch_mux\"" {  } { { "processor.v" "branch_mux" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem_unit " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem_unit\"" {  } { { "processor.v" "data_mem_unit" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545216 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649611545485 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[2\] GND " "Pin \"pc_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[3\] GND " "Pin \"pc_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[4\] GND " "Pin \"pc_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[5\] GND " "Pin \"pc_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[6\] GND " "Pin \"pc_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[7\] GND " "Pin \"pc_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[8\] GND " "Pin \"pc_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[9\] GND " "Pin \"pc_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[10\] GND " "Pin \"pc_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[11\] GND " "Pin \"pc_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[12\] GND " "Pin \"pc_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[13\] GND " "Pin \"pc_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[14\] GND " "Pin \"pc_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[15\] GND " "Pin \"pc_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|pc_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[0\] GND " "Pin \"alu_result\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[1\] GND " "Pin \"alu_result\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[2\] GND " "Pin \"alu_result\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[3\] GND " "Pin \"alu_result\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[4\] GND " "Pin \"alu_result\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[5\] GND " "Pin \"alu_result\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[6\] GND " "Pin \"alu_result\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[7\] GND " "Pin \"alu_result\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[8\] GND " "Pin \"alu_result\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[9\] GND " "Pin \"alu_result\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[10\] GND " "Pin \"alu_result\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[11\] GND " "Pin \"alu_result\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[12\] GND " "Pin \"alu_result\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[13\] GND " "Pin \"alu_result\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[14\] GND " "Pin \"alu_result\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_result\[15\] GND " "Pin \"alu_result\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649611545499 "|processor|alu_result[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649611545499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/output_files/processor.map.smsg " "Generated suppressed messages file C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649611545668 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649611545668 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649611545701 "|processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.v" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/Processor Design Till Branch and Jump/Processor Design/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649611545701 "|processor|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649611545701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649611545701 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649611545701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649611545701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649611545737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 22:55:45 2022 " "Processing ended: Sun Apr 10 22:55:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649611545737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649611545737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649611545737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649611545737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649612669579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649612669586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 10 23:14:29 2022 " "Processing started: Sun Apr 10 23:14:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649612669586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649612669586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp processor -c processor --netlist_type=sgate " "Command: quartus_npp processor -c processor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649612669586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1649612669737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649612669796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 10 23:14:29 2022 " "Processing ended: Sun Apr 10 23:14:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649612669796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649612669796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649612669796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649612669796 ""}
