INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/Chipxprt-lab1/Chipxprt-lab1.srcs/sim_1/new/tb_fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fulladder
