<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>RLB6 Detail</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part7.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part9.htm">Next &gt;</a></p><p class="s25" style="padding-top: 18pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;"><a name="bookmark9">&zwnj;</a>RLB6 Detail<a name="bookmark96">&zwnj;</a></p><p class="s3" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Within each RLB6 are the three logic groups, each containing four 6-input LUTs (LUT6s), one ALU8, and eight registers. The logic group has ALU and flip-flop cascade paths between its associated RLB6 logic groups. The routing detail of one fourth of a logic group (one LUT6 and two registers) is shown below.</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="661" height="564" alt="image" src="Image_031.jpg"/></span></p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="text-indent: 0pt;text-align: center;">Figure 6: <span class="h4">One-Fourth of a Logic Group (Connection Detail)</span></p><p class="s3" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The diagram above shows the following:</p><p class="s12" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_032.png"/></span> <span class="s3">Certain LUT6 inputs are shared with ALU8 inputs</span></p><p class="s12" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_033.png"/></span> <span class="s3">The LUT6 can be operated as dual 5-input LUTs (LUT5s)</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s3" style="padding-left: 54pt;text-indent: -30pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_034.png"/></span><span class="s12"> </span>The input to each register can be selected from the following: <span><img width="5" height="5" alt="image" src="Image_035.png"/></span><span class="s26"> </span>Local LUT6 output, or the LUT6 above</p><p class="s12" style="padding-left: 54pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_036.png"/></span> <span class="s3">LUT5 output</span></p><p class="s3" style="padding-top: 5pt;padding-left: 54pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_037.png"/></span><span class="s12"> </span>ALU8 output (sum output) <span><img width="5" height="5" alt="image" src="Image_038.png"/></span><span class="s26"> </span>LUT6 input (load input)</p><p class="s12" style="padding-left: 54pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_039.png"/></span> <span class="s3">Register output (feedback path)</span></p><p class="s12" style="padding-top: 5pt;padding-left: 54pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_040.png"/></span> <span class="s3">Register cascade from register below (shift register cascade)</span></p><p class="s3" style="padding-top: 5pt;padding-left: 36pt;text-indent: -11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_041.png"/></span><span class="s12"> </span>Some of the above inputs are statically configured by the bitstream, and other inputs can be dynamically selected. The dynamic selection is performed by the <span class="s17">F7 </span>signal which is an input to the logic group. The <span class="s17">F7 </span>allows for dynamic selection of the following:</p><p class="s3" style="padding-top: 5pt;padding-left: 54pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_042.png"/></span><span class="s12"> </span>Lower register – first mux: ALU sum output, or register load input (shared with LUT6 input) <span><img width="5" height="5" alt="image" src="Image_043.png"/></span><span class="s26"> </span>Lower register – second mux: local LUT6 output or LUT6 above output</p><p class="s12" style="padding-left: 54pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_044.png"/></span> <span class="s3">Upper register – ALU sum output, or register load input (shared with LUT6 input)</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part9.htm">Mutually Exclusive Operations</a><a class="toc0" href="part10.htm">Control Signals</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part7.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part9.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
