<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADC Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">ADC Peripheral Access Layer<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___a_d_c___register___accessor___macros"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___accessor___macros.html">ADC - Register accessor macros</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___a_d_c___register___masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___register___masks.html">ADC Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html">ADC_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>&#160;&#160;&#160;(0x4003B000u)</td></tr>
<tr class="separator:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td></tr>
<tr class="separator:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cec2f227a3a37a9fccaa830740f1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga6cec2f227a3a37a9fccaa830740f1f5e">ADC0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>)</td></tr>
<tr class="separator:ga6cec2f227a3a37a9fccaa830740f1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(0x400BB000u)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb56938ede79eea2065c4294db3b2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga7fb56938ede79eea2065c4294db3b2d3">ADC1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga7fb56938ede79eea2065c4294db3b2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf635223a5796d02fc2f731139925696d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">ADC_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a> }</td></tr>
<tr class="separator:gaf635223a5796d02fc2f731139925696d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8175a3a2f4efaceeed5bd26c0b2d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">ADC_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a> }</td></tr>
<tr class="separator:gaaa8175a3a2f4efaceeed5bd26c0b2d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c1a48633af604e5c7c6a64383398b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">ADC_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> }</td></tr>
<tr class="separator:ga87c1a48633af604e5c7c6a64383398b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>&#160;&#160;&#160;(0x4003B000u)</td></tr>
<tr class="separator:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td></tr>
<tr class="separator:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(0x400BB000u)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>&#160;&#160;&#160;(0x4003B000u)</td></tr>
<tr class="separator:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td></tr>
<tr class="separator:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cec2f227a3a37a9fccaa830740f1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga6cec2f227a3a37a9fccaa830740f1f5e">ADC0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>)</td></tr>
<tr class="separator:ga6cec2f227a3a37a9fccaa830740f1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>&#160;&#160;&#160;(0x400BB000u)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb56938ede79eea2065c4294db3b2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga7fb56938ede79eea2065c4294db3b2d3">ADC1_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td></tr>
<tr class="separator:ga7fb56938ede79eea2065c4294db3b2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf635223a5796d02fc2f731139925696d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">ADC_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a> }</td></tr>
<tr class="separator:gaf635223a5796d02fc2f731139925696d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8175a3a2f4efaceeed5bd26c0b2d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">ADC_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a> }</td></tr>
<tr class="separator:gaaa8175a3a2f4efaceeed5bd26c0b2d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c1a48633af604e5c7c6a64383398b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga87c1a48633af604e5c7c6a64383398b9">ADC_IRQS</a>&#160;&#160;&#160;{ <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> }</td></tr>
<tr class="separator:ga87c1a48633af604e5c7c6a64383398b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>&#160;&#160;&#160;(0x4003B000u)</td></tr>
<tr class="separator:ga0aa6c0c068af7a61c770bc6d4322d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td></tr>
<tr class="separator:ga0d2ea0f4a8dd17bf08e69d05deacbcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cec2f227a3a37a9fccaa830740f1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#ga6cec2f227a3a37a9fccaa830740f1f5e">ADC0_BASE_PTR</a>&#160;&#160;&#160;(<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>)</td></tr>
<tr class="separator:ga6cec2f227a3a37a9fccaa830740f1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf635223a5796d02fc2f731139925696d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">ADC_BASE_ADDRS</a>&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a> }</td></tr>
<tr class="separator:gaf635223a5796d02fc2f731139925696d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8175a3a2f4efaceeed5bd26c0b2d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">ADC_BASE_PTRS</a>&#160;&#160;&#160;{ <a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a> }</td></tr>
<tr class="separator:gaaa8175a3a2f4efaceeed5bd26c0b2d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad14f87345d10ff9d531b7b1235f191e3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></td></tr>
<tr class="separator:gad14f87345d10ff9d531b7b1235f191e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f87345d10ff9d531b7b1235f191e3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></td></tr>
<tr class="separator:gad14f87345d10ff9d531b7b1235f191e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f87345d10ff9d531b7b1235f191e3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></td></tr>
<tr class="separator:gad14f87345d10ff9d531b7b1235f191e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga0d2ea0f4a8dd17bf08e69d05deacbcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">&#9670;&nbsp;</a></span>ADC0 <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l00501">501</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga0d2ea0f4a8dd17bf08e69d05deacbcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">&#9670;&nbsp;</a></span>ADC0 <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l00538">538</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0d2ea0f4a8dd17bf08e69d05deacbcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">&#9670;&nbsp;</a></span>ADC0 <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00567">567</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0d2ea0f4a8dd17bf08e69d05deacbcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">&#9670;&nbsp;</a></span>ADC0 <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00591">591</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0aa6c0c068af7a61c770bc6d4322d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa6c0c068af7a61c770bc6d4322d63e">&#9670;&nbsp;</a></span>ADC0_BASE <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE&#160;&#160;&#160;(0x4003B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l00499">499</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga0aa6c0c068af7a61c770bc6d4322d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa6c0c068af7a61c770bc6d4322d63e">&#9670;&nbsp;</a></span>ADC0_BASE <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE&#160;&#160;&#160;(0x4003B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l00536">536</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0aa6c0c068af7a61c770bc6d4322d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa6c0c068af7a61c770bc6d4322d63e">&#9670;&nbsp;</a></span>ADC0_BASE <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE&#160;&#160;&#160;(0x4003B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00565">565</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0aa6c0c068af7a61c770bc6d4322d63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa6c0c068af7a61c770bc6d4322d63e">&#9670;&nbsp;</a></span>ADC0_BASE <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE&#160;&#160;&#160;(0x4003B000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC0 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00589">589</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6cec2f227a3a37a9fccaa830740f1f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cec2f227a3a37a9fccaa830740f1f5e">&#9670;&nbsp;</a></span>ADC0_BASE_PTR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l00539">539</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6cec2f227a3a37a9fccaa830740f1f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cec2f227a3a37a9fccaa830740f1f5e">&#9670;&nbsp;</a></span>ADC0_BASE_PTR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00568">568</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6cec2f227a3a37a9fccaa830740f1f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cec2f227a3a37a9fccaa830740f1f5e">&#9670;&nbsp;</a></span>ADC0_BASE_PTR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC0_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00592">592</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l00505">505</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00572">572</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga90d2d5c526ce5c0a551f533eccbee71a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90d2d5c526ce5c0a551f533eccbee71a">&#9670;&nbsp;</a></span>ADC1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type.html">ADC_Type</a> *)<a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC1 base pointer </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00596">596</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(0x400BB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d_z10_8h_source.html#l00503">503</a> of file <a class="el" href="_m_k60_d_z10_8h_source.html">MK60DZ10.h</a>.</p>

</div>
</div>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(0x400BB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00570">570</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga695c9a2f892363a1c942405c8d351b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga695c9a2f892363a1c942405c8d351b91">&#9670;&nbsp;</a></span>ADC1_BASE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE&#160;&#160;&#160;(0x400BB000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral ADC1 base address </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00594">594</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7fb56938ede79eea2065c4294db3b2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb56938ede79eea2065c4294db3b2d3">&#9670;&nbsp;</a></span>ADC1_BASE_PTR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00573">573</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7fb56938ede79eea2065c4294db3b2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fb56938ede79eea2065c4294db3b2d3">&#9670;&nbsp;</a></span>ADC1_BASE_PTR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC1_BASE_PTR&#160;&#160;&#160;(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00597">597</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf635223a5796d02fc2f731139925696d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf635223a5796d02fc2f731139925696d">&#9670;&nbsp;</a></span>ADC_BASE_ADDRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of ADC peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l00541">541</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf635223a5796d02fc2f731139925696d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf635223a5796d02fc2f731139925696d">&#9670;&nbsp;</a></span>ADC_BASE_ADDRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of ADC peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00575">575</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf635223a5796d02fc2f731139925696d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf635223a5796d02fc2f731139925696d">&#9670;&nbsp;</a></span>ADC_BASE_ADDRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE_ADDRS&#160;&#160;&#160;{ <a class="el" href="hw__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">ADC0_BASE</a>, <a class="el" href="group__cpu__specific___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91">ADC1_BASE</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of ADC peripheral base addresses </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00599">599</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaaa8175a3a2f4efaceeed5bd26c0b2d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">&#9670;&nbsp;</a></span>ADC_BASE_PTRS <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of ADC peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l00543">543</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaaa8175a3a2f4efaceeed5bd26c0b2d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">&#9670;&nbsp;</a></span>ADC_BASE_PTRS <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of ADC peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00577">577</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaaa8175a3a2f4efaceeed5bd26c0b2d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">&#9670;&nbsp;</a></span>ADC_BASE_PTRS <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_BASE_PTRS&#160;&#160;&#160;{ <a class="el" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>, <a class="el" href="group__cpu__specific___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a">ADC1</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of ADC peripheral base pointers </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00601">601</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga87c1a48633af604e5c7c6a64383398b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c1a48633af604e5c7c6a64383398b9">&#9670;&nbsp;</a></span>ADC_IRQS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IRQS&#160;&#160;&#160;{ <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the ADC peripheral type </p>

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l00579">579</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga87c1a48633af604e5c7c6a64383398b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c1a48633af604e5c7c6a64383398b9">&#9670;&nbsp;</a></span>ADC_IRQS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_IRQS&#160;&#160;&#160;{ <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>, <a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> }</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt vectors for the ADC peripheral type </p>

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l00603">603</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gad14f87345d10ff9d531b7b1235f191e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14f87345d10ff9d531b7b1235f191e3">&#9670;&nbsp;</a></span>ADC_MemMapPtr <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_a_d_c___type.html">ADC_Type</a> * <a class="el" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad14f87345d10ff9d531b7b1235f191e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14f87345d10ff9d531b7b1235f191e3">&#9670;&nbsp;</a></span>ADC_MemMapPtr <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_a_d_c___type.html">ADC_Type</a> * <a class="el" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad14f87345d10ff9d531b7b1235f191e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14f87345d10ff9d531b7b1235f191e3">&#9670;&nbsp;</a></span>ADC_MemMapPtr <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef  struct <a class="el" href="struct_a_d_c___type.html">ADC_Type</a> * <a class="el" href="group___a_d_c___peripheral___access___layer.html#gad14f87345d10ff9d531b7b1235f191e3">ADC_MemMapPtr</a></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:51 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
