// Seed: 4090995987
module module_0;
  assign id_1 = 1'b0;
  assign module_1.id_4 = 0;
  integer id_2;
  reg id_3;
  initial begin : LABEL_0
    id_3 = #1 1 == id_3;
  end
endmodule
module module_1 (
    input tri1  id_0,
    input tri0  id_1,
    input tri1  id_2,
    input uwire id_3,
    input wand  id_4
);
  assign id_6 = 1'b0;
  assign id_6 = id_4 && 1 == 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = 1;
  wire id_9, id_10 = id_7;
  assign id_8 = 1'h0;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
