// Seed: 4130491538
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wor id_1;
  wire id_4;
  ;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output supply0 id_5,
    input wor id_6,
    output wire id_7,
    output tri id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12,
    output wand id_13,
    output tri0 id_14,
    input uwire id_15,
    output uwire id_16
);
  logic [7:0] id_18;
  wire id_19;
  ;
  logic id_20 = -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  assign modCall_1.id_1 = 0;
endmodule
