{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644808825319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644808825321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 05:20:24 2022 " "Processing started: Mon Feb 14 05:20:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644808825321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808825321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808825322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644808826527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644808826527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset stopwatch.sv(16) " "Verilog HDL Implicit Net warning at stopwatch.sv(16): created implicit net for \"reset\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkdiv stopwatch.sv(17) " "Verilog HDL Implicit Net warning at stopwatch.sv(17): created implicit net for \"clkdiv\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A09 stopwatch.sv(18) " "Verilog HDL Implicit Net warning at stopwatch.sv(18): created implicit net for \"A09\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A19 stopwatch.sv(18) " "Verilog HDL Implicit Net warning at stopwatch.sv(18): created implicit net for \"A19\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A29 stopwatch.sv(18) " "Verilog HDL Implicit Net warning at stopwatch.sv(18): created implicit net for \"A29\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A39 stopwatch.sv(18) " "Verilog HDL Implicit Net warning at stopwatch.sv(18): created implicit net for \"A39\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 stopwatch.sv(19) " "Verilog HDL Implicit Net warning at stopwatch.sv(19): created implicit net for \"clk1\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A05 stopwatch.sv(20) " "Verilog HDL Implicit Net warning at stopwatch.sv(20): created implicit net for \"A05\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842231 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A15 stopwatch.sv(20) " "Verilog HDL Implicit Net warning at stopwatch.sv(20): created implicit net for \"A15\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A25 stopwatch.sv(20) " "Verilog HDL Implicit Net warning at stopwatch.sv(20): created implicit net for \"A25\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 stopwatch.sv(21) " "Verilog HDL Implicit Net warning at stopwatch.sv(21): created implicit net for \"clk2\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A091 stopwatch.sv(22) " "Verilog HDL Implicit Net warning at stopwatch.sv(22): created implicit net for \"A091\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A191 stopwatch.sv(22) " "Verilog HDL Implicit Net warning at stopwatch.sv(22): created implicit net for \"A191\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A291 stopwatch.sv(22) " "Verilog HDL Implicit Net warning at stopwatch.sv(22): created implicit net for \"A291\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A391 stopwatch.sv(22) " "Verilog HDL Implicit Net warning at stopwatch.sv(22): created implicit net for \"A391\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 stopwatch.sv(23) " "Verilog HDL Implicit Net warning at stopwatch.sv(23): created implicit net for \"clk3\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842233 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A051 stopwatch.sv(24) " "Verilog HDL Implicit Net warning at stopwatch.sv(24): created implicit net for \"A051\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A151 stopwatch.sv(24) " "Verilog HDL Implicit Net warning at stopwatch.sv(24): created implicit net for \"A151\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A251 stopwatch.sv(24) " "Verilog HDL Implicit Net warning at stopwatch.sv(24): created implicit net for \"A251\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644808842326 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842369 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "stopwatch.sv" "c" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842372 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter.sv(40) " "Verilog HDL assignment warning at counter.sv(40): truncated value with size 32 to match size of target (7)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644808842373 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] counter.sv(22) " "Inferred latch for \"q\[0\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842373 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] counter.sv(22) " "Inferred latch for \"q\[1\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842373 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[0\] counter.sv(22) " "Inferred latch for \"fnum\[0\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[1\] counter.sv(22) " "Inferred latch for \"fnum\[1\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[2\] counter.sv(22) " "Inferred latch for \"fnum\[2\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[3\] counter.sv(22) " "Inferred latch for \"fnum\[3\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[4\] counter.sv(22) " "Inferred latch for \"fnum\[4\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[5\] counter.sv(22) " "Inferred latch for \"fnum\[5\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[6\] counter.sv(22) " "Inferred latch for \"fnum\[6\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808842376 "|stopwatch|counter:c"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.sv(13) " "Verilog HDL information at clkdiv.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "clkdiv.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/clkdiv.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644808842388 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkdiv.sv 1 1 " "Using design file clkdiv.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:cd " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:cd\"" {  } { { "stopwatch.sv" "cd" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842395 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter9to0.sv 1 1 " "Using design file counter9to0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter9to0 " "Found entity 1: counter9to0" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842429 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T0down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842429 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T1down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T2down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T3down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T0up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T1up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T2up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T3up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 counter9to0.sv(14) " "Verilog HDL Implicit Net warning at counter9to0.sv(14): created implicit net for \"T0\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 counter9to0.sv(15) " "Verilog HDL Implicit Net warning at counter9to0.sv(15): created implicit net for \"T1\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 counter9to0.sv(16) " "Verilog HDL Implicit Net warning at counter9to0.sv(16): created implicit net for \"T2\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 counter9to0.sv(17) " "Verilog HDL Implicit Net warning at counter9to0.sv(17): created implicit net for \"T3\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842432 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A01 counter9to0.sv(19) " "Verilog HDL Implicit Net warning at counter9to0.sv(19): created implicit net for \"A01\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842433 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar counter9to0.sv(19) " "Verilog HDL Implicit Net warning at counter9to0.sv(19): created implicit net for \"A0bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 counter9to0.sv(20) " "Verilog HDL Implicit Net warning at counter9to0.sv(20): created implicit net for \"A11\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar counter9to0.sv(20) " "Verilog HDL Implicit Net warning at counter9to0.sv(20): created implicit net for \"A1bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A21 counter9to0.sv(21) " "Verilog HDL Implicit Net warning at counter9to0.sv(21): created implicit net for \"A21\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar counter9to0.sv(21) " "Verilog HDL Implicit Net warning at counter9to0.sv(21): created implicit net for \"A2bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A31 counter9to0.sv(22) " "Verilog HDL Implicit Net warning at counter9to0.sv(22): created implicit net for \"A31\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar counter9to0.sv(22) " "Verilog HDL Implicit Net warning at counter9to0.sv(22): created implicit net for \"A3bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9to0 counter9to0:c19 " "Elaborating entity \"counter9to0\" for hierarchy \"counter9to0:c19\"" {  } { { "stopwatch.sv" "c19" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842435 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_logic9.sv 1 1 " "Using design file down_logic9.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 down_logic9 " "Found entity 1: down_logic9" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842437 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar down_logic9.sv(4) " "Verilog HDL Implicit Net warning at down_logic9.sv(4): created implicit net for \"A0bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar down_logic9.sv(5) " "Verilog HDL Implicit Net warning at down_logic9.sv(5): created implicit net for \"A1bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar down_logic9.sv(6) " "Verilog HDL Implicit Net warning at down_logic9.sv(6): created implicit net for \"A3bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar down_logic9.sv(7) " "Verilog HDL Implicit Net warning at down_logic9.sv(7): created implicit net for \"A2bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 down_logic9.sv(10) " "Verilog HDL Implicit Net warning at down_logic9.sv(10): created implicit net for \"t1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 down_logic9.sv(11) " "Verilog HDL Implicit Net warning at down_logic9.sv(11): created implicit net for \"t2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 down_logic9.sv(12) " "Verilog HDL Implicit Net warning at down_logic9.sv(12): created implicit net for \"t3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 down_logic9.sv(13) " "Verilog HDL Implicit Net warning at down_logic9.sv(13): created implicit net for \"t4\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842452 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 down_logic9.sv(17) " "Verilog HDL Implicit Net warning at down_logic9.sv(17): created implicit net for \"p2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3 down_logic9.sv(18) " "Verilog HDL Implicit Net warning at down_logic9.sv(18): created implicit net for \"p3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 down_logic9.sv(19) " "Verilog HDL Implicit Net warning at down_logic9.sv(19): created implicit net for \"p1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 down_logic9.sv(23) " "Verilog HDL Implicit Net warning at down_logic9.sv(23): created implicit net for \"y1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 down_logic9.sv(24) " "Verilog HDL Implicit Net warning at down_logic9.sv(24): created implicit net for \"y2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842453 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 down_logic9.sv(25) " "Verilog HDL Implicit Net warning at down_logic9.sv(25): created implicit net for \"y3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic9.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_logic9 counter9to0:c19\|down_logic9:d1 " "Elaborating entity \"down_logic9\" for hierarchy \"counter9to0:c19\|down_logic9:d1\"" {  } { { "counter9to0.sv" "d1" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842454 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_logic9.sv 1 1 " "Using design file up_logic9.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_logic9 " "Found entity 1: up_logic9" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar up_logic9.sv(4) " "Verilog HDL Implicit Net warning at up_logic9.sv(4): created implicit net for \"A2bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar up_logic9.sv(5) " "Verilog HDL Implicit Net warning at up_logic9.sv(5): created implicit net for \"A1bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar up_logic9.sv(6) " "Verilog HDL Implicit Net warning at up_logic9.sv(6): created implicit net for \"A0bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar up_logic9.sv(7) " "Verilog HDL Implicit Net warning at up_logic9.sv(7): created implicit net for \"A3bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 up_logic9.sv(8) " "Verilog HDL Implicit Net warning at up_logic9.sv(8): created implicit net for \"s1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 up_logic9.sv(9) " "Verilog HDL Implicit Net warning at up_logic9.sv(9): created implicit net for \"s2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 up_logic9.sv(12) " "Verilog HDL Implicit Net warning at up_logic9.sv(12): created implicit net for \"p2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 up_logic9.sv(13) " "Verilog HDL Implicit Net warning at up_logic9.sv(13): created implicit net for \"p1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 up_logic9.sv(16) " "Verilog HDL Implicit Net warning at up_logic9.sv(16): created implicit net for \"t1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 up_logic9.sv(17) " "Verilog HDL Implicit Net warning at up_logic9.sv(17): created implicit net for \"t2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 up_logic9.sv(18) " "Verilog HDL Implicit Net warning at up_logic9.sv(18): created implicit net for \"t3\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic9.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_logic9 counter9to0:c19\|up_logic9:up1 " "Elaborating entity \"up_logic9\" for hierarchy \"counter9to0:c19\|up_logic9:up1\"" {  } { { "counter9to0.sv" "up1" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842474 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mix4to1.sv 1 1 " "Using design file mix4to1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mix4to1 " "Found entity 1: mix4to1" {  } { { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/mix4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842494 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0bar mix4to1.sv(7) " "Verilog HDL Implicit Net warning at mix4to1.sv(7): created implicit net for \"s0bar\"" {  } { { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/mix4to1.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix4to1 counter9to0:c19\|mix4to1:mix5 " "Elaborating entity \"mix4to1\" for hierarchy \"counter9to0:c19\|mix4to1:mix5\"" {  } { { "counter9to0.sv" "mix5" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842495 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t_ff.sv 1 1 " "Using design file t_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D t_ff.sv(3) " "Verilog HDL Implicit Net warning at t_ff.sv(3): created implicit net for \"D\"" {  } { { "t_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/t_ff.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff counter9to0:c19\|t_ff:ff1 " "Elaborating entity \"t_ff\" for hierarchy \"counter9to0:c19\|t_ff:ff1\"" {  } { { "counter9to0.sv" "ff1" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842514 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.sv 1 1 " "Using design file d_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "setbar d_ff.sv(3) " "Verilog HDL Implicit Net warning at d_ff.sv(3): created implicit net for \"setbar\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetbar d_ff.sv(4) " "Verilog HDL Implicit Net warning at d_ff.sv(4): created implicit net for \"resetbar\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t1\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t2\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t4\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 d_ff.sv(7) " "Verilog HDL Implicit Net warning at d_ff.sv(7): created implicit net for \"t3\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/d_ff.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff counter9to0:c19\|t_ff:ff1\|d_ff:ff " "Elaborating entity \"d_ff\" for hierarchy \"counter9to0:c19\|t_ff:ff1\|d_ff:ff\"" {  } { { "t_ff.sv" "ff" { Text "C:/Users/ahmed/Desktop/stopwatch/t_ff.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mix1.sv 1 1 " "Using design file mix1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mix1 " "Found entity 1: mix1" {  } { { "mix1.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/mix1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842551 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix1 counter9to0:c19\|mix1:mix11 " "Elaborating entity \"mix1\" for hierarchy \"counter9to0:c19\|mix1:mix11\"" {  } { { "counter9to0.sv" "mix11" { Text "C:/Users/ahmed/Desktop/stopwatch/counter9to0.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "couter0to5.sv 1 1 " "Using design file couter0to5.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 couter0to5 " "Found entity 1: couter0to5" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0down couter0to5.sv(25) " "Verilog HDL Implicit Net warning at couter0to5.sv(25): created implicit net for \"T0down\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1down couter0to5.sv(25) " "Verilog HDL Implicit Net warning at couter0to5.sv(25): created implicit net for \"T1down\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2down couter0to5.sv(25) " "Verilog HDL Implicit Net warning at couter0to5.sv(25): created implicit net for \"T2down\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842554 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0up couter0to5.sv(27) " "Verilog HDL Implicit Net warning at couter0to5.sv(27): created implicit net for \"T0up\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1up couter0to5.sv(27) " "Verilog HDL Implicit Net warning at couter0to5.sv(27): created implicit net for \"T1up\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2up couter0to5.sv(27) " "Verilog HDL Implicit Net warning at couter0to5.sv(27): created implicit net for \"T2up\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 couter0to5.sv(30) " "Verilog HDL Implicit Net warning at couter0to5.sv(30): created implicit net for \"T0\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 couter0to5.sv(31) " "Verilog HDL Implicit Net warning at couter0to5.sv(31): created implicit net for \"T1\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 couter0to5.sv(32) " "Verilog HDL Implicit Net warning at couter0to5.sv(32): created implicit net for \"T2\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A01 couter0to5.sv(33) " "Verilog HDL Implicit Net warning at couter0to5.sv(33): created implicit net for \"A01\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar couter0to5.sv(33) " "Verilog HDL Implicit Net warning at couter0to5.sv(33): created implicit net for \"A0bar\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 couter0to5.sv(34) " "Verilog HDL Implicit Net warning at couter0to5.sv(34): created implicit net for \"A11\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar couter0to5.sv(34) " "Verilog HDL Implicit Net warning at couter0to5.sv(34): created implicit net for \"A1bar\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A21 couter0to5.sv(35) " "Verilog HDL Implicit Net warning at couter0to5.sv(35): created implicit net for \"A21\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar couter0to5.sv(35) " "Verilog HDL Implicit Net warning at couter0to5.sv(35): created implicit net for \"A2bar\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "couter0to5 couter0to5:c15 " "Elaborating entity \"couter0to5\" for hierarchy \"couter0to5:c15\"" {  } { { "stopwatch.sv" "c15" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_logic.sv 1 1 " "Using design file down_logic.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 down_logic " "Found entity 1: down_logic" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842589 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842589 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar down_logic.sv(3) " "Verilog HDL Implicit Net warning at down_logic.sv(3): created implicit net for \"A0bar\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar down_logic.sv(4) " "Verilog HDL Implicit Net warning at down_logic.sv(4): created implicit net for \"A1bar\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_logic.sv(8) " "Verilog HDL Implicit Net warning at down_logic.sv(8): created implicit net for \"n1\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_logic.sv(9) " "Verilog HDL Implicit Net warning at down_logic.sv(9): created implicit net for \"n2\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 down_logic.sv(12) " "Verilog HDL Implicit Net warning at down_logic.sv(12): created implicit net for \"n3\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_logic.sv(13) " "Verilog HDL Implicit Net warning at down_logic.sv(13): created implicit net for \"n4\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n5 down_logic.sv(14) " "Verilog HDL Implicit Net warning at down_logic.sv(14): created implicit net for \"n5\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/down_logic.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_logic couter0to5:c15\|down_logic:d1 " "Elaborating entity \"down_logic\" for hierarchy \"couter0to5:c15\|down_logic:d1\"" {  } { { "couter0to5.sv" "d1" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842590 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_logic.sv 1 1 " "Using design file up_logic.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_logic " "Found entity 1: up_logic" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842605 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar up_logic.sv(3) " "Verilog HDL Implicit Net warning at up_logic.sv(3): created implicit net for \"A2bar\"" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 up_logic.sv(9) " "Verilog HDL Implicit Net warning at up_logic.sv(9): created implicit net for \"n2\"" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842605 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 up_logic.sv(10) " "Verilog HDL Implicit Net warning at up_logic.sv(10): created implicit net for \"n1\"" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/up_logic.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_logic couter0to5:c15\|up_logic:up1 " "Elaborating entity \"up_logic\" for hierarchy \"couter0to5:c15\|up_logic:up1\"" {  } { { "couter0to5.sv" "up1" { Text "C:/Users/ahmed/Desktop/stopwatch/couter0to5.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "disp_hex_mux.sv 1 1 " "Using design file disp_hex_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 disp_hex_mux " "Found entity 1: disp_hex_mux" {  } { { "disp_hex_mux.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/disp_hex_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644808842638 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1644808842638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_hex_mux disp_hex_mux:seven4 " "Elaborating entity \"disp_hex_mux\" for hierarchy \"disp_hex_mux:seven4\"" {  } { { "stopwatch.sv" "seven4" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808842638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 disp_hex_mux.sv(26) " "Verilog HDL assignment warning at disp_hex_mux.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "disp_hex_mux.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/disp_hex_mux.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644808842649 "|stopwatch|disp_hex_mux:seven4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1644808843781 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "counter:c\|fnum\[2\] counter:c\|fnum\[0\] " "Duplicate LATCH primitive \"counter:c\|fnum\[2\]\" merged with LATCH primitive \"counter:c\|fnum\[0\]\"" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1644808843798 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1644808843798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:c\|fnum\[0\] " "Latch counter:c\|fnum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:c\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:c\|state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644808843799 ""}  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644808843799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:c\|q\[1\] " "Latch counter:c\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:c\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:c\|state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644808843799 ""}  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644808843799 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:c\|q\[0\] " "Latch counter:c\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:c\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:c\|state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1644808843799 ""}  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1644808843799 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/counter.sv" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1644808843805 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1644808843805 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[7\] VCC " "Pin \"sseg\[7\]\" is stuck at VCC" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/stopwatch/stopwatch.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644808844021 "|stopwatch|sseg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644808844021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644808844199 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmed/Desktop/stopwatch/output_files/stopwatch.map.smsg " "Generated suppressed messages file C:/Users/ahmed/Desktop/stopwatch/output_files/stopwatch.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808845022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644808845193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644808845193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644808845284 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644808845284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644808845284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644808845284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644808845337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 14 05:20:45 2022 " "Processing ended: Mon Feb 14 05:20:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644808845337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644808845337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644808845337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644808845337 ""}
