----------------
; Command Info ;
----------------
Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 1.435 

Tcl Command:
    report_timing -setup -file timing_impl.log -npaths 20 -detail full_path

Options:
    -setup 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 

Delay Model:
    Slow 1100mV 85C Model

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y49_N109      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y42_N109      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y56_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y56_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y63_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y63_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y51_N69       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.188 

Tcl Command:
    report_timing -append -hold -file timing_impl.log -npaths 20 -detail full_path

Options:
    -hold 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.279 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.141      ; 0.420      ;
; 0.284 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                                  ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                       ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.128      ; 0.412      ;
; 0.286 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.412      ;
; 0.289 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                               ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.130      ; 0.419      ;
; 0.290 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.124      ; 0.414      ;
; 0.293 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.133      ; 0.426      ;
; 0.294 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.125      ; 0.419      ;
; 0.295 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.130      ; 0.425      ;
; 0.295 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                         ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.124      ; 0.419      ;
; 0.296 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                               ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                    ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.124      ; 0.420      ;
; 0.296 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                               ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.130      ; 0.426      ;
; 0.297 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.124      ; 0.421      ;
; 0.298 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.424      ;
; 0.300 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.426      ;
; 0.300 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.426      ;
; 0.300 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.426      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                         ;
;   0.692 ;   0.692 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                     ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.520 ;   0.770  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                         ;
;   0.692 ;   0.692 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                     ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.520 ;   0.770  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.520 ;   0.770  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.520 ;   0.770  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.279 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.277                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.998                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.279                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.141 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.420 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.557       ; 53         ; 0.000 ; 2.107 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.265       ; 63         ; 0.000 ; 0.265 ;
;    Cell                ;       ; 3     ; 0.155       ; 37         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.071       ; 56         ; 0.000 ; 2.568 ;
;    Cell                ;       ; 3     ; 2.438       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.857   ; 4.857   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.281 ;   2.107 ; RR ; IC   ; 1      ; FF_X39_Y28_N32       ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.857 ;   0.576 ; RR ; CELL ; 1      ; FF_X39_Y28_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.277   ; 0.420   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.857 ;   0.000 ;    ; uTco ; 1      ; FF_X39_Y28_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.857 ;   0.000 ; FF ; CELL ; 1      ; FF_X39_Y28_N32       ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.122 ;   0.265 ; FF ; IC   ; 2      ; MLABCELL_X39_Y28_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|dataf                                                                                                                                                 ;
;   5.200 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X39_Y28_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|sumout                                                                                                                                                ;
;   5.200 ;   0.000 ; FF ; IC   ; 1      ; FF_X39_Y28_N31       ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                          ;
;   5.277 ;   0.077 ; FF ; CELL ; 1      ; FF_X39_Y28_N31       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.998   ; 4.998    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.826 ;   2.568  ; RR ; IC   ; 1      ; FF_X39_Y28_N31   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.509 ;   0.683  ; RR ; CELL ; 1      ; FF_X39_Y28_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.998 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.998   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.998   ; 0.000    ;    ; uTh  ; 1      ; FF_X39_Y28_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Hold slack is 0.284 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                             ;
; Latch Clock        ; sys_clk                                                                                                                                                                                             ;
; Data Arrival Time  ; 5.399                                                                                                                                                                                               ;
; Data Required Time ; 5.115                                                                                                                                                                                               ;
; Slack              ; 0.284                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.128 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.412 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.695       ; 54         ; 0.000 ; 2.245 ;
;    Cell                ;       ; 3     ; 2.292       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.251       ; 61         ; 0.000 ; 0.251 ;
;    Cell                ;       ; 3     ; 0.161       ; 39         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.222       ; 57         ; 0.000 ; 2.719 ;
;    Cell                ;       ; 3     ; 2.414       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                    ;
; 4.987   ; 4.987   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                     ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                     ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                          ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                         ;
;   4.419 ;   2.245 ; RR ; IC   ; 1      ; FF_X37_Y43_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[8]|clk                                                                                               ;
;   4.987 ;   0.568 ; RR ; CELL ; 1      ; FF_X37_Y43_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
; 5.399   ; 0.412   ;    ;      ;        ;                     ; data path                                                                                                                                                                                           ;
;   4.987 ;   0.000 ;    ; uTco ; 1      ; FF_X37_Y43_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
;   4.987 ;   0.000 ; FF ; CELL ; 2      ; FF_X37_Y43_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[8]|q                                                                                                 ;
;   5.238 ;   0.251 ; FF ; IC   ; 2      ; LABCELL_X37_Y43_N42 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~17|dataf                                                                                                      ;
;   5.317 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X37_Y43_N42 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~17|sumout                                                                                                     ;
;   5.317 ;   0.000 ; RR ; IC   ; 1      ; FF_X37_Y43_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[8]|d                                                                                                 ;
;   5.399 ;   0.082 ; RR ; CELL ; 1      ; FF_X37_Y43_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
+---------+---------+----+------+--------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                             ;
+---------+----------+----+------+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                     ;
; 5.115   ; 5.115    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                     ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                     ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                          ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                         ;
;   4.977 ;   2.719  ; RR ; IC   ; 1      ; FF_X37_Y43_N44   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[8]|clk                                                                                               ;
;   5.636 ;   0.659  ; RR ; CELL ; 1      ; FF_X37_Y43_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
;   5.115 ;   -0.521 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                             ;
; 5.115   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 5.115   ; 0.000    ;    ; uTh  ; 1      ; FF_X37_Y43_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8] ;
+---------+----------+----+------+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Hold slack is 0.286 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.265                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.979                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.286                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.412 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.561       ; 53         ; 0.000 ; 2.111 ;
;    Cell                ;       ; 3     ; 2.292       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.251       ; 61         ; 0.000 ; 0.251 ;
;    Cell                ;       ; 3     ; 0.161       ; 39         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.076       ; 56         ; 0.000 ; 2.573 ;
;    Cell                ;       ; 3     ; 2.414       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.853   ; 4.853   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.285 ;   2.111 ; RR ; IC   ; 1      ; FF_X40_Y33_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.853 ;   0.568 ; RR ; CELL ; 1      ; FF_X40_Y33_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.265   ; 0.412   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.853 ;   0.000 ;    ; uTco ; 1      ; FF_X40_Y33_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.853 ;   0.000 ; FF ; CELL ; 2      ; FF_X40_Y33_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.104 ;   0.251 ; FF ; IC   ; 2      ; LABCELL_X40_Y33_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf                                                                                                                                       ;
;   5.183 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X40_Y33_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout                                                                                                                                      ;
;   5.183 ;   0.000 ; RR ; IC   ; 1      ; FF_X40_Y33_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.265 ;   0.082 ; RR ; CELL ; 1      ; FF_X40_Y33_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.979   ; 4.979    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.831 ;   2.573  ; RR ; IC   ; 1      ; FF_X40_Y33_N44   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.490 ;   0.659  ; RR ; CELL ; 1      ; FF_X40_Y33_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.979 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.979   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.979   ; 0.000    ;    ; uTh  ; 1      ; FF_X40_Y33_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Hold slack is 0.289 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 5.309                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time ; 5.020                                                                                                                                                                                                                                                                                                                                  ;
; Slack              ; 0.289                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.593       ; 53         ; 0.000 ; 2.143 ;
;    Cell                ;       ; 3     ; 2.297       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.257       ; 61         ; 0.000 ; 0.257 ;
;    Cell                ;       ; 3     ; 0.162       ; 39         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.112       ; 56         ; 0.000 ; 2.609 ;
;    Cell                ;       ; 3     ; 2.425       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                       ;
; 4.890   ; 4.890   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.317 ;   2.143 ; RR ; IC   ; 1      ; FF_X62_Y17_N32      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.890 ;   0.573 ; RR ; CELL ; 1      ; FF_X62_Y17_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.309   ; 0.419   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                              ;
;   4.890 ;   0.000 ;    ; uTco ; 1      ; FF_X62_Y17_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.890 ;   0.000 ; FF ; CELL ; 1      ; FF_X62_Y17_N32      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.147 ;   0.257 ; FF ; IC   ; 2      ; LABCELL_X62_Y17_N30 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~53|dataf                                                                                                                                                 ;
;   5.225 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X62_Y17_N30 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~53|sumout                                                                                                                                                ;
;   5.225 ;   0.000 ; FF ; IC   ; 1      ; FF_X62_Y17_N31      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                          ;
;   5.309 ;   0.084 ; FF ; CELL ; 1      ; FF_X62_Y17_N31      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 5.020   ; 5.020    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.867 ;   2.609  ; RR ; IC   ; 1      ; FF_X62_Y17_N31   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.537 ;   0.670  ; RR ; CELL ; 1      ; FF_X62_Y17_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   5.020 ;   -0.517 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 5.020   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 5.020   ; 0.000    ;    ; uTh  ; 1      ; FF_X62_Y17_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Hold slack is 0.290 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.261                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.971                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.290                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.124 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.414 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.547       ; 53         ; 0.000 ; 2.097 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.260       ; 63         ; 0.000 ; 0.260 ;
;    Cell                ;       ; 3     ; 0.154       ; 37         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.061       ; 56         ; 0.000 ; 2.558 ;
;    Cell                ;       ; 3     ; 2.421       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.847   ; 4.847   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.271 ;   2.097 ; RR ; IC   ; 1      ; FF_X28_Y29_N44       ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.847 ;   0.576 ; RR ; CELL ; 1      ; FF_X28_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.261   ; 0.414   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.847 ;   0.000 ;    ; uTco ; 1      ; FF_X28_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.847 ;   0.000 ; FF ; CELL ; 2      ; FF_X28_Y29_N44       ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.107 ;   0.260 ; FF ; IC   ; 2      ; MLABCELL_X28_Y29_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~29|dataf                                                                                                                                       ;
;   5.185 ;   0.078 ; FF ; CELL ; 1      ; MLABCELL_X28_Y29_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~29|sumout                                                                                                                                      ;
;   5.185 ;   0.000 ; FF ; IC   ; 1      ; FF_X28_Y29_N44       ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.261 ;   0.076 ; FF ; CELL ; 1      ; FF_X28_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.971   ; 4.971    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.816 ;   2.558  ; RR ; IC   ; 1      ; FF_X28_Y29_N44   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.482 ;   0.666  ; RR ; CELL ; 1      ; FF_X28_Y29_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.971 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.971   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.971   ; 0.000    ;    ; uTh  ; 1      ; FF_X28_Y29_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Hold slack is 0.293 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.281                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.988                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.293                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.133 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.552       ; 53         ; 0.000 ; 2.102 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.264       ; 62         ; 0.000 ; 0.264 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.059       ; 56         ; 0.000 ; 2.556 ;
;    Cell                ;       ; 3     ; 2.432       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.855   ; 4.855   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.276 ;   2.102 ; RR ; IC   ; 1      ; FF_X51_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                                        ;
;   4.855 ;   0.579 ; RR ; CELL ; 1      ; FF_X51_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; 5.281   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.855 ;   0.000 ;    ; uTco ; 1      ; FF_X51_Y22_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
;   4.855 ;   0.000 ; FF ; CELL ; 1      ; FF_X51_Y22_N32      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|q                                                                                                                                          ;
;   5.119 ;   0.264 ; FF ; IC   ; 2      ; LABCELL_X51_Y22_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf                                                                                                                                                 ;
;   5.197 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X51_Y22_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout                                                                                                                                                ;
;   5.197 ;   0.000 ; FF ; IC   ; 1      ; FF_X51_Y22_N31      ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|d                                                                                                                                ;
;   5.281 ;   0.084 ; FF ; CELL ; 1      ; FF_X51_Y22_N31      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.988   ; 4.988    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.814 ;   2.556  ; RR ; IC   ; 1      ; FF_X51_Y22_N31   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   5.491 ;   0.677  ; RR ; CELL ; 1      ; FF_X51_Y22_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.988 ;   -0.503 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.988   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.988   ; 0.000    ;    ; uTh  ; 1      ; FF_X51_Y22_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Hold slack is 0.294 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.276                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.982                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.294                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.125 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.565       ; 53         ; 0.000 ; 2.115 ;
;    Cell                ;       ; 3     ; 2.292       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.079       ; 56         ; 0.000 ; 2.576 ;
;    Cell                ;       ; 3     ; 2.414       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.857   ; 4.857   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.289 ;   2.115 ; RR ; IC   ; 1      ; FF_X40_Y21_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.857 ;   0.568 ; RR ; CELL ; 1      ; FF_X40_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.276   ; 0.419   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.857 ;   0.000 ;    ; uTco ; 1      ; FF_X40_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.857 ;   0.000 ; FF ; CELL ; 2      ; FF_X40_Y21_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.115 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X40_Y21_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~13|dataf                                                                                                                                       ;
;   5.194 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X40_Y21_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~13|sumout                                                                                                                                      ;
;   5.194 ;   0.000 ; RR ; IC   ; 1      ; FF_X40_Y21_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.276 ;   0.082 ; RR ; CELL ; 1      ; FF_X40_Y21_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.982   ; 4.982    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.834 ;   2.576  ; RR ; IC   ; 1      ; FF_X40_Y21_N44   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.493 ;   0.659  ; RR ; CELL ; 1      ; FF_X40_Y21_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.982 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.982   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.982   ; 0.000    ;    ; uTh  ; 1      ; FF_X40_Y21_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Hold slack is 0.295 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.278                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.983                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.295                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.425 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.561       ; 53         ; 0.000 ; 2.111 ;
;    Cell                ;       ; 3     ; 2.292       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.076       ; 56         ; 0.000 ; 2.573 ;
;    Cell                ;       ; 3     ; 2.418       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.853   ; 4.853   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.285 ;   2.111 ; RR ; IC   ; 1      ; FF_X40_Y33_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.853 ;   0.568 ; RR ; CELL ; 1      ; FF_X40_Y33_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.278   ; 0.425   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.853 ;   0.000 ;    ; uTco ; 1      ; FF_X40_Y33_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.853 ;   0.000 ; FF ; CELL ; 1      ; FF_X40_Y33_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.116 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X40_Y33_N30 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~45|dataf                                                                                                                                                 ;
;   5.194 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X40_Y33_N30 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~45|sumout                                                                                                                                                ;
;   5.194 ;   0.000 ; FF ; IC   ; 1      ; FF_X40_Y33_N31      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                          ;
;   5.278 ;   0.084 ; FF ; CELL ; 1      ; FF_X40_Y33_N31      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]           ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.983   ; 4.983    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.831 ;   2.573  ; RR ; IC   ; 1      ; FF_X40_Y33_N31   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.494 ;   0.663  ; RR ; CELL ; 1      ; FF_X40_Y33_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.983 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.983   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.983   ; 0.000    ;    ; uTh  ; 1      ; FF_X40_Y33_N31   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Hold slack is 0.295 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.302                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 5.007                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; 0.295                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.124 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.586       ; 53         ; 0.000 ; 2.136 ;
;    Cell                ;       ; 3     ; 2.297       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.105       ; 56         ; 0.000 ; 2.602 ;
;    Cell                ;       ; 3     ; 2.419       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                             ;
; 4.883   ; 4.883   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.310 ;   2.136 ; RR ; IC   ; 1      ; FF_X56_Y16_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.883 ;   0.573 ; RR ; CELL ; 1      ; FF_X56_Y16_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.302   ; 0.419   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                    ;
;   4.883 ;   0.000 ;    ; uTco ; 1      ; FF_X56_Y16_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.883 ;   0.000 ; FF ; CELL ; 2      ; FF_X56_Y16_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.141 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X56_Y16_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~1|dataf                                                                                                                                        ;
;   5.220 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X56_Y16_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~1|sumout                                                                                                                                       ;
;   5.220 ;   0.000 ; RR ; IC   ; 1      ; FF_X56_Y16_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.302 ;   0.082 ; RR ; CELL ; 1      ; FF_X56_Y16_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 5.007   ; 5.007    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.860 ;   2.602  ; RR ; IC   ; 1      ; FF_X56_Y16_N44   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.524 ;   0.664  ; RR ; CELL ; 1      ; FF_X56_Y16_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.007 ;   -0.517 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 5.007   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 5.007   ; 0.000    ;    ; uTh  ; 1      ; FF_X56_Y16_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Hold slack is 0.296 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 5.310                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time ; 5.014                                                                                                                                                                                                                                                                                                                                  ;
; Slack              ; 0.296                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.124 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.420 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.593       ; 53         ; 0.000 ; 2.143 ;
;    Cell                ;       ; 3     ; 2.297       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.257       ; 61         ; 0.000 ; 0.257 ;
;    Cell                ;       ; 3     ; 0.163       ; 39         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.112       ; 56         ; 0.000 ; 2.609 ;
;    Cell                ;       ; 3     ; 2.419       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                       ;
; 4.890   ; 4.890   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.317 ;   2.143 ; RR ; IC   ; 1      ; FF_X62_Y17_N32      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.890 ;   0.573 ; RR ; CELL ; 1      ; FF_X62_Y17_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.310   ; 0.420   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                              ;
;   4.890 ;   0.000 ;    ; uTco ; 1      ; FF_X62_Y17_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.890 ;   0.000 ; FF ; CELL ; 1      ; FF_X62_Y17_N32      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.147 ;   0.257 ; FF ; IC   ; 2      ; LABCELL_X62_Y17_N30 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~53|dataf                                                                                                                                                 ;
;   5.225 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X62_Y17_N30 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~53|sumout                                                                                                                                                ;
;   5.225 ;   0.000 ; FF ; IC   ; 1      ; FF_X62_Y17_N32      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|d                                                                                                                                ;
;   5.310 ;   0.085 ; FF ; CELL ; 1      ; FF_X62_Y17_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                        ;
; 5.014   ; 5.014    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.867 ;   2.609  ; RR ; IC   ; 1      ; FF_X62_Y17_N32   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   5.531 ;   0.664  ; RR ; CELL ; 1      ; FF_X62_Y17_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   5.014 ;   -0.517 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                ;
; 5.014   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                      ;
; 5.014   ; 0.000    ;    ; uTh  ; 1      ; FF_X62_Y17_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Hold slack is 0.296 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 5.316                                                                                                                                                                                                                                                                                                                                  ;
; Data Required Time ; 5.020                                                                                                                                                                                                                                                                                                                                  ;
; Slack              ; 0.296                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.130 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.593       ; 53         ; 0.000 ; 2.143 ;
;    Cell                ;       ; 3     ; 2.297       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.264       ; 62         ; 0.000 ; 0.264 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.112       ; 56         ; 0.000 ; 2.609 ;
;    Cell                ;       ; 3     ; 2.425       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                       ;
; 4.890   ; 4.890   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                        ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                        ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   4.317 ;   2.143 ; RR ; IC   ; 1      ; FF_X62_Y17_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.890 ;   0.573 ; RR ; CELL ; 1      ; FF_X62_Y17_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.316   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                              ;
;   4.890 ;   0.000 ;    ; uTco ; 1      ; FF_X62_Y17_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.890 ;   0.000 ; FF ; CELL ; 1      ; FF_X62_Y17_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.154 ;   0.264 ; FF ; IC   ; 2      ; LABCELL_X62_Y17_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|dataf                                                                                                                                                 ;
;   5.232 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X62_Y17_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|sumout                                                                                                                                                ;
;   5.232 ;   0.000 ; FF ; IC   ; 1      ; FF_X62_Y17_N43      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                          ;
;   5.316 ;   0.084 ; FF ; CELL ; 1      ; FF_X62_Y17_N43      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 5.020   ; 5.020    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.867 ;   2.609  ; RR ; IC   ; 1      ; FF_X62_Y17_N43   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.537 ;   0.670  ; RR ; CELL ; 1      ; FF_X62_Y17_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.020 ;   -0.517 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 5.020   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 5.020   ; 0.000    ;    ; uTh  ; 1      ; FF_X62_Y17_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Hold slack is 0.297 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.278                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.981                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.297                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.124 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.421 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.557       ; 53         ; 0.000 ; 2.107 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.265       ; 63         ; 0.000 ; 0.265 ;
;    Cell                ;       ; 3     ; 0.156       ; 37         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.071       ; 56         ; 0.000 ; 2.568 ;
;    Cell                ;       ; 3     ; 2.421       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.857   ; 4.857   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.281 ;   2.107 ; RR ; IC   ; 1      ; FF_X39_Y28_N32       ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.857 ;   0.576 ; RR ; CELL ; 1      ; FF_X39_Y28_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.278   ; 0.421   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.857 ;   0.000 ;    ; uTco ; 1      ; FF_X39_Y28_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.857 ;   0.000 ; FF ; CELL ; 1      ; FF_X39_Y28_N32       ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.122 ;   0.265 ; FF ; IC   ; 2      ; MLABCELL_X39_Y28_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|dataf                                                                                                                                                 ;
;   5.200 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X39_Y28_N30 ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|sumout                                                                                                                                                ;
;   5.200 ;   0.000 ; FF ; IC   ; 1      ; FF_X39_Y28_N32       ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|d                                                                                                                                ;
;   5.278 ;   0.078 ; FF ; CELL ; 1      ; FF_X39_Y28_N32       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.981   ; 4.981    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.826 ;   2.568  ; RR ; IC   ; 1      ; FF_X39_Y28_N32   ; i_system_bd|mm_interconnect_1|axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   5.492 ;   0.666  ; RR ; CELL ; 1      ; FF_X39_Y28_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.981 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.981   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.981   ; 0.000    ;    ; uTh  ; 1      ; FF_X39_Y28_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Hold slack is 0.298 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.275                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.977                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.298                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.424 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.548       ; 53         ; 0.000 ; 2.098 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.062       ; 56         ; 0.000 ; 2.559 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.851   ; 4.851   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.272 ;   2.098 ; RR ; IC   ; 1      ; FF_X30_Y28_N32      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   4.851 ;   0.579 ; RR ; CELL ; 1      ; FF_X30_Y28_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; 5.275   ; 0.424   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.851 ;   0.000 ;    ; uTco ; 1      ; FF_X30_Y28_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.851 ;   0.000 ; FF ; CELL ; 2      ; FF_X30_Y28_N32      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|q                                                                                                                                ;
;   5.114 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X30_Y28_N30 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|dataf                                                                                                                                       ;
;   5.193 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X30_Y28_N30 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|sumout                                                                                                                                      ;
;   5.193 ;   0.000 ; RR ; IC   ; 1      ; FF_X30_Y28_N32      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                ;
;   5.275 ;   0.082 ; RR ; CELL ; 1      ; FF_X30_Y28_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.977   ; 4.977    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.817 ;   2.559  ; RR ; IC   ; 1      ; FF_X30_Y28_N32   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.488 ;   0.671  ; RR ; CELL ; 1      ; FF_X30_Y28_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.977 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.977   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.977   ; 0.000    ;    ; uTh  ; 1      ; FF_X30_Y28_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Hold slack is 0.300 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.290                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.990                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.300                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.547       ; 52         ; 0.000 ; 2.097 ;
;    Cell                ;       ; 3     ; 2.317       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.274       ; 64         ; 0.000 ; 0.274 ;
;    Cell                ;       ; 3     ; 0.152       ; 36         ; 0.000 ; 0.077 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.061       ; 56         ; 0.000 ; 2.558 ;
;    Cell                ;       ; 3     ; 2.440       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.864   ; 4.864   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.271 ;   2.097 ; RR ; IC   ; 1      ; FF_X28_Y29_N35       ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]|clk                                                                                                                              ;
;   4.864 ;   0.593 ; RR ; CELL ; 1      ; FF_X28_Y29_N35       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
; 5.290   ; 0.426   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.864 ;   0.000 ;    ; uTco ; 1      ; FF_X28_Y29_N35       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
;   4.864 ;   0.000 ; FF ; CELL ; 2      ; FF_X28_Y29_N35       ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]|q                                                                                                                                ;
;   5.138 ;   0.274 ; FF ; IC   ; 2      ; MLABCELL_X28_Y29_N33 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|dataf                                                                                                                                       ;
;   5.215 ;   0.077 ; FF ; CELL ; 1      ; MLABCELL_X28_Y29_N33 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~21|sumout                                                                                                                                      ;
;   5.215 ;   0.000 ; FF ; IC   ; 1      ; FF_X28_Y29_N35       ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]|d                                                                                                                                ;
;   5.290 ;   0.075 ; FF ; CELL ; 1      ; FF_X28_Y29_N35       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
+---------+---------+----+------+--------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.990   ; 4.990    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.816 ;   2.558  ; RR ; IC   ; 1      ; FF_X28_Y29_N35   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11]|clk                                                                                                                              ;
;   5.501 ;   0.685  ; RR ; CELL ; 1      ; FF_X28_Y29_N35   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
;   4.990 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.990   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.990   ; 0.000    ;    ; uTh  ; 1      ; FF_X28_Y29_N35   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[11] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Hold slack is 0.300 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.277                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 4.977                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.300                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.548       ; 53         ; 0.000 ; 2.098 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.265       ; 62         ; 0.000 ; 0.265 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.062       ; 56         ; 0.000 ; 2.559 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.851   ; 4.851   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.272 ;   2.098 ; RR ; IC   ; 1      ; FF_X30_Y28_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.851 ;   0.579 ; RR ; CELL ; 1      ; FF_X30_Y28_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.277   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.851 ;   0.000 ;    ; uTco ; 1      ; FF_X30_Y28_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.851 ;   0.000 ; FF ; CELL ; 2      ; FF_X30_Y28_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.116 ;   0.265 ; FF ; IC   ; 2      ; LABCELL_X30_Y28_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~41|dataf                                                                                                                                       ;
;   5.195 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X30_Y28_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~41|sumout                                                                                                                                      ;
;   5.195 ;   0.000 ; RR ; IC   ; 1      ; FF_X30_Y28_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.277 ;   0.082 ; RR ; CELL ; 1      ; FF_X30_Y28_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.977   ; 4.977    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.817 ;   2.559  ; RR ; IC   ; 1      ; FF_X30_Y28_N44   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.488 ;   0.671  ; RR ; CELL ; 1      ; FF_X30_Y28_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.977 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.977   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.977   ; 0.000    ;    ; uTh  ; 1      ; FF_X30_Y28_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Hold slack is 0.300 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.279                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.979                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.300                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.561       ; 53         ; 0.000 ; 2.111 ;
;    Cell                ;       ; 3     ; 2.292       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.163       ; 38         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.076       ; 56         ; 0.000 ; 2.573 ;
;    Cell                ;       ; 3     ; 2.414       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.853   ; 4.853   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 23148  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.285 ;   2.111 ; RR ; IC   ; 1      ; FF_X40_Y33_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   4.853 ;   0.568 ; RR ; CELL ; 1      ; FF_X40_Y33_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
; 5.279   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.853 ;   0.000 ;    ; uTco ; 1      ; FF_X40_Y33_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.853 ;   0.000 ; FF ; CELL ; 1      ; FF_X40_Y33_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|q                                                                                                                                ;
;   5.116 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X40_Y33_N30 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~45|dataf                                                                                                                                                 ;
;   5.194 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X40_Y33_N30 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~45|sumout                                                                                                                                                ;
;   5.194 ;   0.000 ; FF ; IC   ; 1      ; FF_X40_Y33_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|d                                                                                                                                ;
;   5.279 ;   0.085 ; FF ; CELL ; 1      ; FF_X40_Y33_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.979   ; 4.979    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 23148  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.831 ;   2.573  ; RR ; IC   ; 1      ; FF_X40_Y33_N32   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE|clk                                                                                                                              ;
;   5.490 ;   0.659  ; RR ; CELL ; 1      ; FF_X40_Y33_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
;   4.979 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.979   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.979   ; 0.000    ;    ; uTh  ; 1      ; FF_X40_Y33_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 2.839 

Tcl Command:
    report_timing -append -recovery -file timing_impl.log -npaths 20 -detail full_path

Options:
    -recovery 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y63_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y63_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y65_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y65_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y65_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y65_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y65_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y65_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y65_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y56_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y56_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y59_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y59_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y59_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y59_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y59_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y59_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y59_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y59_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y59_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y58_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y58_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y58_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y58_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y58_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y58_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y58_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y49_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.593 

Tcl Command:
    report_timing -append -removal -file timing_impl.log -npaths 20 -detail full_path

Options:
    -removal 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 1.017 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[225]                                                                                                                                                                                                                                                                                          ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.100      ; 1.117      ;
; 1.017 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[221]                                                                                                                                                                                                                                                                                          ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.100      ; 1.117      ;
; 1.017 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[232]                                                                                                                                                                                                                                                                                          ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.100      ; 1.117      ;
; 1.019 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[218]                                                                                                                                                                                                                                                                                          ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.098      ; 1.117      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y44_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y44_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y42_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y51_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y49_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Removal slack is 1.017 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[225] ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Data Arrival Time  ; 9.904                                                                                                      ;
; Data Required Time ; 8.887                                                                                                      ;
; Slack              ; 1.017                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.117 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.660       ; 52         ; 0.000  ; 2.120  ;
;    Cell                ;       ; 5     ; 4.287       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.514       ; 46         ; 0.514  ; 0.514  ;
;    Cell                ;       ; 2     ; 0.603       ; 54         ; 0.000  ; 0.603  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.464       ; 53         ; 0.000  ; 2.585  ;
;    Cell                ;       ; 6     ; 4.917       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                           ;
; 8.787   ; 8.787    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.750 ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.100 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.100 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   2.940 ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   2.940 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   4.559 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   5.741 ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   6.066 ;   0.325  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   8.186 ;   2.120  ; RR ; IC   ; 1      ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                            ;
;   8.787 ;   0.601  ; RR ; CELL ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; 9.904   ; 1.117    ;    ;      ;        ;                           ; data path                                                                                                  ;
;   8.787 ;   0.000  ;    ; uTco ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
;   8.787 ;   0.000  ; FF ; CELL ; 237    ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                              ;
;   9.301 ;   0.514  ; FF ; IC   ; 1      ; FF_X63_Y12_N23            ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[225]|clrn                                           ;
;   9.904 ;   0.603  ; FR ; CELL ; 1      ; FF_X63_Y12_N23            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[225] ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                            ;
; 8.887    ; 8.887    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   7.129  ;   0.355  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   9.714  ;   2.585  ; RR ; IC   ; 1      ; FF_X63_Y12_N23            ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[225]|clk                                            ;
;   10.381 ;   0.667  ; RR ; CELL ; 1      ; FF_X63_Y12_N23            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[225] ;
;   8.887  ;   -1.494 ;    ;      ;        ;                           ; clock pessimism removed                                                                                    ;
; 8.887    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                          ;
; 8.887    ; 0.000    ;    ; uTh  ; 1      ; FF_X63_Y12_N23            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[225] ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Removal slack is 1.017 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[221] ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Data Arrival Time  ; 9.904                                                                                                      ;
; Data Required Time ; 8.887                                                                                                      ;
; Slack              ; 1.017                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.117 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.660       ; 52         ; 0.000  ; 2.120  ;
;    Cell                ;       ; 5     ; 4.287       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.514       ; 46         ; 0.514  ; 0.514  ;
;    Cell                ;       ; 2     ; 0.603       ; 54         ; 0.000  ; 0.603  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.464       ; 53         ; 0.000  ; 2.585  ;
;    Cell                ;       ; 6     ; 4.917       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                           ;
; 8.787   ; 8.787    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.750 ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.100 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.100 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   2.940 ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   2.940 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   4.559 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   5.741 ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   6.066 ;   0.325  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   8.186 ;   2.120  ; RR ; IC   ; 1      ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                            ;
;   8.787 ;   0.601  ; RR ; CELL ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; 9.904   ; 1.117    ;    ;      ;        ;                           ; data path                                                                                                  ;
;   8.787 ;   0.000  ;    ; uTco ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
;   8.787 ;   0.000  ; FF ; CELL ; 237    ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                              ;
;   9.301 ;   0.514  ; FF ; IC   ; 1      ; FF_X63_Y12_N5             ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[221]|clrn                                           ;
;   9.904 ;   0.603  ; FR ; CELL ; 1      ; FF_X63_Y12_N5             ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[221] ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                            ;
; 8.887    ; 8.887    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   7.129  ;   0.355  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   9.714  ;   2.585  ; RR ; IC   ; 1      ; FF_X63_Y12_N5             ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[221]|clk                                            ;
;   10.381 ;   0.667  ; RR ; CELL ; 1      ; FF_X63_Y12_N5             ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[221] ;
;   8.887  ;   -1.494 ;    ;      ;        ;                           ; clock pessimism removed                                                                                    ;
; 8.887    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                          ;
; 8.887    ; 0.000    ;    ; uTh  ; 1      ; FF_X63_Y12_N5             ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[221] ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Removal slack is 1.017 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[232] ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Data Arrival Time  ; 9.904                                                                                                      ;
; Data Required Time ; 8.887                                                                                                      ;
; Slack              ; 1.017                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.100 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.117 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.660       ; 52         ; 0.000  ; 2.120  ;
;    Cell                ;       ; 5     ; 4.287       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.514       ; 46         ; 0.514  ; 0.514  ;
;    Cell                ;       ; 2     ; 0.603       ; 54         ; 0.000  ; 0.603  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.464       ; 53         ; 0.000  ; 2.585  ;
;    Cell                ;       ; 6     ; 4.917       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                           ;
; 8.787   ; 8.787    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.750 ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.100 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.100 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   2.940 ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   2.940 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   4.559 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   5.741 ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   6.066 ;   0.325  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   8.186 ;   2.120  ; RR ; IC   ; 1      ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                            ;
;   8.787 ;   0.601  ; RR ; CELL ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; 9.904   ; 1.117    ;    ;      ;        ;                           ; data path                                                                                                  ;
;   8.787 ;   0.000  ;    ; uTco ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
;   8.787 ;   0.000  ; FF ; CELL ; 237    ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                              ;
;   9.301 ;   0.514  ; FF ; IC   ; 1      ; FF_X63_Y12_N29            ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[232]|clrn                                           ;
;   9.904 ;   0.603  ; FR ; CELL ; 1      ; FF_X63_Y12_N29            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[232] ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                            ;
; 8.887    ; 8.887    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   7.129  ;   0.355  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   9.714  ;   2.585  ; RR ; IC   ; 1      ; FF_X63_Y12_N29            ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[232]|clk                                            ;
;   10.381 ;   0.667  ; RR ; CELL ; 1      ; FF_X63_Y12_N29            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[232] ;
;   8.887  ;   -1.494 ;    ;      ;        ;                           ; clock pessimism removed                                                                                    ;
; 8.887    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                          ;
; 8.887    ; 0.000    ;    ; uTh  ; 1      ; FF_X63_Y12_N29            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[232] ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Removal slack is 1.019 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[218] ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
; Data Arrival Time  ; 9.904                                                                                                      ;
; Data Required Time ; 8.885                                                                                                      ;
; Slack              ; 1.019                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.098 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.117 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.660       ; 52         ; 0.000  ; 2.120  ;
;    Cell                ;       ; 5     ; 4.287       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.514       ; 46         ; 0.514  ; 0.514  ;
;    Cell                ;       ; 2     ; 0.603       ; 54         ; 0.000  ; 0.603  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.464       ; 53         ; 0.000  ; 2.585  ;
;    Cell                ;       ; 6     ; 4.915       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                           ;
; 8.787   ; 8.787    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.750 ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.100 ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.100 ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   2.940 ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   2.940 ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   4.559 ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   5.741 ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   6.066 ;   0.325  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   8.186 ;   2.120  ; RR ; IC   ; 1      ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                            ;
;   8.787 ;   0.601  ; RR ; CELL ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
; 9.904   ; 1.117    ;    ;      ;        ;                           ; data path                                                                                                  ;
;   8.787 ;   0.000  ;    ; uTco ; 1      ; FF_X64_Y12_N56            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                        ;
;   8.787 ;   0.000  ; FF ; CELL ; 237    ; FF_X64_Y12_N56            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                              ;
;   9.301 ;   0.514  ; FF ; IC   ; 1      ; FF_X63_Y12_N25            ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[218]|clrn                                           ;
;   9.904 ;   0.603  ; FR ; CELL ; 1      ; FF_X63_Y12_N25            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[218] ;
+---------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                    ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                            ;
; 8.885    ; 8.885    ;    ;      ;        ;                           ; clock path                                                                                                 ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                             ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                    ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                            ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                            ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                          ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                            ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                                   ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                                   ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                    ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                       ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                                ;
;   7.129  ;   0.355  ; RR ; CELL ; 741    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                               ;
;   9.714  ;   2.585  ; RR ; IC   ; 1      ; FF_X63_Y12_N25            ; i_system_bd|vga_out|i_up|i_xfer_cntrl|d_data_cntrl_int[218]|clk                                            ;
;   10.379 ;   0.665  ; RR ; CELL ; 1      ; FF_X63_Y12_N25            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[218] ;
;   8.885  ;   -1.494 ;    ;      ;        ;                           ; clock pessimism removed                                                                                    ;
; 8.885    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                          ;
; 8.885    ; 0.000    ;    ; uTh  ; 1      ; FF_X63_Y12_N25            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[218] ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


