LI R6 0080
LI R3 0004
SLL R6 R6 0000
# R3 = 0004; R6 = 8000
SW R6 R3 0000
LW R6 R4 0000
# MEM[8000] = 0004; R4 = 0004
ADDU R3 R4 R4
# R4 = 0008
ADDIU R3 0007
# R3 = 000B
LI R1 0002
LI R2 0003
ADDU R2 R1 R2
# R2 = 0005; R1 = 0002
LW R6 R5 0000
# R5 = MEM[8000] = 0004
ADDU R3 R2 R3
ADDU R5 R3 R5
# R3 = 0010; R5 = 0014
SW R6 R5 0001
LW R6 R5 0001
# MEM[8001] = 0014; R5 = 0014
SLL R5 R5 0000
SW R6 R5 0002
# MEM[8002] = R5 = 1400
LW R6 R3 0002
# R3 = 1400
ADDU R5 R3 R5
# R5 = 2800
NOP
NOP
NOP
NOP
NOP
JR R7
NOP