-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv3_from_precomputed_conv2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    h0 : IN STD_LOGIC_VECTOR (8 downto 0);
    w0 : IN STD_LOGIC_VECTOR (7 downto 0);
    th_eff : IN STD_LOGIC_VECTOR (7 downto 0);
    tw_eff : IN STD_LOGIC_VECTOR (7 downto 0);
    conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce0 : OUT STD_LOGIC;
    conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_b_0_0_val : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_buf_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    conv2_buf_ce0 : OUT STD_LOGIC;
    conv2_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_ftmap_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_ftmap_ce0 : OUT STD_LOGIC;
    output_ftmap_we0 : OUT STD_LOGIC;
    output_ftmap_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_293_p_ce : OUT STD_LOGIC;
    grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_297_p_ce : OUT STD_LOGIC );
end;


architecture behav of srcnn_conv3_from_precomputed_conv2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal w0_cast4_fu_336_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal w0_cast4_reg_884 : STD_LOGIC_VECTOR (8 downto 0);
    signal C2H_fu_348_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal C2H_reg_889 : STD_LOGIC_VECTOR (8 downto 0);
    signal C2W_fu_354_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal C2W_reg_894 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub60_fu_360_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub60_reg_899 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub67_fu_366_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub67_reg_904 : STD_LOGIC_VECTOR (8 downto 0);
    signal bound29_fu_380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound29_reg_909 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln176_2_fu_409_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln176_2_reg_917 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln176_fu_432_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln176_reg_922 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln176_fu_404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln176_1_fu_440_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln176_1_reg_927 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln176_1_fu_452_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln176_1_reg_932 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_fu_483_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_reg_937 : STD_LOGIC_VECTOR (8 downto 0);
    signal output_ftmap_addr_reg_942 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln182_fu_509_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln182_reg_950 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln189_fu_535_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln189_reg_955 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln182_fu_503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln204_fu_554_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln204_reg_960 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_idle : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_ready : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_ce0 : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_idle : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_ready : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_ce0 : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out_ap_vld : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce : STD_LOGIC;
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce : STD_LOGIC;
    signal n2_reg_240 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal acc3_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln210_2_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ox_fu_82 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln177_fu_565_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal oy_fu_86 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten34_fu_90 : STD_LOGIC_VECTOR (15 downto 0);
    signal th_eff_cast_fu_344_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tw_eff_cast_fu_340_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bound29_fu_380_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bound29_fu_380_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln177_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln176_fu_421_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln176_fu_448_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln176_fu_457_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln210_fu_461_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln177_fu_479_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln210_fu_473_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln210_1_fu_488_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln210_fu_492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_519_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln189_5_fu_531_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln189_fu_515_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_542_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln204_fu_550_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln189_4_fu_527_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1043_ce : STD_LOGIC;
    signal grp_fu_1047_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal bound29_fu_380_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal bound29_fu_380_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln189 : IN STD_LOGIC_VECTOR (8 downto 0);
        conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce0 : OUT STD_LOGIC;
        conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_487236_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_487236_out_ap_vld : OUT STD_LOGIC;
        mux_case_385230_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_385230_out_ap_vld : OUT STD_LOGIC;
        mux_case_283224_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_283224_out_ap_vld : OUT STD_LOGIC;
        mux_case_181218_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_181218_out_ap_vld : OUT STD_LOGIC;
        mux_case_079212_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_079212_out_ap_vld : OUT STD_LOGIC;
        mux_case_476206_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_476206_out_ap_vld : OUT STD_LOGIC;
        mux_case_374200_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_374200_out_ap_vld : OUT STD_LOGIC;
        mux_case_272194_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_272194_out_ap_vld : OUT STD_LOGIC;
        mux_case_170188_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_170188_out_ap_vld : OUT STD_LOGIC;
        mux_case_068182_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_068182_out_ap_vld : OUT STD_LOGIC;
        mux_case_465176_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_465176_out_ap_vld : OUT STD_LOGIC;
        mux_case_363170_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_363170_out_ap_vld : OUT STD_LOGIC;
        mux_case_261164_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_261164_out_ap_vld : OUT STD_LOGIC;
        mux_case_159158_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_159158_out_ap_vld : OUT STD_LOGIC;
        mux_case_057152_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_057152_out_ap_vld : OUT STD_LOGIC;
        mux_case_454146_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_454146_out_ap_vld : OUT STD_LOGIC;
        mux_case_352140_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_352140_out_ap_vld : OUT STD_LOGIC;
        mux_case_250134_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_250134_out_ap_vld : OUT STD_LOGIC;
        mux_case_148128_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_148128_out_ap_vld : OUT STD_LOGIC;
        mux_case_046122_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_046122_out_ap_vld : OUT STD_LOGIC;
        mux_case_4115_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4115_out_ap_vld : OUT STD_LOGIC;
        mux_case_3109_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3109_out_ap_vld : OUT STD_LOGIC;
        mux_case_2103_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2103_out_ap_vld : OUT STD_LOGIC;
        mux_case_197_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_197_out_ap_vld : OUT STD_LOGIC;
        mux_case_091_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        mux_case_091_out_ap_vld : OUT STD_LOGIC );
    end component;


    component srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        acc3 : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln176_3 : IN STD_LOGIC_VECTOR (8 downto 0);
        h0_cast : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln173 : IN STD_LOGIC_VECTOR (8 downto 0);
        sub60_cast : IN STD_LOGIC_VECTOR (8 downto 0);
        add_ln204 : IN STD_LOGIC_VECTOR (12 downto 0);
        zext_ln180_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        w0_cast5 : IN STD_LOGIC_VECTOR (7 downto 0);
        zext_ln174 : IN STD_LOGIC_VECTOR (8 downto 0);
        zext_ln176 : IN STD_LOGIC_VECTOR (8 downto 0);
        conv2_buf_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        conv2_buf_ce0 : OUT STD_LOGIC;
        conv2_buf_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_091_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_197_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_2103_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_3109_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_4115_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_046122_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_148128_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_250134_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_352140_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_454146_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_057152_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_159158_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_261164_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_363170_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_465176_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_068182_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_170188_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_272194_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_374200_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_476206_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_079212_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_181218_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_283224_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_385230_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        mux_case_487236_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        acc3_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        acc3_2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_1043_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_1043_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1043_p_ce : OUT STD_LOGIC;
        grp_fu_1047_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_1047_p_ce : OUT STD_LOGIC );
    end component;


    component srcnn_mul_8ns_8ns_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261 : component srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start,
        ap_done => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done,
        ap_idle => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_idle,
        ap_ready => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_ready,
        add_ln189 => add_ln189_reg_955,
        conv3_weights_address0 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_address0,
        conv3_weights_ce0 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_ce0,
        conv3_weights_q0 => conv3_weights_q0,
        mux_case_487236_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out,
        mux_case_487236_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out_ap_vld,
        mux_case_385230_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out,
        mux_case_385230_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out_ap_vld,
        mux_case_283224_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out,
        mux_case_283224_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out_ap_vld,
        mux_case_181218_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out,
        mux_case_181218_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out_ap_vld,
        mux_case_079212_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out,
        mux_case_079212_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out_ap_vld,
        mux_case_476206_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out,
        mux_case_476206_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out_ap_vld,
        mux_case_374200_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out,
        mux_case_374200_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out_ap_vld,
        mux_case_272194_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out,
        mux_case_272194_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out_ap_vld,
        mux_case_170188_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out,
        mux_case_170188_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out_ap_vld,
        mux_case_068182_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out,
        mux_case_068182_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out_ap_vld,
        mux_case_465176_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out,
        mux_case_465176_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out_ap_vld,
        mux_case_363170_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out,
        mux_case_363170_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out_ap_vld,
        mux_case_261164_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out,
        mux_case_261164_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out_ap_vld,
        mux_case_159158_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out,
        mux_case_159158_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out_ap_vld,
        mux_case_057152_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out,
        mux_case_057152_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out_ap_vld,
        mux_case_454146_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out,
        mux_case_454146_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out_ap_vld,
        mux_case_352140_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out,
        mux_case_352140_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out_ap_vld,
        mux_case_250134_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out,
        mux_case_250134_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out_ap_vld,
        mux_case_148128_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out,
        mux_case_148128_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out_ap_vld,
        mux_case_046122_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out,
        mux_case_046122_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out_ap_vld,
        mux_case_4115_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out,
        mux_case_4115_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out_ap_vld,
        mux_case_3109_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out,
        mux_case_3109_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out_ap_vld,
        mux_case_2103_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out,
        mux_case_2103_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out_ap_vld,
        mux_case_197_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out,
        mux_case_197_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out_ap_vld,
        mux_case_091_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out,
        mux_case_091_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out_ap_vld);

    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293 : component srcnn_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start,
        ap_done => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done,
        ap_idle => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_idle,
        ap_ready => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_ready,
        acc3 => acc3_reg_251,
        zext_ln176_3 => add_ln176_1_reg_932,
        h0_cast => h0,
        zext_ln173 => C2H_reg_889,
        sub60_cast => sub60_reg_899,
        add_ln204 => add_ln204_reg_960,
        zext_ln180_1 => empty_reg_937,
        w0_cast5 => w0,
        zext_ln174 => C2W_reg_894,
        zext_ln176 => sub67_reg_904,
        conv2_buf_address0 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_address0,
        conv2_buf_ce0 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_ce0,
        conv2_buf_q0 => conv2_buf_q0,
        mux_case_091_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_091_out,
        mux_case_197_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_197_out,
        mux_case_2103_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_2103_out,
        mux_case_3109_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_3109_out,
        mux_case_4115_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_4115_out,
        mux_case_046122_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_046122_out,
        mux_case_148128_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_148128_out,
        mux_case_250134_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_250134_out,
        mux_case_352140_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_352140_out,
        mux_case_454146_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_454146_out,
        mux_case_057152_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_057152_out,
        mux_case_159158_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_159158_out,
        mux_case_261164_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_261164_out,
        mux_case_363170_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_363170_out,
        mux_case_465176_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_465176_out,
        mux_case_068182_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_068182_out,
        mux_case_170188_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_170188_out,
        mux_case_272194_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_272194_out,
        mux_case_374200_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_374200_out,
        mux_case_476206_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_476206_out,
        mux_case_079212_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_079212_out,
        mux_case_181218_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_181218_out,
        mux_case_283224_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_283224_out,
        mux_case_385230_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_385230_out,
        mux_case_487236_reload => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_mux_case_487236_out,
        acc3_2_out => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out,
        acc3_2_out_ap_vld => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out_ap_vld,
        grp_fu_1043_p_din0 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din0,
        grp_fu_1043_p_din1 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din1,
        grp_fu_1043_p_opcode => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_opcode,
        grp_fu_1043_p_dout0 => grp_fu_293_p_dout0,
        grp_fu_1043_p_ce => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce,
        grp_fu_1047_p_din0 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din0,
        grp_fu_1047_p_din1 => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din1,
        grp_fu_1047_p_dout0 => grp_fu_297_p_dout0,
        grp_fu_1047_p_ce => grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce);

    mul_8ns_8ns_16_1_1_U265 : component srcnn_mul_8ns_8ns_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => bound29_fu_380_p0,
        din1 => bound29_fu_380_p1,
        dout => bound29_fu_380_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_0))) then 
                    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_ready = ap_const_logic_1)) then 
                    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    acc3_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                acc3_reg_251 <= conv3_b_0_0_val;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                acc3_reg_251 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_acc3_2_out;
            end if; 
        end if;
    end process;

    indvar_flatten34_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten34_fu_90 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_1))) then 
                indvar_flatten34_fu_90 <= add_ln176_2_reg_917;
            end if; 
        end if;
    end process;

    n2_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                n2_reg_240 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                n2_reg_240 <= add_ln182_reg_950;
            end if; 
        end if;
    end process;

    ox_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                ox_fu_82 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_1))) then 
                ox_fu_82 <= add_ln177_fu_565_p2;
            end if; 
        end if;
    end process;

    oy_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                oy_fu_86 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_1))) then 
                oy_fu_86 <= select_ln176_1_reg_927;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                C2H_reg_889 <= C2H_fu_348_p2;
                C2W_reg_894 <= C2W_fu_354_p2;
                bound29_reg_909 <= bound29_fu_380_p2;
                sub60_reg_899 <= sub60_fu_360_p2;
                sub67_reg_904 <= sub67_fu_366_p2;
                    w0_cast4_reg_884(7 downto 0) <= w0_cast4_fu_336_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_404_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln176_1_reg_932 <= add_ln176_1_fu_452_p2;
                empty_reg_937 <= empty_fu_483_p2;
                output_ftmap_addr_reg_942 <= zext_ln210_2_fu_498_p1(16 - 1 downto 0);
                select_ln176_1_reg_927 <= select_ln176_1_fu_440_p3;
                select_ln176_reg_922 <= select_ln176_fu_432_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln176_2_reg_917 <= add_ln176_2_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln182_reg_950 <= add_ln182_fu_509_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_0))) then
                add_ln189_reg_955 <= add_ln189_fu_535_p2;
                    add_ln204_reg_960(12 downto 2) <= add_ln204_fu_554_p2(12 downto 2);
            end if;
        end if;
    end process;
    w0_cast4_reg_884(8) <= '0';
    add_ln204_reg_960(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln176_fu_404_p2, ap_CS_fsm_state3, icmp_ln182_fu_503_p2, grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done, grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln176_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    C2H_fu_348_p2 <= std_logic_vector(unsigned(th_eff_cast_fu_344_p1) + unsigned(ap_const_lv9_4));
    C2W_fu_354_p2 <= std_logic_vector(unsigned(tw_eff_cast_fu_340_p1) + unsigned(ap_const_lv9_4));
    add_ln176_1_fu_452_p2 <= std_logic_vector(unsigned(zext_ln176_fu_448_p1) + unsigned(h0));
    add_ln176_2_fu_409_p2 <= std_logic_vector(unsigned(indvar_flatten34_fu_90) + unsigned(ap_const_lv16_1));
    add_ln176_fu_421_p2 <= std_logic_vector(unsigned(oy_fu_86) + unsigned(ap_const_lv8_1));
    add_ln177_fu_565_p2 <= std_logic_vector(unsigned(select_ln176_reg_922) + unsigned(ap_const_lv8_1));
    add_ln182_fu_509_p2 <= std_logic_vector(unsigned(n2_reg_240) + unsigned(ap_const_lv6_1));
    add_ln189_fu_535_p2 <= std_logic_vector(unsigned(zext_ln189_5_fu_531_p1) + unsigned(zext_ln189_fu_515_p1));
    add_ln204_fu_554_p2 <= std_logic_vector(unsigned(zext_ln204_fu_550_p1) + unsigned(zext_ln189_4_fu_527_p1));
    add_ln210_fu_492_p2 <= std_logic_vector(unsigned(sub_ln210_fu_473_p2) + unsigned(zext_ln210_1_fu_488_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done)
    begin
        if ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done)
    begin
        if ((grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln176_fu_404_p2)
    begin
        if ((((icmp_ln176_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln176_fu_404_p2)
    begin
        if (((icmp_ln176_fu_404_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound29_fu_380_p0 <= bound29_fu_380_p00(8 - 1 downto 0);
    bound29_fu_380_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(th_eff),16));
    bound29_fu_380_p1 <= bound29_fu_380_p10(8 - 1 downto 0);
    bound29_fu_380_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tw_eff),16));
    conv2_buf_address0 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_address0;
    conv2_buf_ce0 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_conv2_buf_ce0;
    conv3_weights_address0 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_address0;
    conv3_weights_ce0 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_conv3_weights_ce0;
    empty_fu_483_p2 <= std_logic_vector(unsigned(zext_ln177_fu_479_p1) + unsigned(w0_cast4_reg_884));
    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6_fu_261_ap_start_reg;
    grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_ap_start_reg;

    grp_fu_1043_ce_assign_proc : process(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1043_ce <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_ce;
        else 
            grp_fu_1043_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_1047_ce_assign_proc : process(grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_1047_ce <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_ce;
        else 
            grp_fu_1047_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_293_p_ce <= grp_fu_1043_ce;
    grp_fu_293_p_din0 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din0;
    grp_fu_293_p_din1 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1043_p_din1;
    grp_fu_293_p_opcode <= ap_const_lv2_0;
    grp_fu_297_p_ce <= grp_fu_1047_ce;
    grp_fu_297_p_din0 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din0;
    grp_fu_297_p_din1 <= grp_conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_192_7_VITIS_LOOP_193_8_fu_293_grp_fu_1047_p_din1;
    icmp_ln176_fu_404_p2 <= "1" when (indvar_flatten34_fu_90 = bound29_reg_909) else "0";
    icmp_ln177_fu_427_p2 <= "1" when (ox_fu_82 = tw_eff) else "0";
    icmp_ln182_fu_503_p2 <= "1" when (n2_reg_240 = ap_const_lv6_20) else "0";
    output_ftmap_address0 <= output_ftmap_addr_reg_942;

    output_ftmap_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_ftmap_ce0 <= ap_const_logic_1;
        else 
            output_ftmap_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_ftmap_d0 <= acc3_reg_251;

    output_ftmap_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln182_fu_503_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln182_fu_503_p2 = ap_const_lv1_1))) then 
            output_ftmap_we0 <= ap_const_logic_1;
        else 
            output_ftmap_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln176_1_fu_440_p3 <= 
        add_ln176_fu_421_p2 when (icmp_ln177_fu_427_p2(0) = '1') else 
        oy_fu_86;
    select_ln176_fu_432_p3 <= 
        ap_const_lv8_0 when (icmp_ln177_fu_427_p2(0) = '1') else 
        ox_fu_82;
    sub60_fu_360_p2 <= std_logic_vector(unsigned(th_eff_cast_fu_344_p1) + unsigned(ap_const_lv9_3));
    sub67_fu_366_p2 <= std_logic_vector(unsigned(tw_eff_cast_fu_340_p1) + unsigned(ap_const_lv9_3));
    sub_ln210_fu_473_p2 <= std_logic_vector(unsigned(tmp_8_fu_465_p3) - unsigned(zext_ln210_fu_461_p1));
    th_eff_cast_fu_344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(th_eff),9));
    tmp_8_fu_465_p3 <= (trunc_ln176_fu_457_p1 & ap_const_lv8_0);
    tmp_9_fu_519_p3 <= (n2_reg_240 & ap_const_lv2_0);
    tmp_s_fu_542_p3 <= (n2_reg_240 & ap_const_lv6_0);
    trunc_ln176_fu_457_p1 <= add_ln176_1_fu_452_p2(8 - 1 downto 0);
    tw_eff_cast_fu_340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tw_eff),9));
    w0_cast4_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0),9));
    zext_ln176_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln176_1_fu_440_p3),9));
    zext_ln177_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln176_fu_432_p3),9));
    zext_ln189_4_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_519_p3),13));
    zext_ln189_5_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_519_p3),9));
    zext_ln189_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n2_reg_240),9));
    zext_ln204_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_542_p3),13));
    zext_ln210_1_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_483_p2),16));
    zext_ln210_2_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln210_fu_492_p2),64));
    zext_ln210_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln176_1_fu_452_p2),16));
end behav;
