{
	"acmid": "802280",
	"author": [
		"Chiyoji Tanaka",
		"Shinichi Murai",
		"Shunichiro Nakamura",
		"Takuji Ogihara",
		"Masayuki Terai",
		"Kozo Kinoshita"
	],
	"booktitle": "Proceedings of the 18th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/1981",
	"dblpkey": "conf/dac/TanakaMNOTK81",
	"pages": "59-65",
	"publisher": "ACM/IEEE",
	"stemmed": [
		"an",
		"integr",
		"comput",
		"aid",
		"design",
		"system",
		"for",
		"gate",
		"array",
		"masterslic",
		"part",
		"logic",
		"reorgan",
		"system",
		"lore"
	],
	"tag": [
		"array",
		"design",
		"logic"
	],
	"title": "An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1981
}