
Final_Project_PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007e0  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800096c  0800096c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800096c  0800096c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800096c  0800096c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800096c  0800096c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800096c  0800096c  0000196c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000970  08000970  00001970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000974  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000030  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000034  20000034  00002004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001a52  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000727  00000000  00000000  00003a86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000150  00000000  00000000  000041b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000de  00000000  00000000  00004300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c84e  00000000  00000000  000043de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000024a0  00000000  00000000  00020c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009eafd  00000000  00000000  000230cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c1bc9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000300  00000000  00000000  000c1c0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  000c1f0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000004 	.word	0x20000004
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08000954 	.word	0x08000954

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000008 	.word	0x20000008
 80001c8:	08000954 	.word	0x08000954

080001cc <ADC1_Wakeup>:

//-------------------------------------------------------------------------------------------
//  ADC1_Wakeup
//  Wake up ADC1 from deep-power-down mode and enable the internal voltage regulator.
//-------------------------------------------------------------------------------------------
void ADC1_Wakeup (void) {
 80001cc:	b480      	push	{r7}
 80001ce:	b083      	sub	sp, #12
 80001d0:	af00      	add	r7, sp, #0

	int wait_time;

	// 1. Exit deep power down mode
	ADC1->CR &= ~ADC_CR_DEEPPWD;
 80001d2:	4b0e      	ldr	r3, [pc, #56]	@ (800020c <ADC1_Wakeup+0x40>)
 80001d4:	689b      	ldr	r3, [r3, #8]
 80001d6:	4a0d      	ldr	r2, [pc, #52]	@ (800020c <ADC1_Wakeup+0x40>)
 80001d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80001dc:	6093      	str	r3, [r2, #8]

	// 2. Enable the ADC internal voltage regulator
	ADC1->CR |= ADC_CR_ADVREGEN;
 80001de:	4b0b      	ldr	r3, [pc, #44]	@ (800020c <ADC1_Wakeup+0x40>)
 80001e0:	689b      	ldr	r3, [r3, #8]
 80001e2:	4a0a      	ldr	r2, [pc, #40]	@ (800020c <ADC1_Wakeup+0x40>)
 80001e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80001e8:	6093      	str	r3, [r2, #8]

	// 3. Wait for ADC voltage regulator start-up time (T_ADCVREG_STUP)
	//    T_ADCVREG_STUP ≈ 20 µs at 4 MHz
	wait_time = 20 * (4000000 / 1000000);
 80001ea:	2350      	movs	r3, #80	@ 0x50
 80001ec:	607b      	str	r3, [r7, #4]
	while(wait_time != 0) {
 80001ee:	e002      	b.n	80001f6 <ADC1_Wakeup+0x2a>
		wait_time--;
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	3b01      	subs	r3, #1
 80001f4:	607b      	str	r3, [r7, #4]
	while(wait_time != 0) {
 80001f6:	687b      	ldr	r3, [r7, #4]
 80001f8:	2b00      	cmp	r3, #0
 80001fa:	d1f9      	bne.n	80001f0 <ADC1_Wakeup+0x24>
	}
}
 80001fc:	bf00      	nop
 80001fe:	bf00      	nop
 8000200:	370c      	adds	r7, #12
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	50040000 	.word	0x50040000

08000210 <ADC_Common_Configuration>:

//-------------------------------------------------------------------------------------------
//  ADC_Common_Configuration
//  Configure ADC common control register: clock mode, prescaler, and dual mode.
//-------------------------------------------------------------------------------------------
void ADC_Common_Configuration() {
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0

	// 1. Select ADC input clock through ADC_CCR, field CKMODE[1:0]
	//    CKMODE = 01: HCLK/1 (synchronous clock mode)
	ADC123_COMMON->CCR &= ~ADC_CCR_CKMODE;   // Clear CKMODE bits
 8000214:	4b0e      	ldr	r3, [pc, #56]	@ (8000250 <ADC_Common_Configuration+0x40>)
 8000216:	689b      	ldr	r3, [r3, #8]
 8000218:	4a0d      	ldr	r2, [pc, #52]	@ (8000250 <ADC_Common_Configuration+0x40>)
 800021a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800021e:	6093      	str	r3, [r2, #8]
	ADC123_COMMON->CCR |=  ADC_CCR_CKMODE_0; // HCLK/1
 8000220:	4b0b      	ldr	r3, [pc, #44]	@ (8000250 <ADC_Common_Configuration+0x40>)
 8000222:	689b      	ldr	r3, [r3, #8]
 8000224:	4a0a      	ldr	r2, [pc, #40]	@ (8000250 <ADC_Common_Configuration+0x40>)
 8000226:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800022a:	6093      	str	r3, [r2, #8]

	// 2. Independent mode (no dual mode)
	ADC123_COMMON->CCR &= ~ADC_CCR_DUAL;
 800022c:	4b08      	ldr	r3, [pc, #32]	@ (8000250 <ADC_Common_Configuration+0x40>)
 800022e:	689b      	ldr	r3, [r3, #8]
 8000230:	4a07      	ldr	r2, [pc, #28]	@ (8000250 <ADC_Common_Configuration+0x40>)
 8000232:	f023 031f 	bic.w	r3, r3, #31
 8000236:	6093      	str	r3, [r2, #8]

	// 3. No additional prescaler on ADC clock (PRESC = 0000)
	ADC123_COMMON->CCR &= ~ADC_CCR_PRESC;
 8000238:	4b05      	ldr	r3, [pc, #20]	@ (8000250 <ADC_Common_Configuration+0x40>)
 800023a:	689b      	ldr	r3, [r3, #8]
 800023c:	4a04      	ldr	r2, [pc, #16]	@ (8000250 <ADC_Common_Configuration+0x40>)
 800023e:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8000242:	6093      	str	r3, [r2, #8]
}
 8000244:	bf00      	nop
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop
 8000250:	50040300 	.word	0x50040300

08000254 <ADC_Pin_Init>:

//-------------------------------------------------------------------------------------------
//  ADC_Pin_Init
//  Initialize PC0 as analog input for ADC1 channel 1 (ADC123_IN1).
//-------------------------------------------------------------------------------------------
void ADC_Pin_Init(void){
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0

	// 1. Enable the clock of GPIO Port C
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8000258:	4b0b      	ldr	r3, [pc, #44]	@ (8000288 <ADC_Pin_Init+0x34>)
 800025a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800025c:	4a0a      	ldr	r2, [pc, #40]	@ (8000288 <ADC_Pin_Init+0x34>)
 800025e:	f043 0304 	orr.w	r3, r3, #4
 8000262:	64d3      	str	r3, [r2, #76]	@ 0x4c

	// 2. Configure PC0 in analog mode: MODER0[1:0] = 11
	GPIOC->MODER |= 0b11UL << (2 * 0);
 8000264:	4b09      	ldr	r3, [pc, #36]	@ (800028c <ADC_Pin_Init+0x38>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a08      	ldr	r2, [pc, #32]	@ (800028c <ADC_Pin_Init+0x38>)
 800026a:	f043 0303 	orr.w	r3, r3, #3
 800026e:	6013      	str	r3, [r2, #0]

	// 3. Connect analog switch to the ADC input pin by configuring GPIOC_ASCR
	GPIOC->ASCR |= 1UL << 0;
 8000270:	4b06      	ldr	r3, [pc, #24]	@ (800028c <ADC_Pin_Init+0x38>)
 8000272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000274:	4a05      	ldr	r2, [pc, #20]	@ (800028c <ADC_Pin_Init+0x38>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 800027c:	bf00      	nop
 800027e:	46bd      	mov	sp, r7
 8000280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40021000 	.word	0x40021000
 800028c:	48000800 	.word	0x48000800

08000290 <ADC_Init>:
//  Initialize ADC1 in single-conversion, polling mode.
//  - 10-bit resolution, right-aligned data
//  - Channel 1 on PC0
//  - Software-triggered conversions (no continuous mode, no interrupts)
//--------------------------------------------------------------------------------------------------
void ADC_Init(void){
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0

	// 1. Disable ADC1 before further configurations
	ADC1->CR &= ~ADC_CR_ADEN;
 8000294:	4b36      	ldr	r3, [pc, #216]	@ (8000370 <ADC_Init+0xe0>)
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	4a35      	ldr	r2, [pc, #212]	@ (8000370 <ADC_Init+0xe0>)
 800029a:	f023 0301 	bic.w	r3, r3, #1
 800029e:	6093      	str	r3, [r2, #8]

	// 2. Enable the clock of ADC1
	RCC->AHB2ENR  |= RCC_AHB2ENR_ADCEN;
 80002a0:	4b34      	ldr	r3, [pc, #208]	@ (8000374 <ADC_Init+0xe4>)
 80002a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002a4:	4a33      	ldr	r2, [pc, #204]	@ (8000374 <ADC_Init+0xe4>)
 80002a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002aa:	64d3      	str	r3, [r2, #76]	@ 0x4c

	// 3. Configure ADC common parameters (clock, dual mode)
	ADC_Common_Configuration();
 80002ac:	f7ff ffb0 	bl	8000210 <ADC_Common_Configuration>

	// 4. Wake up ADC1 from deep power down mode
	ADC1_Wakeup();
 80002b0:	f7ff ff8c 	bl	80001cc <ADC1_Wakeup>

	// 5. Configure single-ended mode for channel 1 (PC0)
	ADC1->DIFSEL &= ~ADC_DIFSEL_DIFSEL_1; 	// 0: single-ended on channel 1
 80002b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000370 <ADC_Init+0xe0>)
 80002b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80002ba:	4a2d      	ldr	r2, [pc, #180]	@ (8000370 <ADC_Init+0xe0>)
 80002bc:	f023 0302 	bic.w	r3, r3, #2
 80002c0:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

	// 6. Start ADC1 calibration to remove offset error
	ADC1->CR |=  ADC_CR_ADCAL;                     // Start calibration
 80002c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000370 <ADC_Init+0xe0>)
 80002c6:	689b      	ldr	r3, [r3, #8]
 80002c8:	4a29      	ldr	r2, [pc, #164]	@ (8000370 <ADC_Init+0xe0>)
 80002ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80002ce:	6093      	str	r3, [r2, #8]
	while((ADC1->CR & ADC_CR_ADCAL) == ADC_CR_ADCAL); // Wait until calibration is done
 80002d0:	bf00      	nop
 80002d2:	4b27      	ldr	r3, [pc, #156]	@ (8000370 <ADC_Init+0xe0>)
 80002d4:	689b      	ldr	r3, [r3, #8]
 80002d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80002da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80002de:	d0f8      	beq.n	80002d2 <ADC_Init+0x42>

	// 7. Enable ADC1 module
	ADC1->CR |= ADC_CR_ADEN;
 80002e0:	4b23      	ldr	r3, [pc, #140]	@ (8000370 <ADC_Init+0xe0>)
 80002e2:	689b      	ldr	r3, [r3, #8]
 80002e4:	4a22      	ldr	r2, [pc, #136]	@ (8000370 <ADC_Init+0xe0>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6093      	str	r3, [r2, #8]

	// 8. Initialize ADC input pin PC0 as analog
	ADC_Pin_Init();
 80002ec:	f7ff ffb2 	bl	8000254 <ADC_Pin_Init>

	// 9. Configure ADC data resolution and alignment
	//    RES[1:0] = 01 → 10-bit; ALIGN = 0 → right alignment
	ADC1->CFGR &= ~ADC_CFGR_RES;        // Clear resolution bits
 80002f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000370 <ADC_Init+0xe0>)
 80002f2:	68db      	ldr	r3, [r3, #12]
 80002f4:	4a1e      	ldr	r2, [pc, #120]	@ (8000370 <ADC_Init+0xe0>)
 80002f6:	f023 0318 	bic.w	r3, r3, #24
 80002fa:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR |=  ADC_CFGR_RES_0;      // 10-bit resolution
 80002fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000370 <ADC_Init+0xe0>)
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	4a1b      	ldr	r2, [pc, #108]	@ (8000370 <ADC_Init+0xe0>)
 8000302:	f043 0308 	orr.w	r3, r3, #8
 8000306:	60d3      	str	r3, [r2, #12]
	ADC1->CFGR &= ~ADC_CFGR_ALIGN;      // Right alignment
 8000308:	4b19      	ldr	r3, [pc, #100]	@ (8000370 <ADC_Init+0xe0>)
 800030a:	68db      	ldr	r3, [r3, #12]
 800030c:	4a18      	ldr	r2, [pc, #96]	@ (8000370 <ADC_Init+0xe0>)
 800030e:	f023 0320 	bic.w	r3, r3, #32
 8000312:	60d3      	str	r3, [r2, #12]

	// 10. Set up the ADC regular sequence length and channel
	ADC1->SQR1 &= ~ADC_SQR1_L;          // Sequence length = 1 conversion
 8000314:	4b16      	ldr	r3, [pc, #88]	@ (8000370 <ADC_Init+0xe0>)
 8000316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000318:	4a15      	ldr	r2, [pc, #84]	@ (8000370 <ADC_Init+0xe0>)
 800031a:	f023 030f 	bic.w	r3, r3, #15
 800031e:	6313      	str	r3, [r2, #48]	@ 0x30
	ADC1->SQR1 &= ~ADC_SQR1_SQ1;        // Clear first conversion channel
 8000320:	4b13      	ldr	r3, [pc, #76]	@ (8000370 <ADC_Init+0xe0>)
 8000322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000324:	4a12      	ldr	r2, [pc, #72]	@ (8000370 <ADC_Init+0xe0>)
 8000326:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 800032a:	6313      	str	r3, [r2, #48]	@ 0x30
	ADC1->SQR1 |=  (1U << 6);           // Channel 1 as the 1st conversion
 800032c:	4b10      	ldr	r3, [pc, #64]	@ (8000370 <ADC_Init+0xe0>)
 800032e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000330:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <ADC_Init+0xe0>)
 8000332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000336:	6313      	str	r3, [r2, #48]	@ 0x30

	// 11. Select single-conversion mode (CONT = 0)
	ADC1->CFGR &= ~ADC_CFGR_CONT;
 8000338:	4b0d      	ldr	r3, [pc, #52]	@ (8000370 <ADC_Init+0xe0>)
 800033a:	68db      	ldr	r3, [r3, #12]
 800033c:	4a0c      	ldr	r2, [pc, #48]	@ (8000370 <ADC_Init+0xe0>)
 800033e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000342:	60d3      	str	r3, [r2, #12]

	// 12. Disable hardware triggers; use software trigger only (EXTEN = 00)
	ADC1->CFGR &= ~ADC_CFGR_EXTEN;
 8000344:	4b0a      	ldr	r3, [pc, #40]	@ (8000370 <ADC_Init+0xe0>)
 8000346:	68db      	ldr	r3, [r3, #12]
 8000348:	4a09      	ldr	r2, [pc, #36]	@ (8000370 <ADC_Init+0xe0>)
 800034a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800034e:	60d3      	str	r3, [r2, #12]

	// 13. Disable ADC interrupts (use polling for EOC)
	ADC1->IER &= ~ADC_IER_EOC;          // No EOC interrupt
 8000350:	4b07      	ldr	r3, [pc, #28]	@ (8000370 <ADC_Init+0xe0>)
 8000352:	685b      	ldr	r3, [r3, #4]
 8000354:	4a06      	ldr	r2, [pc, #24]	@ (8000370 <ADC_Init+0xe0>)
 8000356:	f023 0304 	bic.w	r3, r3, #4
 800035a:	6053      	str	r3, [r2, #4]

	// 14. Wait until ADC1 is ready to accept conversions (ADRDY = 1)
	while((ADC1->ISR & ADC_ISR_ADRDY) == 0);
 800035c:	bf00      	nop
 800035e:	4b04      	ldr	r3, [pc, #16]	@ (8000370 <ADC_Init+0xe0>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	f003 0301 	and.w	r3, r3, #1
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0f9      	beq.n	800035e <ADC_Init+0xce>
}
 800036a:	bf00      	nop
 800036c:	bf00      	nop
 800036e:	bd80      	pop	{r7, pc}
 8000370:	50040000 	.word	0x50040000
 8000374:	40021000 	.word	0x40021000

08000378 <ADC_Read10bit>:
//  Perform a single ADC conversion on Channel 1 (PC0) and return a 10-bit result.
//
//  Returns:
//    0–1023: 10-bit conversion result corresponding to 0–3.3 V input.
//-------------------------------------------------------------------------------------------
uint16_t ADC_Read10bit(void) {
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0

	// 1. Start a single ADC conversion by setting ADSTART
	ADC1->CR |= ADC_CR_ADSTART;
 800037c:	4b0f      	ldr	r3, [pc, #60]	@ (80003bc <ADC_Read10bit+0x44>)
 800037e:	689b      	ldr	r3, [r3, #8]
 8000380:	4a0e      	ldr	r2, [pc, #56]	@ (80003bc <ADC_Read10bit+0x44>)
 8000382:	f043 0304 	orr.w	r3, r3, #4
 8000386:	6093      	str	r3, [r2, #8]

	// 2. Wait until End of Conversion (EOC) flag is set
	while ((ADC1->ISR & ADC_ISR_EOC) == 0);
 8000388:	bf00      	nop
 800038a:	4b0c      	ldr	r3, [pc, #48]	@ (80003bc <ADC_Read10bit+0x44>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	f003 0304 	and.w	r3, r3, #4
 8000392:	2b00      	cmp	r3, #0
 8000394:	d0f9      	beq.n	800038a <ADC_Read10bit+0x12>

	// 3. Clear EOC flag by writing 1 to it
	ADC1->ISR |= ADC_ISR_EOC;
 8000396:	4b09      	ldr	r3, [pc, #36]	@ (80003bc <ADC_Read10bit+0x44>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a08      	ldr	r2, [pc, #32]	@ (80003bc <ADC_Read10bit+0x44>)
 800039c:	f043 0304 	orr.w	r3, r3, #4
 80003a0:	6013      	str	r3, [r2, #0]

	// 4. Read the conversion result from ADC1_DR
	adc_result = ADC1->DR;   // Store in global variable for monitoring/debug
 80003a2:	4b06      	ldr	r3, [pc, #24]	@ (80003bc <ADC_Read10bit+0x44>)
 80003a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80003a6:	4a06      	ldr	r2, [pc, #24]	@ (80003c0 <ADC_Read10bit+0x48>)
 80003a8:	6013      	str	r3, [r2, #0]

	// 5. Return the 10-bit result
	return (uint16_t)adc_result;  // 0..1023
 80003aa:	4b05      	ldr	r3, [pc, #20]	@ (80003c0 <ADC_Read10bit+0x48>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	b29b      	uxth	r3, r3
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	50040000 	.word	0x50040000
 80003c0:	20000020 	.word	0x20000020

080003c4 <configure_LED_pin>:

// PA5  <--> Green LED
#define LED_PIN    5


void configure_LED_pin(){
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  // 1. Enable the clock to GPIO Port A	
  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;   
 80003c8:	4b15      	ldr	r3, [pc, #84]	@ (8000420 <configure_LED_pin+0x5c>)
 80003ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003cc:	4a14      	ldr	r2, [pc, #80]	@ (8000420 <configure_LED_pin+0x5c>)
 80003ce:	f043 0301 	orr.w	r3, r3, #1
 80003d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
		
	// 2. Configure GPIO Mode to 'Output': Input(00), Output(01), AlterFunc(10), Analog(11)
	GPIOA->MODER &= ~(3UL<<(2*LED_PIN));  
 80003d4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003de:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80003e2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=   1UL<<(2*LED_PIN);      // Output(01)
 80003e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80003f2:	6013      	str	r3, [r2, #0]

	// 3. Configure GPIO Output Type to 'Push-Pull': Output push-pull (0), Output open drain (1) 
	GPIOA->OTYPER &= ~(1<<LED_PIN);      // Push-pull
 80003f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80003f8:	685b      	ldr	r3, [r3, #4]
 80003fa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80003fe:	f023 0320 	bic.w	r3, r3, #32
 8000402:	6053      	str	r3, [r2, #4]
	
	// 4. Configure GPIO Push-Pull to 'No Pull-up or Pull-down': No pull-up, pull-down (00), Pull-up (01), Pull-down (10), Reserved (11)
	GPIOA->PUPDR  &= ~(0b11<<(2*LED_PIN));  // No pull-up, no pull-down
 8000404:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000408:	68db      	ldr	r3, [r3, #12]
 800040a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800040e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000412:	60d3      	str	r3, [r2, #12]
}
 8000414:	bf00      	nop
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr
 800041e:	bf00      	nop
 8000420:	40021000 	.word	0x40021000

08000424 <turn_on_LED>:

// Modular function to turn on the LD2 LED.
void turn_on_LED(){
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
	GPIOA->ODR |= 1 << LED_PIN;
 8000428:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000432:	f043 0320 	orr.w	r3, r3, #32
 8000436:	6153      	str	r3, [r2, #20]
}
 8000438:	bf00      	nop
 800043a:	46bd      	mov	sp, r7
 800043c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000440:	4770      	bx	lr

08000442 <turn_off_LED>:

// Modular function to turn off the LD2 LED.
void turn_off_LED(){
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
	GPIOA->ODR &= ~(1 << LED_PIN);
 8000446:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800044a:	695b      	ldr	r3, [r3, #20]
 800044c:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000450:	f023 0320 	bic.w	r3, r3, #32
 8000454:	6153      	str	r3, [r2, #20]
}
 8000456:	bf00      	nop
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr

08000460 <toggle_LED>:

// Modular function to toggle the LD2 LED.
void toggle_LED(){
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
	GPIOA->ODR ^= (1 << LED_PIN);
 8000464:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800046e:	f083 0320 	eor.w	r3, r3, #32
 8000472:	6153      	str	r3, [r2, #20]
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
	...

08000480 <PWM_Pin_Init>:
//  PWM_Pin_Init
//  Initialize PA0 as alternate function TIM2_CH1 to output a PWM signal.
//  PA0 will go to the ESC / propulsion system.
//  PA5 is reserved for the on-board LED heartbeat.
//-------------------------------------------------------------------------------------------
void PWM_Pin_Init(void) {
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0

    const uint32_t PWM_PIN = 0;   // PA0
 8000486:	2300      	movs	r3, #0
 8000488:	607b      	str	r3, [r7, #4]

    // 1. Enable the clock of GPIO Port A
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 800048a:	4b1f      	ldr	r3, [pc, #124]	@ (8000508 <PWM_Pin_Init+0x88>)
 800048c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800048e:	4a1e      	ldr	r2, [pc, #120]	@ (8000508 <PWM_Pin_Init+0x88>)
 8000490:	f043 0301 	orr.w	r3, r3, #1
 8000494:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // 2. Configure PA0 as Alternate Function mode
    GPIOA->MODER &= ~(0b11UL << (2 * PWM_PIN));      // Clear mode bits for PA0
 8000496:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800049a:	681a      	ldr	r2, [r3, #0]
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	005b      	lsls	r3, r3, #1
 80004a0:	2103      	movs	r1, #3
 80004a2:	fa01 f303 	lsl.w	r3, r1, r3
 80004a6:	43db      	mvns	r3, r3
 80004a8:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80004ac:	4013      	ands	r3, r2
 80004ae:	600b      	str	r3, [r1, #0]
    GPIOA->MODER |=  (0b10UL << (2 * PWM_PIN));      // Set mode to Alternate Function
 80004b0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004b4:	681a      	ldr	r2, [r3, #0]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	2102      	movs	r1, #2
 80004bc:	fa01 f303 	lsl.w	r3, r1, r3
 80004c0:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80004c4:	4313      	orrs	r3, r2
 80004c6:	600b      	str	r3, [r1, #0]

    // 3. Select Alternate Function AF1 (TIM2_CH1) for PA0
    GPIOA->AFR[0] &= ~(0xFUL << (4 * PWM_PIN));      // Clear AF bits for PA0
 80004c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004cc:	6a1a      	ldr	r2, [r3, #32]
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	210f      	movs	r1, #15
 80004d4:	fa01 f303 	lsl.w	r3, r1, r3
 80004d8:	43db      	mvns	r3, r3
 80004da:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80004de:	4013      	ands	r3, r2
 80004e0:	620b      	str	r3, [r1, #32]
    GPIOA->AFR[0] |=  (0x1UL << (4 * PWM_PIN));      // AF1 = TIM2_CH1
 80004e2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004e6:	6a1a      	ldr	r2, [r3, #32]
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	2101      	movs	r1, #1
 80004ee:	fa01 f303 	lsl.w	r3, r1, r3
 80004f2:	f04f 4190 	mov.w	r1, #1207959552	@ 0x48000000
 80004f6:	4313      	orrs	r3, r2
 80004f8:	620b      	str	r3, [r1, #32]

    // Default: push-pull, low speed, no pull-up/pull-down
}
 80004fa:	bf00      	nop
 80004fc:	370c      	adds	r7, #12
 80004fe:	46bd      	mov	sp, r7
 8000500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <PWM_Timer_Init>:

//-------------------------------------------------------------------------------------------
//  PWM_Timer_Init
//  Configure TIM2 Channel 1 to generate a PWM signal on PA0.
//-------------------------------------------------------------------------------------------
void PWM_Timer_Init(void) {
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0

    // 1. Enable clock for TIM2 on APB1 bus
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 8000510:	4b28      	ldr	r3, [pc, #160]	@ (80005b4 <PWM_Timer_Init+0xa8>)
 8000512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000514:	4a27      	ldr	r2, [pc, #156]	@ (80005b4 <PWM_Timer_Init+0xa8>)
 8000516:	f043 0301 	orr.w	r3, r3, #1
 800051a:	6593      	str	r3, [r2, #88]	@ 0x58
    //
    // Choose:
    //   PSC = 79  => timer clock = 4 MHz / (79 + 1) = 50 kHz
    //   ARR = 999 => period = (999 + 1) / 50 kHz = 20 ms
    //
    TIM2->PSC = 79;
 800051c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000520:	224f      	movs	r2, #79	@ 0x4f
 8000522:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = 999;
 8000524:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000528:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800052c:	62da      	str	r2, [r3, #44]	@ 0x2c

    // 3. Configure TIM2 Channel 1 as PWM mode 1, with preload
    TIM2->CCMR1 &= ~(TIM_CCMR1_OC1M);
 800052e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000532:	699b      	ldr	r3, [r3, #24]
 8000534:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800053c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8000540:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |=  (6U << TIM_CCMR1_OC1M_Pos);   // OC1M = 110: PWM mode 1
 8000542:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000546:	699b      	ldr	r3, [r3, #24]
 8000548:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800054c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000550:	6193      	str	r3, [r2, #24]
    TIM2->CCMR1 |=  TIM_CCMR1_OC1PE;              // Enable preload for CCR1
 8000552:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000556:	699b      	ldr	r3, [r3, #24]
 8000558:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800055c:	f043 0308 	orr.w	r3, r3, #8
 8000560:	6193      	str	r3, [r2, #24]

    // 4. Enable output for Channel 1
    TIM2->CCER |= TIM_CCER_CC1E;
 8000562:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000566:	6a1b      	ldr	r3, [r3, #32]
 8000568:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6213      	str	r3, [r2, #32]

    // 5. Initialize duty cycle to neutral / low
    TIM2->CCR1 = 0;
 8000572:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000576:	2200      	movs	r2, #0
 8000578:	635a      	str	r2, [r3, #52]	@ 0x34

    // 6. Enable auto-reload preload
    TIM2->CR1 |= TIM_CR1_ARPE;
 800057a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000584:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000588:	6013      	str	r3, [r2, #0]

    // 7. Generate an update event
    TIM2->EGR |= TIM_EGR_UG;
 800058a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800058e:	695b      	ldr	r3, [r3, #20]
 8000590:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	6153      	str	r3, [r2, #20]

    // 8. Enable the counter
    TIM2->CR1 |= TIM_CR1_CEN;
 800059a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6013      	str	r3, [r2, #0]
}
 80005aa:	bf00      	nop
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr
 80005b4:	40021000 	.word	0x40021000

080005b8 <PWM_Init>:

//-------------------------------------------------------------------------------------------
//  PWM_Init
//-------------------------------------------------------------------------------------------
void PWM_Init(void) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0

    PWM_Pin_Init();     // PA0 as TIM2_CH1
 80005bc:	f7ff ff60 	bl	8000480 <PWM_Pin_Init>
    PWM_Timer_Init();   // TIM2 CH1 config
 80005c0:	f7ff ffa4 	bl	800050c <PWM_Timer_Init>
}
 80005c4:	bf00      	nop
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <PWM_SetPulse_us>:
//  PWM_SetPulse_us
//  Set the PWM pulse width in microseconds for TIM2 CH1.
//  Here, 1000..2000 us maps into the 20 ms frame.
//-------------------------------------------------------------------------------------------
void PWM_SetPulse_us(uint16_t us)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	80fb      	strh	r3, [r7, #6]
    // Clamp to [1000, 2000] us
    if (us < 1000) us = 1000;
 80005d2:	88fb      	ldrh	r3, [r7, #6]
 80005d4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80005d8:	d202      	bcs.n	80005e0 <PWM_SetPulse_us+0x18>
 80005da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005de:	80fb      	strh	r3, [r7, #6]
    if (us > 2000) us = 2000;
 80005e0:	88fb      	ldrh	r3, [r7, #6]
 80005e2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80005e6:	d902      	bls.n	80005ee <PWM_SetPulse_us+0x26>
 80005e8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80005ec:	80fb      	strh	r3, [r7, #6]

    // With 50 kHz timer clock and ARR = 999 (20 ms period):
    // Period = 20 ms -> 1000 counts = 20 ms => 1 count = 20 us
    //
    // So counts = us / 20
    uint16_t counts = us / 20;
 80005ee:	88fb      	ldrh	r3, [r7, #6]
 80005f0:	4a08      	ldr	r2, [pc, #32]	@ (8000614 <PWM_SetPulse_us+0x4c>)
 80005f2:	fba2 2303 	umull	r2, r3, r2, r3
 80005f6:	091b      	lsrs	r3, r3, #4
 80005f8:	81fb      	strh	r3, [r7, #14]

    pwm_duty    = counts;
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <PWM_SetPulse_us+0x50>)
 80005fc:	89fb      	ldrh	r3, [r7, #14]
 80005fe:	8013      	strh	r3, [r2, #0]
    TIM2->CCR1  = counts;
 8000600:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000604:	89fb      	ldrh	r3, [r7, #14]
 8000606:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8000608:	bf00      	nop
 800060a:	3714      	adds	r7, #20
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	cccccccd 	.word	0xcccccccd
 8000618:	20000024 	.word	0x20000024

0800061c <SysTick_Init>:
// Initialize SysTick
//  Reload is set so that:
//    tick_period = Reload / CPU_clock
//  With 4 MHz CPU clock and Reload=4000 → 1 ms per tick.
//-------------------------------------------------------------------------------------------
void SysTick_Init(uint32_t Reload){
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
    // 1. Disable SysTick
    SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;
 8000624:	4b12      	ldr	r3, [pc, #72]	@ (8000670 <SysTick_Init+0x54>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	4a11      	ldr	r2, [pc, #68]	@ (8000670 <SysTick_Init+0x54>)
 800062a:	f023 0301 	bic.w	r3, r3, #1
 800062e:	6013      	str	r3, [r2, #0]

    // 2. Program reload value
    SysTick->LOAD = Reload - 1;
 8000630:	4a0f      	ldr	r2, [pc, #60]	@ (8000670 <SysTick_Init+0x54>)
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	3b01      	subs	r3, #1
 8000636:	6053      	str	r3, [r2, #4]

    // 3. Clear current value
    SysTick->VAL = 0;
 8000638:	4b0d      	ldr	r3, [pc, #52]	@ (8000670 <SysTick_Init+0x54>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]

    // 4. Enable SysTick interrupt
    SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 800063e:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <SysTick_Init+0x54>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a0b      	ldr	r2, [pc, #44]	@ (8000670 <SysTick_Init+0x54>)
 8000644:	f043 0302 	orr.w	r3, r3, #2
 8000648:	6013      	str	r3, [r2, #0]

    // 5. Select processor clock
    SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <SysTick_Init+0x54>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a08      	ldr	r2, [pc, #32]	@ (8000670 <SysTick_Init+0x54>)
 8000650:	f043 0304 	orr.w	r3, r3, #4
 8000654:	6013      	str	r3, [r2, #0]

    // 6. Enable SysTick
    SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 8000656:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <SysTick_Init+0x54>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	4a05      	ldr	r2, [pc, #20]	@ (8000670 <SysTick_Init+0x54>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6013      	str	r3, [r2, #0]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000e010 	.word	0xe000e010

08000674 <SysTick_Handler>:
//  States:
//    DISARMED  : system_active = 0, system_arming = 0 → LED OFF
//    ARMING    : system_arming = 1                 → fast blink (100 ms) for 3 s
//    ARMED     : system_active = 1, !system_arming → heartbeat (500 ms toggle)
//-------------------------------------------------------------------------------------------
void SysTick_Handler(void) {
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0

    // 1. ARMING state: fast blink + 3s delay
    if (system_arming) {
 8000678:	4b21      	ldr	r3, [pc, #132]	@ (8000700 <SysTick_Handler+0x8c>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	b2db      	uxtb	r3, r3
 800067e:	2b00      	cmp	r3, #0
 8000680:	d024      	beq.n	80006cc <SysTick_Handler+0x58>
        arming_ms++;
 8000682:	4b20      	ldr	r3, [pc, #128]	@ (8000704 <SysTick_Handler+0x90>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	3301      	adds	r3, #1
 8000688:	4a1e      	ldr	r2, [pc, #120]	@ (8000704 <SysTick_Handler+0x90>)
 800068a:	6013      	str	r3, [r2, #0]

        // Fast blink while arming: toggle every 100 ms
        if ((arming_ms % 100) == 0) {
 800068c:	4b1d      	ldr	r3, [pc, #116]	@ (8000704 <SysTick_Handler+0x90>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b1d      	ldr	r3, [pc, #116]	@ (8000708 <SysTick_Handler+0x94>)
 8000692:	fba3 1302 	umull	r1, r3, r3, r2
 8000696:	095b      	lsrs	r3, r3, #5
 8000698:	2164      	movs	r1, #100	@ 0x64
 800069a:	fb01 f303 	mul.w	r3, r1, r3
 800069e:	1ad3      	subs	r3, r2, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d101      	bne.n	80006a8 <SysTick_Handler+0x34>
            toggle_LED();    // LED on PA5
 80006a4:	f7ff fedc 	bl	8000460 <toggle_LED>
        }

        // After 3 seconds of arming → fully ARMED
        if (arming_ms >= 3000) {
 80006a8:	4b16      	ldr	r3, [pc, #88]	@ (8000704 <SysTick_Handler+0x90>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80006b0:	4293      	cmp	r3, r2
 80006b2:	d923      	bls.n	80006fc <SysTick_Handler+0x88>
            system_arming = 0;
 80006b4:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <SysTick_Handler+0x8c>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	701a      	strb	r2, [r3, #0]
            system_active = 1;
 80006ba:	4b14      	ldr	r3, [pc, #80]	@ (800070c <SysTick_Handler+0x98>)
 80006bc:	2201      	movs	r2, #1
 80006be:	701a      	strb	r2, [r3, #0]
            arming_ms     = 0;
 80006c0:	4b10      	ldr	r3, [pc, #64]	@ (8000704 <SysTick_Handler+0x90>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
            turn_on_LED();  // Start ARMED from LED ON
 80006c6:	f7ff fead 	bl	8000424 <turn_on_LED>
        }
        return;  // Do not run heartbeat in this branch
 80006ca:	e017      	b.n	80006fc <SysTick_Handler+0x88>
    }

    // 2. DISARMED: LED off, no heartbeat, PWM neutral in main loop
    if (!system_active) {
 80006cc:	4b0f      	ldr	r3, [pc, #60]	@ (800070c <SysTick_Handler+0x98>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d102      	bne.n	80006dc <SysTick_Handler+0x68>
        turn_off_LED();
 80006d6:	f7ff feb4 	bl	8000442 <turn_off_LED>
        return;
 80006da:	e010      	b.n	80006fe <SysTick_Handler+0x8a>
    }

    // 3. ARMED: slow heartbeat blink
    static uint32_t hb_ms = 0;
    hb_ms++;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <SysTick_Handler+0x9c>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	3301      	adds	r3, #1
 80006e2:	4a0b      	ldr	r2, [pc, #44]	@ (8000710 <SysTick_Handler+0x9c>)
 80006e4:	6013      	str	r3, [r2, #0]

    // Heartbeat: toggle every 500 ms (1 Hz blink)
    if (hb_ms >= 500) {
 80006e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000710 <SysTick_Handler+0x9c>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80006ee:	d306      	bcc.n	80006fe <SysTick_Handler+0x8a>
        hb_ms = 0;
 80006f0:	4b07      	ldr	r3, [pc, #28]	@ (8000710 <SysTick_Handler+0x9c>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
        toggle_LED();
 80006f6:	f7ff feb3 	bl	8000460 <toggle_LED>
 80006fa:	e000      	b.n	80006fe <SysTick_Handler+0x8a>
        return;  // Do not run heartbeat in this branch
 80006fc:	bf00      	nop
    }
}
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	2000002c 	.word	0x2000002c
 8000704:	20000030 	.word	0x20000030
 8000708:	51eb851f 	.word	0x51eb851f
 800070c:	20000000 	.word	0x20000000
 8000710:	20000028 	.word	0x20000028

08000714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800071e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000722:	2b00      	cmp	r3, #0
 8000724:	db0b      	blt.n	800073e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	f003 021f 	and.w	r2, r3, #31
 800072c:	4907      	ldr	r1, [pc, #28]	@ (800074c <__NVIC_EnableIRQ+0x38>)
 800072e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000732:	095b      	lsrs	r3, r3, #5
 8000734:	2001      	movs	r0, #1
 8000736:	fa00 f202 	lsl.w	r2, r0, r2
 800073a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800073e:	bf00      	nop
 8000740:	370c      	adds	r7, #12
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop
 800074c:	e000e100 	.word	0xe000e100

08000750 <button_Init>:

// PC13  <--> Blue User Button
#define BUTTON_PIN   13
#define PWM_STOP_TICKS  1000

void button_Init(void) {
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
    // 1. Enable the clock to GPIO Port C
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOCEN;
 8000754:	4b1c      	ldr	r3, [pc, #112]	@ (80007c8 <button_Init+0x78>)
 8000756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000758:	4a1b      	ldr	r2, [pc, #108]	@ (80007c8 <button_Init+0x78>)
 800075a:	f043 0304 	orr.w	r3, r3, #4
 800075e:	64d3      	str	r3, [r2, #76]	@ 0x4c

    // 2. Configure PC13 as input
    GPIOC->MODER &= ~(3UL << (2 * BUTTON_PIN));    // Input(00)
 8000760:	4b1a      	ldr	r3, [pc, #104]	@ (80007cc <button_Init+0x7c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a19      	ldr	r2, [pc, #100]	@ (80007cc <button_Init+0x7c>)
 8000766:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800076a:	6013      	str	r3, [r2, #0]

    // 3. No pull-up or pull-down
    GPIOC->PUPDR &= ~(3UL << (2 * BUTTON_PIN));
 800076c:	4b17      	ldr	r3, [pc, #92]	@ (80007cc <button_Init+0x7c>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	4a16      	ldr	r2, [pc, #88]	@ (80007cc <button_Init+0x7c>)
 8000772:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000776:	60d3      	str	r3, [r2, #12]

    // 4. Configure EXTI line 13 to be triggered by PC13
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;              // Enable SYSCFG clock
 8000778:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <button_Init+0x78>)
 800077a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800077c:	4a12      	ldr	r2, [pc, #72]	@ (80007c8 <button_Init+0x78>)
 800077e:	f043 0301 	orr.w	r3, r3, #1
 8000782:	6613      	str	r3, [r2, #96]	@ 0x60
    SYSCFG->EXTICR[3] &= ~(SYSCFG_EXTICR4_EXTI13);
 8000784:	4b12      	ldr	r3, [pc, #72]	@ (80007d0 <button_Init+0x80>)
 8000786:	695b      	ldr	r3, [r3, #20]
 8000788:	4a11      	ldr	r2, [pc, #68]	@ (80007d0 <button_Init+0x80>)
 800078a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800078e:	6153      	str	r3, [r2, #20]
    SYSCFG->EXTICR[3] |=  SYSCFG_EXTICR4_EXTI13_PC;    // EXTI13 <- PC13
 8000790:	4b0f      	ldr	r3, [pc, #60]	@ (80007d0 <button_Init+0x80>)
 8000792:	695b      	ldr	r3, [r3, #20]
 8000794:	4a0e      	ldr	r2, [pc, #56]	@ (80007d0 <button_Init+0x80>)
 8000796:	f043 0320 	orr.w	r3, r3, #32
 800079a:	6153      	str	r3, [r2, #20]

    // 5. Enable falling-edge trigger on line 13
    EXTI->IMR1  |=  EXTI_IMR1_IM13;     // Unmask
 800079c:	4b0d      	ldr	r3, [pc, #52]	@ (80007d4 <button_Init+0x84>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a0c      	ldr	r2, [pc, #48]	@ (80007d4 <button_Init+0x84>)
 80007a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007a6:	6013      	str	r3, [r2, #0]
    EXTI->FTSR1 |=  EXTI_FTSR1_FT13;    // Falling edge
 80007a8:	4b0a      	ldr	r3, [pc, #40]	@ (80007d4 <button_Init+0x84>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	4a09      	ldr	r2, [pc, #36]	@ (80007d4 <button_Init+0x84>)
 80007ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80007b2:	60d3      	str	r3, [r2, #12]
    EXTI->PR1    =  EXTI_PR1_PIF13;     // Clear any pending flag
 80007b4:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <button_Init+0x84>)
 80007b6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007ba:	615a      	str	r2, [r3, #20]

    // 6. Enable EXTI15_10 interrupt in NVIC
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007bc:	2028      	movs	r0, #40	@ 0x28
 80007be:	f7ff ffa9 	bl	8000714 <__NVIC_EnableIRQ>
}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000
 80007cc:	48000800 	.word	0x48000800
 80007d0:	40010000 	.word	0x40010000
 80007d4:	40010400 	.word	0x40010400

080007d8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
    // Check if EXTI13 triggered
    if (EXTI->PR1 & EXTI_PR1_PIF13) {
 80007dc:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <EXTI15_10_IRQHandler+0x60>)
 80007de:	695b      	ldr	r3, [r3, #20]
 80007e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d025      	beq.n	8000834 <EXTI15_10_IRQHandler+0x5c>
        EXTI->PR1 = EXTI_PR1_PIF13;   // Clear pending flag
 80007e8:	4b13      	ldr	r3, [pc, #76]	@ (8000838 <EXTI15_10_IRQHandler+0x60>)
 80007ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007ee:	615a      	str	r2, [r3, #20]

        if (system_active) {
 80007f0:	4b12      	ldr	r3, [pc, #72]	@ (800083c <EXTI15_10_IRQHandler+0x64>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d00f      	beq.n	800081a <EXTI15_10_IRQHandler+0x42>
            // ARMED → DISARMED
            system_active = 0;
 80007fa:	4b10      	ldr	r3, [pc, #64]	@ (800083c <EXTI15_10_IRQHandler+0x64>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	701a      	strb	r2, [r3, #0]
            system_arming = 0;
 8000800:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <EXTI15_10_IRQHandler+0x68>)
 8000802:	2200      	movs	r2, #0
 8000804:	701a      	strb	r2, [r3, #0]
            arming_ms     = 0;
 8000806:	4b0f      	ldr	r3, [pc, #60]	@ (8000844 <EXTI15_10_IRQHandler+0x6c>)
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]

            // Immediately force PWM to STOP pulse (e.g., 1 ms pulse)
            PWM_SetPulse_us(PWM_STOP_TICKS);
 800080c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000810:	f7ff feda 	bl	80005c8 <PWM_SetPulse_us>
            // Stop LED (SysTick_Handler will keep it off while inactive)
            turn_off_LED();
 8000814:	f7ff fe15 	bl	8000442 <turn_off_LED>

            // Start from LED off; SysTick will fast blink during arming
            turn_off_LED();
        }
    }
}
 8000818:	e00c      	b.n	8000834 <EXTI15_10_IRQHandler+0x5c>
        else if (!system_arming) {
 800081a:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <EXTI15_10_IRQHandler+0x68>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	b2db      	uxtb	r3, r3
 8000820:	2b00      	cmp	r3, #0
 8000822:	d107      	bne.n	8000834 <EXTI15_10_IRQHandler+0x5c>
            system_arming = 1;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <EXTI15_10_IRQHandler+0x68>)
 8000826:	2201      	movs	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
            arming_ms     = 0;
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <EXTI15_10_IRQHandler+0x6c>)
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
            turn_off_LED();
 8000830:	f7ff fe07 	bl	8000442 <turn_off_LED>
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40010400 	.word	0x40010400
 800083c:	20000000 	.word	0x20000000
 8000840:	2000002c 	.word	0x2000002c
 8000844:	20000030 	.word	0x20000030

08000848 <main>:

volatile uint8_t  system_active = 1;   // start
volatile uint8_t  system_arming = 0;   // 1 during arming delay
volatile uint32_t arming_ms     = 0;   // ms counter for arming state

int main(void){
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0

    // 1. Initialize status LED (PA5, LD2)
    configure_LED_pin();
 800084e:	f7ff fdb9 	bl	80003c4 <configure_LED_pin>
    turn_on_LED();       // Start with system active
 8000852:	f7ff fde7 	bl	8000424 <turn_on_LED>

    // 2. Initialize the user pushbutton and EXTI interrupt
    button_Init(); // PC13
 8000856:	f7ff ff7b 	bl	8000750 <button_Init>

    // 3. Initialize SysTick
    SysTick_Init(4000);	// 1 ms ticks (4 MHz / 4000 = 1 kHz)
 800085a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800085e:	f7ff fedd 	bl	800061c <SysTick_Init>

    // 4. Initialize ADC
    ADC_Init();	//(0–3.3 V)throttle input
 8000862:	f7ff fd15 	bl	8000290 <ADC_Init>

    // 5. Initialize PWM
    PWM_Init();	// (TIM2_CH1 on PA0) for ESC pulse output
 8000866:	f7ff fea7 	bl	80005b8 <PWM_Init>
    // 6. Main control loop:
    //    - If system_active = 1: read throttle (ADC) and update PWM pulse width.
    //    - If system_active = 0: hold ESC at a "stopped" pulse.
    while (1) {

        if (system_active) {
 800086a:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <main+0x68>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b2db      	uxtb	r3, r3
 8000870:	2b00      	cmp	r3, #0
 8000872:	d018      	beq.n	80008a6 <main+0x5e>
            // System running:
            // 1) Read one 10-bit ADC sample (0..1023)
            uint16_t value = ADC_Read10bit();
 8000874:	f7ff fd80 	bl	8000378 <ADC_Read10bit>
 8000878:	4603      	mov	r3, r0
 800087a:	80fb      	strh	r3, [r7, #6]

            // 2) Map ADC value (0..1023) to pulse width 1000..2000 us
            //
            //    us = 1000 us + (value / 1023) * 1000 us
            //    Integer math: us = 1000 + (value * 1000) / 1023
            uint16_t us = 1000 + (value * 1000) / 1023;
 800087c:	88fb      	ldrh	r3, [r7, #6]
 800087e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000882:	fb02 f303 	mul.w	r3, r2, r3
 8000886:	4a0b      	ldr	r2, [pc, #44]	@ (80008b4 <main+0x6c>)
 8000888:	fb82 1203 	smull	r1, r2, r2, r3
 800088c:	441a      	add	r2, r3
 800088e:	1252      	asrs	r2, r2, #9
 8000890:	17db      	asrs	r3, r3, #31
 8000892:	1ad3      	subs	r3, r2, r3
 8000894:	b29b      	uxth	r3, r3
 8000896:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800089a:	80bb      	strh	r3, [r7, #4]

            // 3) Update PWM output for ESC
            PWM_SetPulse_us(us);
 800089c:	88bb      	ldrh	r3, [r7, #4]
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff fe92 	bl	80005c8 <PWM_SetPulse_us>
 80008a4:	e7e1      	b.n	800086a <main+0x22>
        }
        else {
            // System paused/disarmed:
            PWM_SetPulse_us(1000);	// Hold ESC at stopped pulse 1000 us
 80008a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80008aa:	f7ff fe8d 	bl	80005c8 <PWM_SetPulse_us>
        if (system_active) {
 80008ae:	e7dc      	b.n	800086a <main+0x22>
 80008b0:	20000000 	.word	0x20000000
 80008b4:	80200803 	.word	0x80200803

080008b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008b8:	480d      	ldr	r0, [pc, #52]	@ (80008f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ba:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008bc:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c0:	480c      	ldr	r0, [pc, #48]	@ (80008f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008c2:	490d      	ldr	r1, [pc, #52]	@ (80008f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c4:	4a0d      	ldr	r2, [pc, #52]	@ (80008fc <LoopForever+0xe>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000900 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008d8:	4c0a      	ldr	r4, [pc, #40]	@ (8000904 <LoopForever+0x16>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80008e6:	f000 f811 	bl	800090c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80008ea:	f7ff ffad 	bl	8000848 <main>

080008ee <LoopForever>:

LoopForever:
  b LoopForever
 80008ee:	e7fe      	b.n	80008ee <LoopForever>
  ldr   r0, =_estack
 80008f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80008f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80008fc:	08000974 	.word	0x08000974
  ldr r2, =_sbss
 8000900:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000904:	20000034 	.word	0x20000034

08000908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <ADC1_2_IRQHandler>
	...

0800090c <__libc_init_array>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	4d0d      	ldr	r5, [pc, #52]	@ (8000944 <__libc_init_array+0x38>)
 8000910:	4c0d      	ldr	r4, [pc, #52]	@ (8000948 <__libc_init_array+0x3c>)
 8000912:	1b64      	subs	r4, r4, r5
 8000914:	10a4      	asrs	r4, r4, #2
 8000916:	2600      	movs	r6, #0
 8000918:	42a6      	cmp	r6, r4
 800091a:	d109      	bne.n	8000930 <__libc_init_array+0x24>
 800091c:	4d0b      	ldr	r5, [pc, #44]	@ (800094c <__libc_init_array+0x40>)
 800091e:	4c0c      	ldr	r4, [pc, #48]	@ (8000950 <__libc_init_array+0x44>)
 8000920:	f000 f818 	bl	8000954 <_init>
 8000924:	1b64      	subs	r4, r4, r5
 8000926:	10a4      	asrs	r4, r4, #2
 8000928:	2600      	movs	r6, #0
 800092a:	42a6      	cmp	r6, r4
 800092c:	d105      	bne.n	800093a <__libc_init_array+0x2e>
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f855 3b04 	ldr.w	r3, [r5], #4
 8000934:	4798      	blx	r3
 8000936:	3601      	adds	r6, #1
 8000938:	e7ee      	b.n	8000918 <__libc_init_array+0xc>
 800093a:	f855 3b04 	ldr.w	r3, [r5], #4
 800093e:	4798      	blx	r3
 8000940:	3601      	adds	r6, #1
 8000942:	e7f2      	b.n	800092a <__libc_init_array+0x1e>
 8000944:	0800096c 	.word	0x0800096c
 8000948:	0800096c 	.word	0x0800096c
 800094c:	0800096c 	.word	0x0800096c
 8000950:	08000970 	.word	0x08000970

08000954 <_init>:
 8000954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000956:	bf00      	nop
 8000958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800095a:	bc08      	pop	{r3}
 800095c:	469e      	mov	lr, r3
 800095e:	4770      	bx	lr

08000960 <_fini>:
 8000960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000962:	bf00      	nop
 8000964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000966:	bc08      	pop	{r3}
 8000968:	469e      	mov	lr, r3
 800096a:	4770      	bx	lr
