<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="63" />
   <export preferredWidth="255" />
   <name preferredWidth="314" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library,Project/System" />
 <window width="1920" height="1160" x="0" y="0" />
 <hdlexample language="VERILOG" />
 <generation synthesis="VERILOG" path="_PROJECT_NAME_" simulation="NONE" />
</preferences>
