;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 9
	ADD 0, -2
	SUB @-127, 100
	SPL 0, <402
	ADD 100, 0
	SPL 0, <-2
	SLT <121, <0
	SLT <121, <0
	SLT <121, <0
	DAT #0, <15
	ADD 100, 0
	ADD #270, <1
	ADD #270, <1
	SLT 130, 9
	DAT #0, <2
	ADD 100, 0
	ADD 100, 0
	SUB 200, 60
	SUB @0, 9
	ADD @121, 106
	ADD 100, 0
	SPL 0, <2
	SUB 0, -2
	ADD 30, 9
	SUB 0, -2
	MOV -1, <-620
	SUB 200, 60
	SUB @0, 9
	ADD @10, 0
	SUB 0, -2
	SUB @-127, 100
	SPL 0, <-2
	SUB @13, 0
	SUB @13, 0
	MOV -1, <-20
	ADD @13, 0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL -700, -209
	ADD 210, 60
	MOV -1, <-20
	SPL 0, -2
	ADD @0, @2
	SPL 0, <-2
	MOV -1, <-20
