{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1553554484855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1553554484855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 00:54:44 2019 " "Processing started: Tue Mar 26 00:54:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1553554484855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1553554484855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CPU -c CPU --generate_functional_sim_netlist " "Command: quartus_map CPU -c CPU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1553554484855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1553554485075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcircuits.vhd 29 14 " "Found 29 design units, including 14 entities, in source file subcircuits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subcircuits " "Found design unit 1: subcircuits" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 GATE_AND-Structural " "Found design unit 2: GATE_AND-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 GATE_OR-Structural " "Found design unit 3: GATE_OR-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 GATE_GEQ-Structural " "Found design unit 4: GATE_GEQ-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 GATE_PR_NOT-Structural " "Found design unit 5: GATE_PR_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 GATE_AND_2-Structural " "Found design unit 6: GATE_AND_2-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 GATE_OR_3-Structural " "Found design unit 7: GATE_OR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 GATE_XOR_3-Structural " "Found design unit 8: GATE_XOR_3-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 GATE_NOT-Structural " "Found design unit 9: GATE_NOT-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 GATE_NOT_16-Structural " "Found design unit 10: GATE_NOT_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 168 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 FULLADDER-Structural " "Found design unit 11: FULLADDER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 FULLADDER_16-Structural " "Found design unit 12: FULLADDER_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SUBTRACTOR_16-Structural " "Found design unit 13: SUBTRACTOR_16-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 COUNTER-Structural " "Found design unit 14: COUNTER-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 REG-Structural " "Found design unit 15: REG-Structural" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 285 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "1 GATE_AND " "Found entity 1: GATE_AND" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "2 GATE_OR " "Found entity 2: GATE_OR" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "3 GATE_GEQ " "Found entity 3: GATE_GEQ" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "4 GATE_PR_NOT " "Found entity 4: GATE_PR_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "5 GATE_AND_2 " "Found entity 5: GATE_AND_2" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "6 GATE_OR_3 " "Found entity 6: GATE_OR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "7 GATE_XOR_3 " "Found entity 7: GATE_XOR_3" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "8 GATE_NOT " "Found entity 8: GATE_NOT" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "9 GATE_NOT_16 " "Found entity 9: GATE_NOT_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "10 FULLADDER " "Found entity 10: FULLADDER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "11 FULLADDER_16 " "Found entity 11: FULLADDER_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "12 SUBTRACTOR_16 " "Found entity 12: SUBTRACTOR_16" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "13 COUNTER " "Found entity 13: COUNTER" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""} { "Info" "ISGN_ENTITY_NAME" "14 REG " "Found entity 14: REG" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553554485390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU16.vhd " "Can't analyze file -- file ALU16.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1553554485395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485397 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553554485397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU " "Found design unit 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU16-Behavior " "Found design unit 2: ALU16-Behavior" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485399 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU16 " "Found entity 1: ALU16" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553554485399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1553554485422 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FF_1 CPU.vhd(12) " "VHDL Signal Declaration warning at CPU.vhd(12): used implicit default value for signal \"FF_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1553554485424 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FF_2 CPU.vhd(12) " "VHDL Signal Declaration warning at CPU.vhd(12): used implicit default value for signal \"FF_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1553554485424 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FF_3 CPU.vhd(12) " "VHDL Signal Declaration warning at CPU.vhd(12): used implicit default value for signal \"FF_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1553554485424 "|CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FF3_OUT CPU.vhd(20) " "Verilog HDL or VHDL warning at CPU.vhd(20): object \"FF3_OUT\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553554485424 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG REG:FF1 " "Elaborating entity \"REG\" for hierarchy \"REG:FF1\"" {  } { { "CPU.vhd" "FF1" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16 ALU16:INST_ALU " "Elaborating entity \"ALU16\" for hierarchy \"ALU16:INST_ALU\"" {  } { { "CPU.vhd" "INST_ALU" { Text "D:/MGX/Projects/Architecture/CPU/CPU.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD_V ALU.vhd(36) " "Verilog HDL or VHDL warning at ALU.vhd(36): object \"ADD_V\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553554485433 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB_V ALU.vhd(37) " "Verilog HDL or VHDL warning at ALU.vhd(37): object \"SUB_V\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1553554485434 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_RES ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"ADD_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADD_COUT ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"ADD_COUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_RES ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"SUB_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SUB_COUT ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"SUB_COUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AND_RES ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"AND_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OR_RES ALU.vhd(56) " "VHDL Process Statement warning at ALU.vhd(56): signal \"OR_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GEQ_RES ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"GEQ_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NOT_RES ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"NOT_RES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485435 "|CPU|ALU16:INST_ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "COUT ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): inferring latch(es) for signal or variable \"COUT\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1553554485436 "|CPU|ALU16:INST_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "COUT ALU.vhd(46) " "Inferred latch for \"COUT\" at ALU.vhd(46)" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1553554485437 "|CPU|ALU16:INST_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND ALU16:INST_ALU\|GATE_AND:INST_AND " "Elaborating entity \"GATE_AND\" for hierarchy \"ALU16:INST_ALU\|GATE_AND:INST_AND\"" {  } { { "ALU.vhd" "INST_AND" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR ALU16:INST_ALU\|GATE_OR:INST_OR " "Elaborating entity \"GATE_OR\" for hierarchy \"ALU16:INST_ALU\|GATE_OR:INST_OR\"" {  } { { "ALU.vhd" "INST_OR" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_PR_NOT ALU16:INST_ALU\|GATE_PR_NOT:INST_NOT " "Elaborating entity \"GATE_PR_NOT\" for hierarchy \"ALU16:INST_ALU\|GATE_PR_NOT:INST_NOT\"" {  } { { "ALU.vhd" "INST_NOT" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485444 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(105) " "VHDL Process Statement warning at subcircuits.vhd(105): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485445 "|CPU|ALU16:INST_ALU|GATE_PR_NOT:INST_NOT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_GEQ ALU16:INST_ALU\|GATE_GEQ:INST_GEQ " "Elaborating entity \"GATE_GEQ\" for hierarchy \"ALU16:INST_ALU\|GATE_GEQ:INST_GEQ\"" {  } { { "ALU.vhd" "INST_GEQ" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485446 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TOUT subcircuits.vhd(77) " "VHDL Process Statement warning at subcircuits.vhd(77): signal \"TOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "subcircuits.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1553554485447 "|CPU|ALU16:INST_ALU|GATE_GEQ:INST_GEQ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER_16 ALU16:INST_ALU\|FULLADDER_16:INST_ADD " "Elaborating entity \"FULLADDER_16\" for hierarchy \"ALU16:INST_ALU\|FULLADDER_16:INST_ADD\"" {  } { { "ALU.vhd" "INST_ADD" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0 " "Elaborating entity \"FULLADDER\" for hierarchy \"ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\"" {  } { { "subcircuits.vhd" "FA0" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_XOR_3 ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0 " "Elaborating entity \"GATE_XOR_3\" for hierarchy \"ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_XOR_3:V0\"" {  } { { "subcircuits.vhd" "V0" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_AND_2 ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1 " "Elaborating entity \"GATE_AND_2\" for hierarchy \"ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_AND_2:V1\"" {  } { { "subcircuits.vhd" "V1" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_OR_3 ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4 " "Elaborating entity \"GATE_OR_3\" for hierarchy \"ALU16:INST_ALU\|FULLADDER_16:INST_ADD\|FULLADDER:FA0\|GATE_OR_3:V4\"" {  } { { "subcircuits.vhd" "V4" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUBTRACTOR_16 ALU16:INST_ALU\|SUBTRACTOR_16:INST_SUB " "Elaborating entity \"SUBTRACTOR_16\" for hierarchy \"ALU16:INST_ALU\|SUBTRACTOR_16:INST_SUB\"" {  } { { "ALU.vhd" "INST_SUB" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT_16 ALU16:INST_ALU\|SUBTRACTOR_16:INST_SUB\|GATE_NOT_16:NOT_B " "Elaborating entity \"GATE_NOT_16\" for hierarchy \"ALU16:INST_ALU\|SUBTRACTOR_16:INST_SUB\|GATE_NOT_16:NOT_B\"" {  } { { "subcircuits.vhd" "NOT_B" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GATE_NOT ALU16:INST_ALU\|SUBTRACTOR_16:INST_SUB\|GATE_NOT:NOT_COUT " "Elaborating entity \"GATE_NOT\" for hierarchy \"ALU16:INST_ALU\|SUBTRACTOR_16:INST_SUB\|GATE_NOT:NOT_COUT\"" {  } { { "subcircuits.vhd" "NOT_COUT" { Text "D:/MGX/Projects/Architecture/CPU/subcircuits.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485593 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux0\"" {  } { { "ALU.vhd" "Mux0" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux1\"" {  } { { "ALU.vhd" "Mux1" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux2\"" {  } { { "ALU.vhd" "Mux2" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux3\"" {  } { { "ALU.vhd" "Mux3" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux4\"" {  } { { "ALU.vhd" "Mux4" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux5\"" {  } { { "ALU.vhd" "Mux5" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux6\"" {  } { { "ALU.vhd" "Mux6" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux7\"" {  } { { "ALU.vhd" "Mux7" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux8\"" {  } { { "ALU.vhd" "Mux8" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux9\"" {  } { { "ALU.vhd" "Mux9" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux10\"" {  } { { "ALU.vhd" "Mux10" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux11\"" {  } { { "ALU.vhd" "Mux11" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux12\"" {  } { { "ALU.vhd" "Mux12" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux13\"" {  } { { "ALU.vhd" "Mux13" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux14\"" {  } { { "ALU.vhd" "Mux14" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux15\"" {  } { { "ALU.vhd" "Mux15" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux16\"" {  } { { "ALU.vhd" "Mux16" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU16:INST_ALU\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU16:INST_ALU\|Mux17\"" {  } { { "ALU.vhd" "Mux17" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485644 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1553554485644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:INST_ALU\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU16:INST_ALU\|lpm_mux:Mux0\"" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:INST_ALU\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU16:INST_ALU\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485707 ""}  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1553554485707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "D:/MGX/Projects/Architecture/CPU/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1553554485759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1553554485759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:INST_ALU\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"ALU16:INST_ALU\|lpm_mux:Mux1\"" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:INST_ALU\|lpm_mux:Mux1 " "Instantiated megafunction \"ALU16:INST_ALU\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485765 ""}  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1553554485765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16:INST_ALU\|lpm_mux:Mux17 " "Elaborated megafunction instantiation \"ALU16:INST_ALU\|lpm_mux:Mux17\"" {  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1553554485804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16:INST_ALU\|lpm_mux:Mux17 " "Instantiated megafunction \"ALU16:INST_ALU\|lpm_mux:Mux17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1553554485804 ""}  } { { "ALU.vhd" "" { Text "D:/MGX/Projects/Architecture/CPU/ALU.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1553554485804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1553554485867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 00:54:45 2019 " "Processing ended: Tue Mar 26 00:54:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1553554485867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1553554485867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1553554485867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1553554485867 ""}
