; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 6
; RUN: opt -S -mtriple=amdgcn-amd-amdhsa -passes=amdgpu-simplifylib %s | FileCheck %s

define amdgpu_kernel void @test_tdo_scalar_f32_asin(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test_tdo_scalar_f32_asin(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    store float 0.000000e+00, ptr addrspace(1) [[OUT]], align 4
; CHECK-NEXT:    ret void
;
entry:
  %c = call float @_Z4asinf(float 0.000000e+00)
  store float %c, ptr addrspace(1) %out, align 4
  ret void
}

define amdgpu_kernel void @test_tdo_v2_f32_asin(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test_tdo_v2_f32_asin(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    store <2 x float> <float 0.000000e+00, float 0x3FF921FB60000000>, ptr addrspace(1) [[OUT]], align 8
; CHECK-NEXT:    ret void
;
entry:
  %c = call <2 x float> @_Z4asinDv2_f(<2 x float> <float 0.000000e+00, float 1.000000e+00>)
  store <2 x float> %c, ptr addrspace(1) %out, align 8
  ret void
}

define amdgpu_kernel void @test_tdo_scalar_f16_asin(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test_tdo_scalar_f16_asin(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    store half 0xH0000, ptr addrspace(1) [[OUT]], align 2
; CHECK-NEXT:    ret void
;
entry:
  %c = call half @_Z4asinDh(half 0.000000e+00)
  store half %c, ptr addrspace(1) %out, align 2
  ret void
}

define amdgpu_kernel void @test_tdo_v2_f16_asin(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test_tdo_v2_f16_asin(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    store <2 x half> <half 0xH0000, half 0xH3E48>, ptr addrspace(1) [[OUT]], align 4
; CHECK-NEXT:    ret void
;
entry:
  %c = call <2 x half> @_Z4asinDv2_Dh(<2 x half> <half 0.000000e+00, half 1.000000e+00>)
  store <2 x half> %c, ptr addrspace(1) %out, align 4
  ret void
}

define amdgpu_kernel void @test_tdo_scalar_f64_asin(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test_tdo_scalar_f64_asin(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    store double 0.000000e+00, ptr addrspace(1) [[OUT]], align 8
; CHECK-NEXT:    ret void
;
entry:
  %c = call double @_Z4asind(double 0.000000e+00)
  store double %c, ptr addrspace(1) %out, align 8
  ret void
}

define amdgpu_kernel void @test_tdo_v2_f64_asin(ptr addrspace(1) %out) {
; CHECK-LABEL: define amdgpu_kernel void @test_tdo_v2_f64_asin(
; CHECK-SAME: ptr addrspace(1) [[OUT:%.*]]) {
; CHECK-NEXT:  [[ENTRY:.*:]]
; CHECK-NEXT:    store <2 x double> <double 0.000000e+00, double 0x3FF921FB54442D18>, ptr addrspace(1) [[OUT]], align 16
; CHECK-NEXT:    ret void
;
entry:
  %c = call <2 x double> @_Z4asinDv2_d(<2 x double> <double 0.000000e+00, double 1.000000e+00>)
  store <2 x double> %c, ptr addrspace(1) %out, align 16
  ret void
}

declare float        @_Z4asinf(float)
declare <2 x float>  @_Z4asinDv2_f(<2 x float>)
declare half         @_Z4asinDh(half)
declare <2 x half>   @_Z4asinDv2_Dh(<2 x half>)
declare double       @_Z4asind(double)
declare <2 x double> @_Z4asinDv2_d(<2 x double>)
