module multiplier(a,b,q);

input [3:0]a,b;

wire [3:0]m0;

wire [4:0]ml;

wire [5:0]m2;

wire [6:0]m3;

wire [7:0]s1,s2,s3;

output [7:0]q;

assign m0={4{a[0]}}&b[3:0];

assign ml={4{a[1]}}&b[3:0];

assign m2={4{a[2]}}&b[3:0];

assign m3={4{a[3]}}&b[3:0];

assign sl=m0+(ml<<1);

assign s2=s1+(m2<<2);

assign s3=s2+(m3<<3);

assign q=s3;

endmodule
