# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sub_modules/cpu_types.vhd" \
"../../../../../sub_modules/memory/rom.vhd" \
"../../../../../sub_modules/memory/ram.vhd" \
"../../../../../sub_modules/memory/mem_manager.vhd" \
"../../../../../sub_modules/testbench/memory_TB.vhd" \

# Do not sort compile order
nosort
