
ubuntu-preinstalled/sg_unmap:     file format elf32-littlearm


Disassembly of section .init:

00000928 <.init>:
 928:	push	{r3, lr}
 92c:	bl	1d00 <strspn@plt+0x1238>
 930:	pop	{r3, pc}

Disassembly of section .plt:

00000934 <sg_simple_inquiry@plt-0x14>:
 934:	push	{lr}		; (str lr, [sp, #-4]!)
 938:	ldr	lr, [pc, #4]	; 944 <sg_simple_inquiry@plt-0x4>
 93c:	add	lr, pc, lr
 940:	ldr	pc, [lr, #8]!
 944:	andeq	r3, r1, r0, lsl #12

00000948 <sg_simple_inquiry@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #77824	; 0x13000
 950:	ldr	pc, [ip, #1536]!	; 0x600

00000954 <sg_ll_readcap_10@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #77824	; 0x13000
 95c:	ldr	pc, [ip, #1528]!	; 0x5f8

00000960 <sg_ll_readcap_16@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #77824	; 0x13000
 968:	ldr	pc, [ip, #1520]!	; 0x5f0

0000096c <__cxa_finalize@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #77824	; 0x13000
 974:	ldr	pc, [ip, #1512]!	; 0x5e8

00000978 <fgets@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #77824	; 0x13000
 980:	ldr	pc, [ip, #1504]!	; 0x5e0

00000984 <__memset_chk@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #77824	; 0x13000
 98c:	ldr	pc, [ip, #1496]!	; 0x5d8

00000990 <sg_cmds_close_device@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #77824	; 0x13000
 998:	ldr	pc, [ip, #1488]!	; 0x5d0

0000099c <sleep@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #77824	; 0x13000
 9a4:	ldr	pc, [ip, #1480]!	; 0x5c8

000009a8 <sg_ll_unmap_v2@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #77824	; 0x13000
 9b0:	ldr	pc, [ip, #1472]!	; 0x5c0

000009b4 <__stack_chk_fail@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #77824	; 0x13000
 9bc:	ldr	pc, [ip, #1464]!	; 0x5b8

000009c0 <pr2serr@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #77824	; 0x13000
 9c8:	ldr	pc, [ip, #1456]!	; 0x5b0

000009cc <puts@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #77824	; 0x13000
 9d4:	ldr	pc, [ip, #1448]!	; 0x5a8

000009d8 <__libc_start_main@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #77824	; 0x13000
 9e0:	ldr	pc, [ip, #1440]!	; 0x5a0

000009e4 <__gmon_start__@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #77824	; 0x13000
 9ec:	ldr	pc, [ip, #1432]!	; 0x598

000009f0 <getopt_long@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #77824	; 0x13000
 9f8:	ldr	pc, [ip, #1424]!	; 0x590

000009fc <strlen@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #77824	; 0x13000
 a04:	ldr	pc, [ip, #1416]!	; 0x588

00000a08 <strchr@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #77824	; 0x13000
 a10:	ldr	pc, [ip, #1408]!	; 0x580

00000a14 <sg_if_can2stderr@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #77824	; 0x13000
 a1c:	ldr	pc, [ip, #1400]!	; 0x578

00000a20 <__isoc99_sscanf@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #77824	; 0x13000
 a28:	ldr	pc, [ip, #1392]!	; 0x570

00000a2c <memset@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #77824	; 0x13000
 a34:	ldr	pc, [ip, #1384]!	; 0x568

00000a38 <__printf_chk@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #77824	; 0x13000
 a40:	ldr	pc, [ip, #1376]!	; 0x560

00000a44 <sg_get_llnum@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #77824	; 0x13000
 a4c:	ldr	pc, [ip, #1368]!	; 0x558

00000a50 <sg_convert_errno@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #77824	; 0x13000
 a58:	ldr	pc, [ip, #1360]!	; 0x550

00000a5c <fclose@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #77824	; 0x13000
 a64:	ldr	pc, [ip, #1352]!	; 0x548

00000a68 <safe_strerror@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #77824	; 0x13000
 a70:	ldr	pc, [ip, #1344]!	; 0x540

00000a74 <fopen64@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #77824	; 0x13000
 a7c:	ldr	pc, [ip, #1336]!	; 0x538

00000a80 <strpbrk@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #77824	; 0x13000
 a88:	ldr	pc, [ip, #1328]!	; 0x530

00000a8c <sg_get_num@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #77824	; 0x13000
 a94:	ldr	pc, [ip, #1320]!	; 0x528

00000a98 <hex2stderr@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #77824	; 0x13000
 aa0:	ldr	pc, [ip, #1312]!	; 0x520

00000aa4 <sg_cmds_open_device@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #77824	; 0x13000
 aac:	ldr	pc, [ip, #1304]!	; 0x518

00000ab0 <abort@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #77824	; 0x13000
 ab8:	ldr	pc, [ip, #1296]!	; 0x510

00000abc <__snprintf_chk@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #77824	; 0x13000
 ac4:	ldr	pc, [ip, #1288]!	; 0x508

00000ac8 <strspn@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #77824	; 0x13000
 ad0:	ldr	pc, [ip, #1280]!	; 0x500

Disassembly of section .text:

00000ad4 <.text>:
     ad4:	svcmi	0x00f0e92d
     ad8:	cfstrs	mvf2, [sp, #-0]
     adc:	strcs	r8, [r0, #-2822]	; 0xfffff4fa
     ae0:	stclcc	8, cr15, [r8], #-892	; 0xfffffc84
     ae4:			; <UNDEFINED> instruction: 0xf8df4607
     ae8:	strmi	r2, [r8], r8, ror #24
     aec:			; <UNDEFINED> instruction: 0xf8df447b
     af0:			; <UNDEFINED> instruction: 0xf6adac64
     af4:	ldrbtmi	r6, [sl], #-3524	; 0xfffff23c
     af8:	mrrcls	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
     afc:	tstls	sl, #-100663296	; 0xfa000000
     b00:	movwls	r2, #49980	; 0xc33c
     b04:			; <UNDEFINED> instruction: 0xf8df44f9
     b08:	stmib	sp, {r2, r4, r6, sl, fp, ip, sp}^
     b0c:	stmib	sp, {r1, r2, r4, r8, sl, lr}^
     b10:	strcs	r4, [r0, #-1298]	; 0xfffffaee
     b14:	strpl	lr, [pc, #-2509]	; 14f <sg_simple_inquiry@plt-0x7f9>
     b18:	ldrls	sl, [r1, #-3104]	; 0xfffff3e0
     b1c:	strls	r4, [fp, #-1707]	; 0xfffff955
     b20:	stmib	sp, {r0, r2, r4, r8, sl, ip, pc}^
     b24:	strls	r5, [r9, #-1293]	; 0xfffffaf3
     b28:	ldmpl	r3, {r2, r4, r8, sl, ip, pc}^
     b2c:			; <UNDEFINED> instruction: 0xf8cd681b
     b30:			; <UNDEFINED> instruction: 0xf04f3ebc
     b34:			; <UNDEFINED> instruction: 0xf8df0300
     b38:	ldrbtmi	r3, [fp], #-3112	; 0xfffff3d8
     b3c:	ldrbmi	r9, [r3], -sl, lsl #6
     b40:	strbmi	r9, [sl], -r0, lsl #8
     b44:	ldrtmi	r4, [r8], -r1, asr #12
     b48:	eorvs	r2, r6, r0, lsl #12
     b4c:	svc	0x0050f7ff
     b50:			; <UNDEFINED> instruction: 0xf0001c43
     b54:			; <UNDEFINED> instruction: 0xf1a080e2
     b58:	bcs	dc145c <strspn@plt+0xdc0994>
     b5c:	sbchi	pc, r5, r0, lsl #4
     b60:			; <UNDEFINED> instruction: 0xf002e8df
     b64:	cmngt	r8, #-1811939326	; 0x94000002
     b68:	bicgt	ip, r3, #201326595	; 0xc000003
     b6c:	cmngt	r2, #201326595	; 0xc000003
     b70:	bicgt	ip, r3, #201326595	; 0xc000003
     b74:	bicgt	ip, r3, #201326595	; 0xc000003
     b78:	svcpl	0x00c3c3c3
     b7c:	bicgt	ip, r3, #201326595	; 0xc000003
     b80:	bicgt	ip, r3, #201326595	; 0xc000003
     b84:	cmpgt	ip, #201326595	; 0xc000003
     b88:	stclne	15, cr1, [r3], {195}	; 0xc3
     b8c:	bicgt	sl, r3, #289406976	; 0x11400000
     b90:	strbcc	r3, [r3, r3, asr #29]
     b94:	bicgt	ip, r3, #201326595	; 0xc000003
     b98:	sbccs	r2, r3, #12779520	; 0xc30000
     b9c:	movwls	r2, #37633	; 0x9301
     ba0:			; <UNDEFINED> instruction: 0xf04fe7cd
     ba4:	strb	r0, [sl, r1, lsl #22]
     ba8:	movwcc	r9, #6923	; 0x1b0b
     bac:	movwcs	r9, #4875	; 0x130b
     bb0:	strb	r9, [r4, lr, lsl #6]
     bb4:			; <UNDEFINED> instruction: 0xf8df9a0a
     bb8:	ldmpl	r3, {r2, r3, r5, r7, r8, r9, fp, ip, sp}^
     bbc:			; <UNDEFINED> instruction: 0xf7ff6818
     bc0:	cdpne	15, 0, cr14, cr3, cr6, {3}
     bc4:	vsubw.s8	<illegal reg q12.5>, q0, d12
     bc8:			; <UNDEFINED> instruction: 0xd1b8845a
     bcc:	movwls	r2, #49980	; 0xc33c
     bd0:			; <UNDEFINED> instruction: 0xf8dfe7b5
     bd4:	bls	28fa1c <strspn@plt+0x28ef54>
     bd8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     bdc:			; <UNDEFINED> instruction: 0xe7ae9310
     be0:	blcc	fe03ef64 <strspn@plt+0xfe03e49c>
     be4:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
     be8:	movwls	r6, #63515	; 0xf81b
     bec:			; <UNDEFINED> instruction: 0xf8dfe7a7
     bf0:	vmovge.s16	r3, d15[1]
     bf4:	ldmdbls	sl, {r1, r3, fp, ip, pc}
     bf8:	stmiapl	r0, {r1, r4, r5, r9, sl, lr}^
     bfc:			; <UNDEFINED> instruction: 0xf7ff6800
     c00:	stmdacs	r1, {r4, r8, r9, sl, fp, sp, lr, pc}
     c04:	ldmdavs	r3!, {r0, r1, r8, ip, lr, pc}
     c08:	tstls	r5, #64512	; 0xfc00
     c0c:			; <UNDEFINED> instruction: 0xf8dfd997
     c10:	strcs	r0, [r1, #-2904]	; 0xfffff4a8
     c14:			; <UNDEFINED> instruction: 0xf7ff4478
     c18:	ldrsb	lr, [r3], #-228	; 0xffffff1c
     c1c:	tstls	r4, #67108864	; 0x4000000
     c20:	movwcs	lr, #6029	; 0x178d
     c24:	str	r9, [sl, sp, lsl #6]
     c28:	blcc	e3efac <strspn@plt+0xe3e4e4>
     c2c:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
     c30:	usada8	r4, sp, r8, r6
     c34:			; <UNDEFINED> instruction: 0x212c9a0a
     c38:	blcc	a3efbc <strspn@plt+0xa3e4f4>
     c3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     c40:	tstls	r1, #24, 12	; 0x1800000
     c44:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c48:			; <UNDEFINED> instruction: 0x46069b11
     c4c:			; <UNDEFINED> instruction: 0xf0002800
     c50:			; <UNDEFINED> instruction: 0x4618841c
     c54:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
     c58:	strmi	r2, [fp], -r0, lsl #16
     c5c:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
     c60:	vsubhn.i16	d20, q0, q1
     c64:	strcc	r8, [r1], -r6, lsl #8
     c68:	tstcs	r2, #3358720	; 0x334000
     c6c:			; <UNDEFINED> instruction: 0xf7ff4630
     c70:	stmdbcs	r1, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     c74:	svclt	0x00084602
     c78:	strmi	r2, [fp], -r0, lsl #16
     c7c:	strhi	pc, [fp], #-128	; 0xffffff80
     c80:	andsls	r4, r1, r3, lsl r3
     c84:	ldrtmi	sp, [r0], -r3, asr #32
     c88:			; <UNDEFINED> instruction: 0xf7ff212c
     c8c:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     c90:	svcge	0x0055f43f
     c94:			; <UNDEFINED> instruction: 0xf7ff3001
     c98:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     c9c:			; <UNDEFINED> instruction: 0xf173460b
     ca0:	strmi	r0, [r2], -r0, lsl #2
     ca4:	strhi	pc, [fp], #-704	; 0xfffffd40
     ca8:	tstcs	r6, #3358720	; 0x334000
     cac:			; <UNDEFINED> instruction: 0xf8dfe747
     cb0:	strcs	r0, [r0, #-2748]	; 0xfffff544
     cb4:			; <UNDEFINED> instruction: 0xf7ff4478
     cb8:			; <UNDEFINED> instruction: 0xf8dfee84
     cbc:	ldrbtmi	r0, [r8], #-2740	; 0xfffff54c
     cc0:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     cc4:	bcs	feb3f048 <strspn@plt+0xfeb3e580>
     cc8:	bcc	fe43f04c <strspn@plt+0xfe43e584>
     ccc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     cd0:			; <UNDEFINED> instruction: 0xf8dd681a
     cd4:	ldrhmi	r3, [sl], #-236	; 0xffffff14
     cd8:	strbhi	pc, [r4, -r0, asr #32]!	; <UNPREDICTABLE>
     cdc:			; <UNDEFINED> instruction: 0xf60d4628
     ce0:	ldc	13, cr6, [sp], #784	; 0x310
     ce4:	pop	{r1, r2, r8, r9, fp, pc}
     ce8:			; <UNDEFINED> instruction: 0x46018ff0
     cec:	beq	fe23f070 <strspn@plt+0xfe23e5a8>
     cf0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     cf4:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     cf8:	beq	fe03f07c <strspn@plt+0xfe03e5b4>
     cfc:			; <UNDEFINED> instruction: 0xf7ff4478
     d00:			; <UNDEFINED> instruction: 0xf8dfee60
     d04:	ldrbtmi	r0, [r8], #-2684	; 0xfffff584
     d08:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     d0c:			; <UNDEFINED> instruction: 0xf8dfe7da
     d10:	ldrbtmi	r0, [r8], #-2676	; 0xfffff58c
     d14:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     d18:	bls	2babf4 <strspn@plt+0x2ba12c>
     d1c:	bcc	1a3f0a0 <strspn@plt+0x1a3e5d8>
     d20:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     d24:	ldrdcs	pc, [r0], -r9
     d28:	vrshr.s64	d20, d26, #64
     d2c:			; <UNDEFINED> instruction: 0x961a80d9
     d30:	blcs	27970 <strspn@plt+0x26ea8>
     d34:	eorhi	pc, ip, #0
     d38:	blcs	27974 <strspn@plt+0x26eac>
     d3c:	msrhi	CPSR_fsc, r0, asr #32
     d40:	blcs	279b0 <strspn@plt+0x26ee8>
     d44:			; <UNDEFINED> instruction: 0x83adf000
     d48:	blcs	27994 <strspn@plt+0x26ecc>
     d4c:	rschi	pc, ip, r0, asr #32
     d50:	vstrcs	d9, [r0, #-60]	; 0xffffffc4
     d54:	rschi	pc, r3, #0
     d58:	tstmi	r3, #16, 20	; 0x10000
     d5c:	strhi	pc, [ip, #64]!	; 0x40
     d60:	blge	feb289ac <strspn@plt+0xfeb27ee4>
     d64:			; <UNDEFINED> instruction: 0xf44fae2c
     d68:	ldrmi	r6, [r8], -r0, lsl #5
     d6c:			; <UNDEFINED> instruction: 0x46399316
     d70:			; <UNDEFINED> instruction: 0xf7ff9612
     d74:			; <UNDEFINED> instruction: 0x4639ee5c
     d78:	andvc	pc, r0, #1325400064	; 0x4f000000
     d7c:			; <UNDEFINED> instruction: 0xf7ff4630
     d80:			; <UNDEFINED> instruction: 0x4628ee56
     d84:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
     d88:			; <UNDEFINED> instruction: 0xf0002801
     d8c:			; <UNDEFINED> instruction: 0xf8df8588
     d90:			; <UNDEFINED> instruction: 0x462819fc
     d94:			; <UNDEFINED> instruction: 0xf7ff4479
     d98:	cdp	14, 0, cr14, cr9, cr14, {3}
     d9c:	stmdacs	r0, {r4, r9, fp}
     da0:	strhi	pc, [ip, -r0]
     da4:	movwls	r2, #62208	; 0xf300
     da8:	cfmvrdl	r9, mvd9
     dac:			; <UNDEFINED> instruction: 0xf8df4a10
     db0:			; <UNDEFINED> instruction: 0xf8df29e0
     db4:	ldrbtmi	r3, [sl], #-2528	; 0xfffff620
     db8:	ldmibvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     dbc:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     dc0:	cfmv64lr	mvdx10, fp
     dc4:	ldrbtmi	r2, [pc], #-2576	; dcc <strspn@plt+0x304>
     dc8:	adcsvs	pc, r4, #-805306368	; 0xd0000000
     dcc:	bcc	fe43c5f8 <strspn@plt+0xfe43bb30>
     dd0:	bvc	fe43c600 <strspn@plt+0xfe43bb38>
     dd4:	cdp	3, 0, cr2, cr8, cr0, {0}
     dd8:			; <UNDEFINED> instruction: 0x461e2a10
     ddc:			; <UNDEFINED> instruction: 0x4692469b
     de0:	vst1.8	{d20-d22}, [pc :128], r2
     de4:	ldrbmi	r6, [r0], -r0, lsl #3
     de8:	stcl	7, cr15, [r6, #1020]	; 0x3fc
     dec:			; <UNDEFINED> instruction: 0xf0002800
     df0:	ldrbmi	r8, [r0], -lr, ror #1
     df4:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     df8:			; <UNDEFINED> instruction: 0xf0002800
     dfc:	cdpne	0, 4, cr8, cr3, cr2, {7}
     e00:			; <UNDEFINED> instruction: 0xf81a4605
     e04:	bcs	288e18 <strspn@plt+0x288350>
     e08:	bichi	pc, r7, r0
     e0c:	bne	fe43c678 <strspn@plt+0xfe43bbb0>
     e10:			; <UNDEFINED> instruction: 0xf7ff4650
     e14:	adcmi	lr, r8, #1440	; 0x5a0
     e18:	sbcshi	pc, r3, r0
     e1c:	andcs	pc, r0, sl, lsl r8	; <UNPREDICTABLE>
     e20:	bl	2876dc <strspn@plt+0x286c14>
     e24:	andls	r0, lr, r0, lsl #16
     e28:			; <UNDEFINED> instruction: 0xf0002a23
     e2c:	cdp	0, 1, cr8, cr10, cr10, {6}
     e30:			; <UNDEFINED> instruction: 0x46401a10
     e34:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e38:	sfmle	f4, 4, [r5, #-532]	; 0xfffffdec
     e3c:	andcs	pc, r0, r8, lsl r8	; <UNPREDICTABLE>
     e40:	bcs	8e7a80 <strspn@plt+0x8e6fb8>
     e44:	ldrbhi	pc, [r4], r0, asr #32	; <UNPREDICTABLE>
     e48:	bmi	fe43c670 <strspn@plt+0xfe43bba8>
     e4c:	strbmi	r2, [r4], -r0, lsl #10
     e50:	bls	fe43c6c0 <strspn@plt+0xfe43bbf8>
     e54:	ssatmi	r4, #20, r8, asr #13
     e58:			; <UNDEFINED> instruction: 0xf04fe023
     e5c:	adcsmi	r3, r1, #-1073741761	; 0xc000003f
     e60:	andeq	pc, r0, #79	; 0x4f
     e64:	vsra.s64	d20, d26, #64
     e68:			; <UNDEFINED> instruction: 0xf50d858c
     e6c:	bl	99824 <strspn@plt+0x98d5c>
     e70:			; <UNDEFINED> instruction: 0xf5a30383
     e74:	andsvs	r6, lr, r1, ror #6
     e78:	strbmi	r4, [r9], -r0, lsr #12
     e7c:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     e80:	strmi	r3, [r6], -r1, lsl #10
     e84:			; <UNDEFINED> instruction: 0xf0002800
     e88:			; <UNDEFINED> instruction: 0x46498097
     e8c:	mrc	7, 0, APSR_nzcv, cr12, cr15, {7}
     e90:	ldmdane	r4!, {r0, r1, r4, r5, sl, fp, ip, lr}
     e94:			; <UNDEFINED> instruction: 0xf0002b00
     e98:			; <UNDEFINED> instruction: 0xf5b5808f
     e9c:			; <UNDEFINED> instruction: 0xf0006f80
     ea0:	strtmi	r8, [r0], -r4, asr #10
     ea4:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     ea8:	strmi	r1, [r6], -fp, asr #24
     eac:			; <UNDEFINED> instruction: 0xf1b0bf08
     eb0:			; <UNDEFINED> instruction: 0x460f3fff
     eb4:	msrhi	CPSR_s, #0
     eb8:	andeq	lr, fp, #5120	; 0x1400
     ebc:			; <UNDEFINED> instruction: 0xf0022aff
     ec0:	b	13c12cc <strspn@plt+0x13c0804>
     ec4:	vcgt.u8	q0, q0, q9
     ec8:	stmdbcs	r0, {r0, r8, r9, pc}
     ecc:			; <UNDEFINED> instruction: 0xf50dd1c5
     ed0:	bl	99888 <strspn@plt+0x98dc0>
     ed4:			; <UNDEFINED> instruction: 0xf5a303c3
     ed8:	stmib	r3, {r0, r6, r8, r9, sp, lr}^
     edc:	strb	r6, [fp, r0, lsl #14]
     ee0:			; <UNDEFINED> instruction: 0xf8581c53
     ee4:	adcsmi	r2, fp, #34	; 0x22
     ee8:	andcc	pc, r0, r9, asr #17
     eec:			; <UNDEFINED> instruction: 0xf6bf921a
     ef0:			; <UNDEFINED> instruction: 0xf8dfaf1f
     ef4:	ldrbtmi	r4, [ip], #-2216	; 0xfffff758
     ef8:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     efc:			; <UNDEFINED> instruction: 0xf7ff4620
     f00:			; <UNDEFINED> instruction: 0xf8d9ed60
     f04:	movwcc	r3, #4096	; 0x1000
     f08:	andcc	pc, r0, r9, asr #17
     f0c:	blle	ffcd1a00 <strspn@plt+0xffcd0f38>
     f10:	stmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f14:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
     f18:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     f1c:	stmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f20:			; <UNDEFINED> instruction: 0xf7ff4478
     f24:	strb	lr, [sp], lr, asr #26
     f28:			; <UNDEFINED> instruction: 0x432b9b10
     f2c:	blls	3d27a8 <strspn@plt+0x3d1ce0>
     f30:			; <UNDEFINED> instruction: 0xf040432b
     f34:	ldmib	sp, {r1, r3, r4, r5, r8, pc}^
     f38:			; <UNDEFINED> instruction: 0x46030116
     f3c:	andle	r4, r6, fp, lsl #6
     f40:	tstcs	r2, #3620864	; 0x374000
     f44:	svclt	0x00084299
     f48:			; <UNDEFINED> instruction: 0xf0c04290
     f4c:	bls	2e1d64 <strspn@plt+0x2e129c>
     f50:	ldmdals	sl, {r8, sp}
     f54:	stc	7, cr15, [r6, #1020]!	; 0x3fc
     f58:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
     f5c:	teqhi	r6, r0, lsl #5	; <UNPREDICTABLE>
     f60:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
     f64:			; <UNDEFINED> instruction: 0xf7ff4648
     f68:			; <UNDEFINED> instruction: 0x4605ed74
     f6c:			; <UNDEFINED> instruction: 0xf7ff4648
     f70:	ldmdbls	sl, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     f74:			; <UNDEFINED> instruction: 0xf8df4602
     f78:	ldrbtmi	r0, [r8], #-2096	; 0xfffff7d0
     f7c:	stc	7, cr15, [r0, #-1020]!	; 0xfffffc04
     f80:	ldmdblt	r3!, {r0, r1, r3, r8, r9, fp, ip, pc}
     f84:			; <UNDEFINED> instruction: 0xf0839b0d
     f88:			; <UNDEFINED> instruction: 0xf0130301
     f8c:			; <UNDEFINED> instruction: 0xf0400fff
     f90:	stfcsd	f0, [r0, #-732]	; 0xfffffd24
     f94:	strbcs	fp, [r3, #-4024]!	; 0xfffff048
     f98:			; <UNDEFINED> instruction: 0xf8dfe694
     f9c:	ldrbtmi	r0, [r8], #-2064	; 0xfffff7f0
     fa0:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
     fa4:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     fa8:			; <UNDEFINED> instruction: 0xf8df2500
     fac:	ldrbtmi	r0, [r9], #-2056	; 0xfffff7f8
     fb0:			; <UNDEFINED> instruction: 0xf7ff4478
     fb4:	str	lr, [r5], r6, lsl #26
     fb8:	bmi	fe43c820 <strspn@plt+0xfe43bd58>
     fbc:			; <UNDEFINED> instruction: 0x46c3465e
     fc0:			; <UNDEFINED> instruction: 0xf10b442e
     fc4:			; <UNDEFINED> instruction: 0xf5bb0b01
     fc8:			; <UNDEFINED> instruction: 0xf47f7f00
     fcc:	ldrtmi	sl, [r3], -r9, lsl #30
     fd0:	ldmib	sp, {r1, r2, r3, r4, r6, r7, r8, r9, sl}^
     fd4:	cfldr32ls	mvfx11, [r8], {16}
     fd8:	ldrhi	pc, [r7, #256]!	; 0x100
     fdc:	beq	43c848 <strspn@plt+0x43bd80>
     fe0:	qdaddlt	r1, pc, r0	; <UNPREDICTABLE>
     fe4:			; <UNDEFINED> instruction: 0x37d0f8df
     fe8:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
     fec:	addsmi	r6, r8, #1769472	; 0x1b0000
     ff0:			; <UNDEFINED> instruction: 0xf7ffd001
     ff4:	svccs	0x0000ed34
     ff8:	strhi	pc, [r8, #-0]
     ffc:	mrc	1, 0, r0, cr8, cr13, {1}
    1000:			; <UNDEFINED> instruction: 0xf1050a10
    1004:			; <UNDEFINED> instruction: 0xf6400a08
    1008:	tstcs	r0, r8, lsl #6
    100c:	bhi	43c874 <strspn@plt+0x43bdac>
    1010:			; <UNDEFINED> instruction: 0x26004652
    1014:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1018:	bcs	43c880 <strspn@plt+0x43bdb8>
    101c:	ldrsbgt	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1020:	ldrd	pc, [r8], #-141	; 0xffffff73
    1024:	ldrdeq	pc, [r0], -ip
    1028:			; <UNDEFINED> instruction: 0xf8dc4623
    102c:			; <UNDEFINED> instruction: 0xf10c1004
    1030:	blt	4058 <strspn@plt+0x3590>
    1034:	blt	2591bc <strspn@plt+0x2586f4>
    1038:	blgt	d90c4 <strspn@plt+0xd85fc>
    103c:	eorcc	pc, r6, lr, asr r8	; <UNPREDICTABLE>
    1040:	adcsmi	r3, lr, #1048576	; 0x100000
    1044:	addsvs	fp, r0, fp, lsl sl
    1048:			; <UNDEFINED> instruction: 0xf84260d1
    104c:	mvnle	r3, r0, lsl pc
    1050:	bvc	43c8b8 <strspn@plt+0x43bdf0>
    1054:	blt	16c8708 <strspn@plt+0x16c7c40>
    1058:	ldmdals	sl, {r0, r1, r3, r9, fp, ip, pc}
    105c:	tstcs	r0, sp, ror #20
    1060:	rsbshi	r8, sp, fp, lsr r0
    1064:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1068:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    106c:	svcge	0x0078f6ff
    1070:	stmdbge	r2!, {r0, r1, r3, r8, r9, fp, ip, pc}
    1074:			; <UNDEFINED> instruction: 0xf7ff2201
    1078:	strmi	lr, [r5], -r8, ror #24
    107c:	svceq	0x0000f1bb
    1080:	cmphi	r8, #64	; 0x40	; <UNPREDICTABLE>
    1084:	blcs	27cb0 <strspn@plt+0x271e8>
    1088:	tsthi	r8, #0	; <UNPREDICTABLE>
    108c:	strcs	r9, [r1], #-2827	; 0xfffff4f5
    1090:	bhi	3c6cc <strspn@plt+0x3bc04>
    1094:	bls	5529bc <strspn@plt+0x551ef4>
    1098:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    109c:	ldmdbls	r4, {r0, r1, r8, r9, ip, pc}
    10a0:			; <UNDEFINED> instruction: 0xf8cd9b0c
    10a4:	strls	sl, [r2], #-4
    10a8:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    10ac:	strmi	r1, [r5], -r3, lsl #29
    10b0:	andeq	pc, r0, r8, asr #17
    10b4:	ldmdale	r0, {r0, r3, r8, r9, fp, sp}
    10b8:			; <UNDEFINED> instruction: 0xf003e8df
    10bc:	stmdbmi	pc, {r0, r1, r2, r3, r6, r8, r9, sl, fp}	; <UNPREDICTABLE>
    10c0:	stccc	15, cr0, [pc, #-268]	; fbc <strspn@plt+0x4f4>
    10c4:	stmdacs	r0, {r0, r1, r2, r3, r8, sl, fp, sp}
    10c8:	strhi	pc, [r0, #704]	; 0x2c0
    10cc:	usateq	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    10d0:			; <UNDEFINED> instruction: 0xf7ff4478
    10d4:			; <UNDEFINED> instruction: 0xf8d8ec76
    10d8:	strbmi	r5, [r8], -r0
    10dc:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    10e0:			; <UNDEFINED> instruction: 0xf8c82800
    10e4:			; <UNDEFINED> instruction: 0xf6bf0000
    10e8:			; <UNDEFINED> instruction: 0xf04faf4b
    10ec:	submi	r0, r0, #0, 22
    10f0:	ldc	7, cr15, [sl], #1020	; 0x3fc
    10f4:			; <UNDEFINED> instruction: 0xf8df4601
    10f8:	ldrbtmi	r0, [r8], #-1736	; 0xfffff938
    10fc:	stcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1100:	cmple	r2, r0, lsl #26
    1104:	ldrdeq	pc, [r0], -r8
    1108:	eorslt	pc, r4, sp, asr #17
    110c:			; <UNDEFINED> instruction: 0xf7ff4240
    1110:	strmi	lr, [r5], -r0, lsr #25
    1114:			; <UNDEFINED> instruction: 0xf8dfe734
    1118:	ldrbtmi	r0, [r8], #-1708	; 0xfffff954
    111c:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1120:			; <UNDEFINED> instruction: 0xf7ff4648
    1124:	stmdacs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    1128:	andeq	pc, r0, r8, asr #17
    112c:	svcge	0x0031f6bf
    1130:	bleq	7d274 <strspn@plt+0x7c7ac>
    1134:			; <UNDEFINED> instruction: 0xf8dfe7db
    1138:	ldrbtmi	r0, [r8], #-1680	; 0xfffff970
    113c:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1140:			; <UNDEFINED> instruction: 0xf8dfe7ee
    1144:	ldrbtmi	r0, [r8], #-1672	; 0xfffff978
    1148:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    114c:			; <UNDEFINED> instruction: 0xf8dfe7e8
    1150:	ldrbtmi	r0, [r8], #-1664	; 0xfffff980
    1154:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    1158:			; <UNDEFINED> instruction: 0xf8dfe7e2
    115c:	ldrbtmi	r0, [r8], #-1656	; 0xfffff988
    1160:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1164:			; <UNDEFINED> instruction: 0xf7ff4648
    1168:	stmdacs	r0, {r2, r4, sl, fp, sp, lr, pc}
    116c:	andeq	pc, r0, r8, asr #17
    1170:	stcge	6, cr15, [r8, #764]!	; 0x2fc
    1174:			; <UNDEFINED> instruction: 0xf04f4240
    1178:			; <UNDEFINED> instruction: 0xf7ff0b01
    117c:			; <UNDEFINED> instruction: 0x4601ec76
    1180:			; <UNDEFINED> instruction: 0x0654f8df
    1184:			; <UNDEFINED> instruction: 0xf7ff4478
    1188:			; <UNDEFINED> instruction: 0xf8cdec1c
    118c:			; <UNDEFINED> instruction: 0xe6f7b034
    1190:	blcs	27dcc <strspn@plt+0x27304>
    1194:	cfldrdge	mvd15, [r4, #252]	; 0xfc
    1198:	andcs	lr, r0, #4, 14	; 0x100000
    119c:	andcs	pc, r3, sl, lsl #16
    11a0:			; <UNDEFINED> instruction: 0xf43f2b00
    11a4:	ldrmi	sl, [sp], -lr, lsl #30
    11a8:			; <UNDEFINED> instruction: 0xf8dfe630
    11ac:	ldrcs	r0, [pc, #-1584]	; b84 <strspn@plt+0xbc>
    11b0:			; <UNDEFINED> instruction: 0xf7ff4478
    11b4:			; <UNDEFINED> instruction: 0xf8dfec06
    11b8:	ldrbtmi	r0, [r8], #-1576	; 0xfffff9d8
    11bc:	stc	7, cr15, [r0], {255}	; 0xff
    11c0:			; <UNDEFINED> instruction: 0x0620f8df
    11c4:			; <UNDEFINED> instruction: 0xf7ff4478
    11c8:	ldrb	lr, [fp, #-3068]!	; 0xfffff404
    11cc:	andcs	r9, r1, #11264	; 0x2c00
    11d0:			; <UNDEFINED> instruction: 0xf7ffa922
    11d4:	ldmib	sp, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    11d8:	tstmi	r3, #1476395008	; 0x58000000
    11dc:			; <UNDEFINED> instruction: 0xf0004605
    11e0:	blls	261884 <strspn@plt+0x260dbc>
    11e4:			; <UNDEFINED> instruction: 0xf0002b00
    11e8:			; <UNDEFINED> instruction: 0xf10d83db
    11ec:			; <UNDEFINED> instruction: 0xf1bb087c
    11f0:			; <UNDEFINED> instruction: 0xf0400f00
    11f4:	bls	46202c <strspn@plt+0x461564>
    11f8:	blls	2c9600 <strspn@plt+0x2c8b38>
    11fc:	ldrmi	r9, [r0], -sl, lsl #8
    1200:	tsteq	ip, sp, asr #19
    1204:	ldmib	sp, {r3, r5, r9, sl, lr}^
    1208:	blcs	92658 <strspn@plt+0x91b90>
    120c:	eorslt	pc, r4, sp, asr #17
    1210:	eorshi	pc, r8, sp, asr #17
    1214:	movwcs	fp, #12216	; 0x2fb8
    1218:	movwls	r3, #64258	; 0xfb02
    121c:	tstcs	r6, #3620864	; 0x374000
    1220:	svclt	0x000842ab
    1224:			; <UNDEFINED> instruction: 0xf0c042a2
    1228:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, sl, pc}^
    122c:	vand	d0, d13, d6
    1230:	vst1.32	{d22-d23}, [pc :256], r4
    1234:			; <UNDEFINED> instruction: 0xf2c158b0
    1238:	blne	c3240 <strspn@plt+0xc2778>
    123c:	bl	1865ea4 <strspn@plt+0x18653dc>
    1240:	tstls	r9, #335544320	; 0x14000000
    1244:			; <UNDEFINED> instruction: 0x6718e9dd
    1248:	tstcs	ip, #3620864	; 0x374000
    124c:	addsmi	r9, pc, #163840	; 0x28000
    1250:	addsmi	fp, r6, #8, 30
    1254:	andvs	fp, sl, sl, lsr #20
    1258:	blls	470f18 <strspn@plt+0x470450>
    125c:	mrrcne	6, 0, r4, lr, cr3
    1260:	svclt	0x0038921a
    1264:	bls	3c7f38 <strspn@plt+0x3c7470>
    1268:	blt	8e5e94 <strspn@plt+0x8e53cc>
    126c:	vhadd.s8	q3, <illegal reg q6.5>, <illegal reg q5.5>
    1270:	ldmib	r1, {r2, r3, r4, r5, r7, r9, sl, sp, lr}^
    1274:	tstls	r2, #0, 2
    1278:	bicsvs	pc, r7, #54525952	; 0x3400000
    127c:	andcs	r9, r1, #805306368	; 0x30000000
    1280:	andge	pc, r0, sp, asr #17
    1284:	stmib	r6, {r0, r1, r2, r3, r4, r9, sl, lr}^
    1288:	tstcs	r8, r0, lsl #2
    128c:			; <UNDEFINED> instruction: 0x4648961b
    1290:	andls	r9, r2, #9, 28	; 0x90
    1294:	blx	fe5a56a0 <strspn@plt+0xfe5a4bd8>
    1298:			; <UNDEFINED> instruction: 0xf8cdfc86
    129c:			; <UNDEFINED> instruction: 0xf8cd86b4
    12a0:			; <UNDEFINED> instruction: 0xf04fc6c4
    12a4:	tstls	r0, #0, 24
    12a8:	blls	327b04 <strspn@plt+0x32703c>
    12ac:			; <UNDEFINED> instruction: 0xf8c79914
    12b0:			; <UNDEFINED> instruction: 0xf8c7c000
    12b4:			; <UNDEFINED> instruction: 0xf7ffc010
    12b8:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    12bc:	ldrbhi	pc, [r1], #-0	; <UNPREDICTABLE>
    12c0:			; <UNDEFINED> instruction: 0x46222816
    12c4:	strbmi	r4, [r7], -fp, lsr #12
    12c8:	strmi	r9, [r5], -r9, lsl #28
    12cc:			; <UNDEFINED> instruction: 0xf8dd9c0a
    12d0:	tstle	r9, r8, lsr r0
    12d4:	ldmib	sp, {r1, r4, r7, r8, fp, ip}^
    12d8:			; <UNDEFINED> instruction: 0xf1430116
    12dc:	addsmi	r0, r9, #0, 6
    12e0:	addsmi	fp, r0, #8, 30
    12e4:	bichi	pc, r0, r0, asr #1
    12e8:	blcs	27f1c <strspn@plt+0x27454>
    12ec:	rscshi	pc, r3, #64	; 0x40
    12f0:			; <UNDEFINED> instruction: 0xf7ff4648
    12f4:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    12f8:	andeq	pc, r0, r8, asr #17
    12fc:	cmnhi	r9, #192, 4	; <UNPREDICTABLE>
    1300:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1304:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1308:	bl	fe13f30c <strspn@plt+0xfe13e844>
    130c:			; <UNDEFINED> instruction: 0xf47f2800
    1310:			; <UNDEFINED> instruction: 0xf8dfae40
    1314:	ldrbtmi	r0, [r8], #-1240	; 0xfffffb28
    1318:	bl	14bf31c <strspn@plt+0x14be854>
    131c:	blcs	3ac08 <strspn@plt+0x3a140>
    1320:	bicshi	pc, r6, #0
    1324:	blcs	27f6c <strspn@plt+0x274a4>
    1328:	orrshi	pc, lr, #0
    132c:	bge	b2c1e4 <strspn@plt+0xb2b71c>
    1330:	andsls	r4, r2, #42991616	; 0x2900000
    1334:			; <UNDEFINED> instruction: 0x46164618
    1338:	addvs	pc, r0, #1325400064	; 0x4f000000
    133c:			; <UNDEFINED> instruction: 0xf7ff9316
    1340:			; <UNDEFINED> instruction: 0x4630eb76
    1344:	andvc	pc, r0, #1325400064	; 0x4f000000
    1348:			; <UNDEFINED> instruction: 0xf7ff4629
    134c:	blls	3fc114 <strspn@plt+0x3fb64c>
    1350:	blcs	b5f3c4 <strspn@plt+0xb5e8fc>
    1354:			; <UNDEFINED> instruction: 0x83b7f000
    1358:	ldrtmi	r9, [r8], -pc, lsl #30
    135c:	bl	13bf360 <strspn@plt+0x13be898>
    1360:	strne	pc, [ip], #2271	; 0x8df
    1364:			; <UNDEFINED> instruction: 0x46064479
    1368:			; <UNDEFINED> instruction: 0xf7ff4638
    136c:	addmi	lr, r6, #178176	; 0x2b800
    1370:			; <UNDEFINED> instruction: 0xf0404601
    1374:	cdpls	3, 1, cr8, cr6, cr13, {3}
    1378:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
    137c:	stmdacs	r0, {r0, r1, r3, sp, lr, pc}
    1380:	cmnhi	r0, r0	; <UNPREDICTABLE>
    1384:	vhsub.s8	d20, d16, d7
    1388:	strcc	r8, [r1, #-365]	; 0xfffffe93
    138c:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    1390:			; <UNDEFINED> instruction: 0xf0002d80
    1394:			; <UNDEFINED> instruction: 0x46408438
    1398:	bl	153f39c <strspn@plt+0x153e8d4>
    139c:	mcrrne	6, 0, r4, r8, cr2
    13a0:			; <UNDEFINED> instruction: 0xf1b2bf08
    13a4:			; <UNDEFINED> instruction: 0x460b3fff
    13a8:	orrhi	pc, r4, #0
    13ac:	strbmi	r2, [r0], -ip, lsr #2
    13b0:	movwcs	lr, #10470	; 0x28e6
    13b4:	bl	a3f3b8 <strspn@plt+0xa3e8f0>
    13b8:	strmi	r2, [r7], -r0, lsr #2
    13bc:			; <UNDEFINED> instruction: 0xf7ff4640
    13c0:	svccs	0x0000eb24
    13c4:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r8, ip, lr, pc}
    13c8:	blls	435b4c <strspn@plt+0x435084>
    13cc:	ldmdavc	fp, {r7, r9, sl, lr}
    13d0:			; <UNDEFINED> instruction: 0xf0002b2d
    13d4:	svcls	0x00108402
    13d8:			; <UNDEFINED> instruction: 0xf7ff4638
    13dc:			; <UNDEFINED> instruction: 0xf8dfeb10
    13e0:	ldrbtmi	r1, [r9], #-1044	; 0xfffffbec
    13e4:	ldrtmi	r4, [r8], -r6, lsl #12
    13e8:	bl	1bbf3ec <strspn@plt+0x1bbe924>
    13ec:			; <UNDEFINED> instruction: 0xf0404286
    13f0:			; <UNDEFINED> instruction: 0xf8dd835b
    13f4:			; <UNDEFINED> instruction: 0xf04f9040
    13f8:			; <UNDEFINED> instruction: 0xf8dd36ff
    13fc:	strcs	sl, [r0, -r8, asr #32]
    1400:	stmdacs	r0, {r0, r2, r3, sp, lr, pc}
    1404:	addhi	pc, r1, #0
    1408:	vrshl.s8	d20, d1, d16
    140c:			; <UNDEFINED> instruction: 0xf108827e
    1410:			; <UNDEFINED> instruction: 0xf1000801
    1414:			; <UNDEFINED> instruction: 0xf1b80901
    1418:			; <UNDEFINED> instruction: 0xf0000f80
    141c:	strbmi	r8, [r8], -sl, asr #7
    1420:	bl	43f424 <strspn@plt+0x43e95c>
    1424:	mrrcne	6, 0, r4, r9, cr11
    1428:	svclt	0x00084602
    142c:	svccc	0x00fff1b2
    1430:	msrhi	CPSR_fxc, #0
    1434:	bl	1dd1e94 <strspn@plt+0x1dd13cc>
    1438:	vaddw.s8	q8, q0, d3
    143c:			; <UNDEFINED> instruction: 0x212c834e
    1440:			; <UNDEFINED> instruction: 0xf84a4648
    1444:			; <UNDEFINED> instruction: 0xf7ff2028
    1448:			; <UNDEFINED> instruction: 0x2120eae0
    144c:	strbmi	r4, [r8], -r3, lsl #12
    1450:			; <UNDEFINED> instruction: 0xf7ff4699
    1454:			; <UNDEFINED> instruction: 0xf1b9eada
    1458:	bicsle	r0, r2, r0, lsl #30
    145c:	bicsle	r2, r6, r0, lsl #16
    1460:			; <UNDEFINED> instruction: 0xf0404545
    1464:	vqsub.s8	q4, <illegal reg q14.5>, <illegal reg q5.5>
    1468:	stclne	3, cr6, [pc], #-720	; 11a0 <strspn@plt+0x6d8>
    146c:	bcc	43cc94 <strspn@plt+0x43c1cc>
    1470:	stmiami	r1!, {r2, r6, r7, r8, sl, sp, lr, pc}^
    1474:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1478:	b	fe8bf47c <strspn@plt+0xfe8be9b4>
    147c:	ldmmi	pc, {r1, r5, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1480:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1484:	b	fe73f488 <strspn@plt+0xfe73e9c0>
    1488:	ldmmi	sp, {r2, r3, r4, sl, sp, lr, pc}^
    148c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1490:	b	fe5bf494 <strspn@plt+0xfe5be9cc>
    1494:	ldmmi	fp, {r1, r2, r4, sl, sp, lr, pc}^
    1498:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    149c:	b	fe43f4a0 <strspn@plt+0xfe43e9d8>
    14a0:	ldmmi	r9, {r4, sl, sp, lr, pc}^
    14a4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    14a8:	b	fe2bf4ac <strspn@plt+0xfe2be9e4>
    14ac:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    14b0:	b	fe1bf4b4 <strspn@plt+0xfe1be9ec>
    14b4:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
    14b8:	b	fe0bf4bc <strspn@plt+0xfe0be9f4>
    14bc:	ldmmi	r5, {r1, sl, sp, lr, pc}^
    14c0:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    14c4:	b	1f3f4c8 <strspn@plt+0x1f3ea00>
    14c8:	bllt	fff3f4cc <strspn@plt+0xfff3ea04>
    14cc:			; <UNDEFINED> instruction: 0xeeb049d2
    14d0:	ldmmi	r2, {r3, r5, r6, r9, fp, ip, pc}^
    14d4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    14d8:	b	1cbf4dc <strspn@plt+0x1cbea14>
    14dc:	beq	43cd48 <strspn@plt+0x43c280>
    14e0:	blmi	fed6d9c8 <strspn@plt+0xfed6cf00>
    14e4:	stmiapl	fp, {r1, r3, r8, fp, ip, pc}^
    14e8:	addsmi	r6, r8, #1769472	; 0x1b0000
    14ec:			; <UNDEFINED> instruction: 0xf7ffd001
    14f0:	stmiami	fp, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}^
    14f4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    14f8:	b	18bf4fc <strspn@plt+0x18bea34>
    14fc:	bllt	ff8bf500 <strspn@plt+0xff8bea38>
    1500:			; <UNDEFINED> instruction: 0x46c3465e
    1504:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx0
    1508:			; <UNDEFINED> instruction: 0xf8984a90
    150c:	blcs	8cd514 <strspn@plt+0x8cca4c>
    1510:	cfldrdge	mvd15, [r6, #-252]	; 0xffffff04
    1514:	bcc	43cd7c <strspn@plt+0x43c2b4>
    1518:	stmibmi	r2, {r1, r3, r4, r6, r9, sl, lr}^
    151c:	stmiami	r2, {r0, r9, ip, sp}^
    1520:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1524:	movweq	lr, #15272	; 0x3ba8
    1528:			; <UNDEFINED> instruction: 0xf7ff3301
    152c:	ldrb	lr, [r5, sl, asr #20]
    1530:	strcs	r9, [r0, -fp, lsl #22]!
    1534:	strbmi	r2, [r8], -r1, lsl #12
    1538:	strvc	lr, [r1], -sp, asr #19
    153c:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    1540:	vcgt.s8	d9, d13, d3
    1544:			; <UNDEFINED> instruction: 0x461963b4
    1548:	bcc	43cd70 <strspn@plt+0x43c2a8>
    154c:	mrscs	r9, (UNDEF: 16)
    1550:	tstcs	r6, #3620864	; 0x374000
    1554:	b	13f558 <strspn@plt+0x13ea90>
    1558:			; <UNDEFINED> instruction: 0xf8c82806
    155c:			; <UNDEFINED> instruction: 0xf0000000
    1560:			; <UNDEFINED> instruction: 0xf8d88264
    1564:	stmdacs	r0, {}	; <UNPREDICTABLE>
    1568:	mvnhi	pc, r0, asr #32
    156c:	blcs	e81a0 <strspn@plt+0xe76d8>
    1570:	movwhi	pc, #54016	; 0xd300	; <UNPREDICTABLE>
    1574:	bcc	43cddc <strspn@plt+0x43c314>
    1578:	muleq	r3, r3, r8
    157c:	tstls	r6, #45056	; 0xb000
    1580:	andeq	lr, r3, r4, lsl #17
    1584:	tstls	r7, #12288	; 0x3000
    1588:	tstcs	r6, #3620864	; 0x374000
    158c:			; <UNDEFINED> instruction: 0x0112e9dd
    1590:	svclt	0x0008428b
    1594:			; <UNDEFINED> instruction: 0xf0c04282
    1598:	blls	262154 <strspn@plt+0x26168c>
    159c:			; <UNDEFINED> instruction: 0xf47f2b00
    15a0:	cdpls	14, 1, cr10, cr10, cr6, {1}
    15a4:			; <UNDEFINED> instruction: 0x03aaf10d
    15a8:			; <UNDEFINED> instruction: 0xf10d49a0
    15ac:	movwls	r0, #4761	; 0x1299
    15b0:	blge	9095bc <strspn@plt+0x908af4>
    15b4:	andls	r4, r0, #2030043136	; 0x79000000
    15b8:			; <UNDEFINED> instruction: 0xf7ff4632
    15bc:	andcs	lr, r3, lr, lsr sl
    15c0:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15c4:	andsne	lr, r6, #3620864	; 0x374000
    15c8:	cmncs	r8, #4, 12	; 0x400000
    15cc:			; <UNDEFINED> instruction: 0x6712e9dd
    15d0:	stmib	sp, {r0, r1, r2, r4, r7, fp, lr}^
    15d4:	ldrmi	r1, [r9], -r6, lsl #4
    15d8:	andcs	r4, r1, #120, 8	; 0x78000000
    15dc:	stmib	sp, {ip, pc}^
    15e0:	cdp	7, 1, cr6, cr8, cr2, {0}
    15e4:			; <UNDEFINED> instruction: 0xf7ff0a10
    15e8:	svcmi	0x0092ea6a
    15ec:	ldmmi	r3, {r1, r4, r7, r9, sl, fp, lr}
    15f0:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    15f4:			; <UNDEFINED> instruction: 0xf7ff4478
    15f8:	vnmla.f16	s28, s17, s21
    15fc:			; <UNDEFINED> instruction: 0x46392a10
    1600:	strls	r2, [r9, -r1]
    1604:	b	63f608 <strspn@plt+0x63eb40>
    1608:			; <UNDEFINED> instruction: 0xf7ff4630
    160c:	andcs	lr, r5, r0, ror #19
    1610:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1614:	ldrbtmi	r4, [r8], #-2186	; 0xfffff776
    1618:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    161c:	bcs	43ce84 <strspn@plt+0x43c3bc>
    1620:	andcs	r9, r1, r9, lsl #18
    1624:	b	23f628 <strspn@plt+0x23eb60>
    1628:			; <UNDEFINED> instruction: 0xf7ff4630
    162c:	ldrdcs	lr, [r5], -r0
    1630:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1634:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    1638:	stmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    163c:	bcs	43cea4 <strspn@plt+0x43c3dc>
    1640:	andcs	r9, r1, r9, lsl #18
    1644:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1648:			; <UNDEFINED> instruction: 0xf7ff4630
    164c:	andcs	lr, r7, r0, asr #19
    1650:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1654:	ldmdami	ip!, {r0, r1, r3, r6, r7, r8, sl, sp, lr, pc}^
    1658:	ldrbtmi	r2, [r8], #-1311	; 0xfffffae1
    165c:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1660:	bllt	c3f664 <strspn@plt+0xc3eb9c>
    1664:			; <UNDEFINED> instruction: 0xe6904638
    1668:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    166c:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1670:			; <UNDEFINED> instruction: 0xf67f2e01
    1674:	blls	6acf60 <strspn@plt+0x6ac498>
    1678:	cfsh32cc	mvfx2, mvfx1, #1
    167c:	blt	da7ed8 <strspn@plt+0xda7410>
    1680:	blls	499714 <strspn@plt+0x498c4c>
    1684:	ldm	r4, {r0, r1, r5, r6, sp, lr}
    1688:	stcls	0, cr0, [pc], {3}
    168c:	andge	pc, r0, sp, asr #17
    1690:	strls	r9, [r3], #-2828	; 0xfffff4f4
    1694:	stmib	sp, {r3, r4, sl, sp}^
    1698:	cfldr32ls	mvfx4, [fp], {1}
    169c:	andeq	lr, r3, r4, lsl #17
    16a0:	ldcls	6, cr4, [r0], {72}	; 0x48
    16a4:	andsvs	pc, r0, sl, asr #17
    16a8:	ldmdbls	r4, {r9, sl, sp}
    16ac:			; <UNDEFINED> instruction: 0x61266026
    16b0:	andvc	pc, r0, sl, asr #17
    16b4:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16b8:	ldr	r4, [r5], -r5, lsl #12
    16bc:			; <UNDEFINED> instruction: 0xf10d4964
    16c0:	bls	682570 <strspn@plt+0x681aa8>
    16c4:	ldrbtmi	r2, [r9], #-1
    16c8:			; <UNDEFINED> instruction: 0xf10d9301
    16cc:	movwls	r0, #921	; 0x399
    16d0:			; <UNDEFINED> instruction: 0x4c60ab24
    16d4:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16d8:			; <UNDEFINED> instruction: 0xf7ff2003
    16dc:	vldrmi.16	s29, [lr, #-192]	; 0xffffff40	; <UNPREDICTABLE>
    16e0:	ldrbtmi	r4, [ip], #-2142	; 0xfffff7a2
    16e4:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    16e8:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16ec:			; <UNDEFINED> instruction: 0xf7ff4620
    16f0:	strtmi	lr, [r8], -lr, ror #18
    16f4:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16f8:			; <UNDEFINED> instruction: 0xf7ff2005
    16fc:	ldmdami	r8, {r4, r6, r8, fp, sp, lr, pc}^
    1700:			; <UNDEFINED> instruction: 0xf7ff4478
    1704:	strtmi	lr, [r0], -r4, ror #18
    1708:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    170c:			; <UNDEFINED> instruction: 0xf7ff4628
    1710:	andcs	lr, r5, lr, asr r9
    1714:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1718:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    171c:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1720:			; <UNDEFINED> instruction: 0xf7ff4620
    1724:			; <UNDEFINED> instruction: 0x4628e954
    1728:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    172c:			; <UNDEFINED> instruction: 0xf7ff2007
    1730:	strt	lr, [fp], #2358	; 0x936
    1734:	bcc	43cf9c <strspn@plt+0x43c4d4>
    1738:	svcmi	0x004c484b
    173c:	ldrbtmi	r4, [pc], #-1144	; 1744 <strspn@plt+0xc7c>
    1740:	strne	lr, [r6], -r3, lsl #22
    1744:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1748:	svclt	0x0000e0a4
    174c:	andeq	r1, r0, r4, asr r4
    1750:	andeq	r3, r1, sl, asr #8
    1754:	andeq	r3, r1, r8, lsl #10
    1758:	andeq	r1, r0, r8, lsl r3
    175c:	muleq	r0, ip, r0
    1760:	andeq	r3, r1, r6, lsl #8
    1764:	strheq	r0, [r0], -r8
    1768:	andeq	r1, r0, r0, lsr r3
    176c:			; <UNDEFINED> instruction: 0x000012b8
    1770:	andeq	r1, r0, sl, lsr #18
    1774:	andeq	r3, r1, r4, ror r2
    1778:	andeq	r1, r0, sl, lsr #19
    177c:	andeq	r1, r0, r0, ror r2
    1780:	andeq	r1, r0, r2, ror #17
    1784:	andeq	r1, r0, sl, asr #3
    1788:	andeq	r0, r0, r0, lsr #1
    178c:	andeq	r2, r0, r4, asr r2
    1790:	andeq	r1, r0, lr, lsr ip
    1794:	andeq	r1, r0, r4, lsr ip
    1798:	ldrdeq	r1, [r0], -r2
    179c:	andeq	r1, r0, sl, asr #15
    17a0:	andeq	r1, r0, r6, asr r0
    17a4:	andeq	r1, r0, r8, asr #13
    17a8:	andeq	r1, r0, lr, asr #23
    17ac:	andeq	r1, r0, r2, asr #14
    17b0:	andeq	r1, r0, r6, ror #14
    17b4:	andeq	r1, r0, r4, ror r7
    17b8:	andeq	r0, r0, r8, lsr #1
    17bc:	andeq	r1, r0, r0, asr fp
    17c0:	muleq	r0, sl, lr
    17c4:	ldrdeq	r1, [r0], -r6
    17c8:	andeq	r1, r0, lr, asr #27
    17cc:	muleq	r0, r2, sp
    17d0:	andeq	r1, r0, lr, asr #27
    17d4:	andeq	r1, r0, sl, asr sp
    17d8:	andeq	r1, r0, r0, lsl lr
    17dc:	muleq	r0, ip, r5
    17e0:			; <UNDEFINED> instruction: 0x00000db2
    17e4:	andeq	r1, r0, r4, lsr #8
    17e8:	andeq	r1, r0, r2, lsr ip
    17ec:	andeq	r1, r0, r6, lsr ip
    17f0:	andeq	r1, r0, r8, lsr r5
    17f4:			; <UNDEFINED> instruction: 0x000014ba
    17f8:	andeq	r0, r0, r2, lsl #20
    17fc:	strdeq	r1, [r0], -sl
    1800:	andeq	r0, r0, r2, lsr #19
    1804:	andeq	r0, r0, lr, lsl #20
    1808:	andeq	r1, r0, lr, lsl #5
    180c:			; <UNDEFINED> instruction: 0x00000abe
    1810:	andeq	r1, r0, r2, lsr r1
    1814:	andeq	r0, r0, r2, asr sl
    1818:	andeq	r1, r0, r0, asr #23
    181c:	andeq	r1, r0, r2, ror r5
    1820:	andeq	r1, r0, r6, lsl #12
    1824:	andeq	r1, r0, r4, ror fp
    1828:	andeq	r1, r0, sl, ror r5
    182c:	andeq	r1, r0, ip, asr #17
    1830:	ldrdeq	r1, [r0], -r0
    1834:	ldrdeq	r1, [r0], -r0
    1838:	strdeq	r1, [r0], -r2
    183c:	muleq	r0, r8, r6
    1840:	strdeq	r1, [r0], -r2
    1844:	strdeq	r1, [r0], -sl
    1848:	ldrdeq	r1, [r0], -lr
    184c:	andeq	r1, r0, sl, asr r7
    1850:			; <UNDEFINED> instruction: 0x000017ba
    1854:			; <UNDEFINED> instruction: 0x000017ba
    1858:	andeq	r1, r0, r0, lsl #12
    185c:	andeq	r1, r0, r6, lsr #11
    1860:	andeq	r1, r0, r8, lsl #12
    1864:	andeq	r1, r0, r6, lsl r6
    1868:	andeq	r1, r0, r8, ror #13
    186c:	andeq	r1, r0, lr, lsr #14
    1870:			; <UNDEFINED> instruction: 0xf8584641
    1874:			; <UNDEFINED> instruction: 0xf8512f10
    1878:	strtmi	r0, [r3], -r8, lsl #30
    187c:	stmdavs	r9, {r1, r4, r9, fp, ip, sp, pc}^
    1880:	movwgt	r9, #12800	; 0x3200
    1884:	stmdavs	r2!, {r0, r1, r9, sl, lr}^
    1888:			; <UNDEFINED> instruction: 0x4639ba1b
    188c:	blt	489898 <strspn@plt+0x488dd0>
    1890:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1894:	strhle	r4, [fp, #80]!	; 0x50
    1898:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    189c:	stmdavc	fp!, {r0, r2, r3, r4, sl, sp, lr, pc}
    18a0:			; <UNDEFINED> instruction: 0xf47f2b2d
    18a4:	blmi	ff6ac27c <strspn@plt+0xff6ab7b4>
    18a8:	andls	r9, pc, sl, lsl #20
    18ac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    18b0:	bcc	43d0dc <strspn@plt+0x43c614>
    18b4:	blt	1e3f8b8 <strspn@plt+0x1e3edf0>
    18b8:	ldrcs	r4, [pc, #-2262]	; fea <strspn@plt+0x522>
    18bc:			; <UNDEFINED> instruction: 0xf7ff4478
    18c0:	ldmmi	r5, {r7, fp, sp, lr, pc}^
    18c4:			; <UNDEFINED> instruction: 0xf7ff4478
    18c8:	ldmmi	r4, {r2, r3, r4, r5, r6, fp, sp, lr, pc}^
    18cc:			; <UNDEFINED> instruction: 0xf7ff4478
    18d0:			; <UNDEFINED> instruction: 0xf7ffe878
    18d4:	ldmmi	r2, {r0, r1, r2, r4, r5, r6, r7, r8, fp, ip, sp, pc}^
    18d8:	ldrbtmi	r9, [r8], #-2317	; 0xfffff6f3
    18dc:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18e0:			; <UNDEFINED> instruction: 0xf7ff4648
    18e4:	stmdacs	r0, {r1, r2, r4, r6, fp, sp, lr, pc}
    18e8:	andeq	pc, r0, r8, asr #17
    18ec:	blge	147f3f0 <strspn@plt+0x147e928>
    18f0:			; <UNDEFINED> instruction: 0xf7ff4240
    18f4:			; <UNDEFINED> instruction: 0x4601e8ba
    18f8:	ldrbtmi	r4, [r8], #-2250	; 0xfffff736
    18fc:	stmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1900:			; <UNDEFINED> instruction: 0xf47f2d00
    1904:			; <UNDEFINED> instruction: 0xf7ffab46
    1908:			; <UNDEFINED> instruction: 0x4648bbfd
    190c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}^
    1910:	blls	441d70 <strspn@plt+0x4412a8>
    1914:	smlabteq	r0, sp, r9, lr
    1918:	movwls	r4, #10435	; 0x28c3
    191c:	ldmib	sp, {r3, r4, r5, r6, sl, lr}^
    1920:			; <UNDEFINED> instruction: 0xf7ff2312
    1924:			; <UNDEFINED> instruction: 0xf7ffe84e
    1928:			; <UNDEFINED> instruction: 0x465ebbd8
    192c:	strmi	pc, [r1, #-576]	; 0xfffffdc0
    1930:	bmi	fe43d198 <strspn@plt+0xfe43c6d0>
    1934:	strbmi	r4, [r3], lr, lsr #8
    1938:	bllt	10ff93c <strspn@plt+0x10fee74>
    193c:			; <UNDEFINED> instruction: 0xf0321f42
    1940:			; <UNDEFINED> instruction: 0xf47f0204
    1944:	blls	2ec84c <strspn@plt+0x2ebd84>
    1948:			; <UNDEFINED> instruction: 0xf0402b00
    194c:	stmdbls	fp, {r0, r3, r4, r6, r7, pc}
    1950:	andcs	r2, r1, #8, 6	; 0x20000000
    1954:	stmib	sp, {r3, r6, r9, sl, lr}^
    1958:	mrsls	r3, R10_usr
    195c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx10
    1960:			; <UNDEFINED> instruction: 0xf7fe3a10
    1964:			; <UNDEFINED> instruction: 0xf8c8eff8
    1968:	stmdacs	r0, {}	; <UNPREDICTABLE>
    196c:	adcshi	pc, lr, r0, asr #32
    1970:	bcc	43d1d8 <strspn@plt+0x43c710>
    1974:	ldmdavs	fp, {r9, sp}
    1978:			; <UNDEFINED> instruction: 0x4619ba1b
    197c:	andsne	lr, r6, #3358720	; 0x334000
    1980:	cfmsub32	mvax0, mvfx14, mvfx8, mvfx2
    1984:			; <UNDEFINED> instruction: 0x46423a10
    1988:	andcc	r4, r1, #168, 18	; 0x2a0000
    198c:	cdp	8, 11, cr4, cr0, cr8, {5}
    1990:	ldrbtmi	r9, [r9], #-2664	; 0xfffff598
    1994:	bne	ff8d2b7c <strspn@plt+0xff8d20b4>
    1998:			; <UNDEFINED> instruction: 0xf7ff3301
    199c:	ldr	lr, [sp, #2066]	; 0x812
    19a0:			; <UNDEFINED> instruction: 0xf10d9f1a
    19a4:	stmibmi	r3!, {r1, r3, r5, r7, r8, r9}
    19a8:	addseq	pc, r9, #1073741827	; 0x40000003
    19ac:	andcs	r9, r1, r1, lsl #6
    19b0:	ldrbtmi	sl, [r9], #-2852	; 0xfffff4dc
    19b4:	ldrtmi	r9, [sl], -r0, lsl #4
    19b8:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19bc:			; <UNDEFINED> instruction: 0xf7fe2003
    19c0:	strls	lr, [r6, -lr, ror #31]
    19c4:	ldmdavc	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    19c8:	adcsvs	pc, r4, sp, lsl #4
    19cc:	cmncs	r8, #2464	; 0x9a0
    19d0:	andcs	r4, r1, #26214400	; 0x1900000
    19d4:	stmdavc	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    19d8:	ldmib	sp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    19dc:	mcr	8, 0, r7, cr8, cr2, {0}
    19e0:			; <UNDEFINED> instruction: 0x96000a10
    19e4:	stmdavc	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    19e8:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    19ec:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19f0:	submi	lr, r0, #1052770304	; 0x3ec00000
    19f4:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19f8:	ldmmi	r0, {r0, r9, sl, lr}
    19fc:			; <UNDEFINED> instruction: 0xf7fe4478
    1a00:	stccs	15, cr14, [r0, #-896]	; 0xfffffc80
    1a04:	cfldrdge	mvd15, [ip], #-508	; 0xfffffe04
    1a08:	bllt	1f3fa0c <strspn@plt+0x1f3ef44>
    1a0c:	strtmi	r4, [r9], -ip, lsl #17
    1a10:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1a14:	svc	0x00d4f7fe
    1a18:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a1c:	ldrcs	r4, [pc, #-2185]	; 119b <strspn@plt+0x6d3>
    1a20:			; <UNDEFINED> instruction: 0xf7fe4478
    1a24:			; <UNDEFINED> instruction: 0xf7ffefce
    1a28:	stmmi	r7, {r0, r2, r3, r6, r8, fp, ip, sp, pc}
    1a2c:			; <UNDEFINED> instruction: 0xf7fe4478
    1a30:	blls	2fd958 <strspn@plt+0x2fce90>
    1a34:	bhi	3d070 <strspn@plt+0x3c5a8>
    1a38:	strbmi	r2, [r8], -r0, lsl #2
    1a3c:	stmib	sp, {r0, r8, r9, sl, ip, pc}^
    1a40:	ldmib	sp, {r1, r8, r9, sp, lr}^
    1a44:			; <UNDEFINED> instruction: 0xf7fe2316
    1a48:			; <UNDEFINED> instruction: 0xf8c8ef8c
    1a4c:	str	r0, [r8]
    1a50:	tstcc	r1, lr, ror r8
    1a54:			; <UNDEFINED> instruction: 0xf7fe4478
    1a58:	ldmdami	sp!, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    1a5c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1a60:	svc	0x00aef7fe
    1a64:	stmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a68:	orrlt	r9, fp, #15360	; 0x3c00
    1a6c:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    1a70:	svc	0x00a6f7fe
    1a74:	ldrcs	r4, [pc, #-2168]	; 1204 <strspn@plt+0x73c>
    1a78:			; <UNDEFINED> instruction: 0xf7fe4478
    1a7c:	ldmdami	r7!, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    1a80:			; <UNDEFINED> instruction: 0xf7fe4478
    1a84:			; <UNDEFINED> instruction: 0xf7ffef9e
    1a88:	blls	42ff04 <strspn@plt+0x42f43c>
    1a8c:	bl	fea53c64 <strspn@plt+0xfea5319c>
    1a90:	ldrbtmi	r0, [r8], #-259	; 0xfffffefd
    1a94:			; <UNDEFINED> instruction: 0xf7fe3101
    1a98:	ldmdami	r2!, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    1a9c:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
    1aa0:	svc	0x008ef7fe
    1aa4:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aa8:	stmdami	pc!, {r0, r6, sl, fp, ip}^	; <UNPREDICTABLE>
    1aac:			; <UNDEFINED> instruction: 0xf7fe4478
    1ab0:	ldrb	lr, [r2, r8, lsl #31]!
    1ab4:	stmdami	sp!, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
    1ab8:	smlatbeq	r3, r8, fp, lr
    1abc:	ldrbtmi	r3, [r8], #-257	; 0xfffffeff
    1ac0:	svc	0x007ef7fe
    1ac4:	stmdami	sl!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1ac8:			; <UNDEFINED> instruction: 0xf7fe4478
    1acc:			; <UNDEFINED> instruction: 0xe7c4ef7a
    1ad0:	ldrbtmi	r4, [r8], #-2152	; 0xfffff798
    1ad4:	svc	0x0074f7fe
    1ad8:	blls	43ba10 <strspn@plt+0x43af48>
    1adc:	bl	fea53c7c <strspn@plt+0xfea531b4>
    1ae0:	tstcc	r1, r3, lsl #2
    1ae4:			; <UNDEFINED> instruction: 0xf7fe4478
    1ae8:	ldrb	lr, [r6, ip, ror #30]
    1aec:	blle	1e4baf4 <strspn@plt+0x1e4b02c>
    1af0:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
    1af4:	svc	0x0064f7fe
    1af8:	ldrdpl	pc, [r0], -r8
    1afc:	blt	ffb7fb00 <strspn@plt+0xffb7f038>
    1b00:			; <UNDEFINED> instruction: 0x2601485f
    1b04:	strcs	r9, [r8, -sl, lsl #4]
    1b08:			; <UNDEFINED> instruction: 0xf7fe4478
    1b0c:	blls	2fd87c <strspn@plt+0x2fcdb4>
    1b10:	strbmi	r9, [r8], -sl, lsl #20
    1b14:	movwls	r9, #9729	; 0x2601
    1b18:	mrc	6, 0, r4, cr8, cr1, {0}
    1b1c:	smladls	r0, r0, sl, r3
    1b20:	svc	0x0018f7fe
    1b24:	andeq	pc, r0, r8, asr #17
    1b28:	bicsle	r2, pc, r0, lsl #16
    1b2c:	blcs	e8760 <strspn@plt+0xe7c98>
    1b30:	svcge	0x001ef77f
    1b34:	ldrbtmi	r4, [r8], #-2131	; 0xfffff7ad
    1b38:	svc	0x0042f7fe
    1b3c:	beq	43d3a4 <strspn@plt+0x43c8dc>
    1b40:			; <UNDEFINED> instruction: 0x46394632
    1b44:	svc	0x00a8f7fe
    1b48:	blls	3fb798 <strspn@plt+0x3facd0>
    1b4c:	stfmip	f3, [lr, #-44]	; 0xffffffd4
    1b50:	stmdbmi	lr, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1b54:	stmdami	lr, {r1, r3, r5, r9, sl, lr}^
    1b58:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1b5c:	svc	0x0030f7fe
    1b60:	blls	27ae58 <strspn@plt+0x27a390>
    1b64:	blls	347efc <strspn@plt+0x347434>
    1b68:	streq	pc, [r0, #-325]	; 0xfffffebb
    1b6c:	movwls	r3, #54017	; 0xd301
    1b70:	bllt	153fb74 <strspn@plt+0x153f0ac>
    1b74:			; <UNDEFINED> instruction: 0x4613461c
    1b78:	stmdami	r6, {r1, r9, sl, lr}^
    1b7c:	strcc	lr, [r0], #-2509	; 0xfffff633
    1b80:	ldrbtmi	r4, [r8], #-1547	; 0xfffff9f5
    1b84:			; <UNDEFINED> instruction: 0xf7fe251f
    1b88:			; <UNDEFINED> instruction: 0xf7ffef1c
    1b8c:	stmdami	r2, {r1, r2, r5, r7, r9, fp, ip, sp, pc}^
    1b90:			; <UNDEFINED> instruction: 0xf7fe4478
    1b94:	mrc	15, 0, lr, cr8, cr6, {0}
    1b98:	andcs	r0, r1, #16, 20	; 0x10000
    1b9c:			; <UNDEFINED> instruction: 0xf7fe2120
    1ba0:	strbt	lr, [r7], #3964	; 0xf7c
    1ba4:	svc	0x0006f7fe
    1ba8:	ldrsbthi	pc, [r8], -sp	; <UNPREDICTABLE>
    1bac:			; <UNDEFINED> instruction: 0xf7ff4605
    1bb0:	ldmdami	sl!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, pc}
    1bb4:			; <UNDEFINED> instruction: 0xf7fe4478
    1bb8:	strb	lr, [lr, -r4, lsl #30]!
    1bbc:			; <UNDEFINED> instruction: 0x462a4938
    1bc0:	ldrbtmi	r4, [r9], #-2104	; 0xfffff7c8
    1bc4:			; <UNDEFINED> instruction: 0xf7fe4478
    1bc8:	ldr	lr, [r2], #3836	; 0xefc
    1bcc:			; <UNDEFINED> instruction: 0xf7fe4240
    1bd0:			; <UNDEFINED> instruction: 0xf8c8ef40
    1bd4:			; <UNDEFINED> instruction: 0xf7ff0000
    1bd8:	ldmdami	r3!, {r0, r3, r4, r5, r6, r9, fp, ip, sp, pc}
    1bdc:			; <UNDEFINED> instruction: 0xf7fe4478
    1be0:	smmlsr	sl, r0, lr, lr
    1be4:			; <UNDEFINED> instruction: 0xf7fe4240
    1be8:			; <UNDEFINED> instruction: 0xf8c8ef34
    1bec:	ldrb	r0, [pc, -r0]!
    1bf0:	stmdbmi	lr!, {r0, r1, sl, lr}
    1bf4:	ldrbmi	r4, [sl], -lr, lsr #16
    1bf8:	andcc	r3, r1, #67108864	; 0x4000000
    1bfc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1c00:	mrc	7, 6, APSR_nzcv, cr14, cr14, {7}
    1c04:	stmdami	fp!, {r1, r3, r5, r6, sl, sp, lr, pc}
    1c08:			; <UNDEFINED> instruction: 0xf7fe4478
    1c0c:			; <UNDEFINED> instruction: 0xe724eeda
    1c10:	andeq	r0, r0, r8, lsr #1
    1c14:	andeq	r0, r0, ip, asr #29
    1c18:	andeq	r0, r0, r8, lsr #13
    1c1c:	andeq	r0, r0, ip, lsl sp
    1c20:	andeq	r1, r0, sl, lsr #10
    1c24:	muleq	r0, sl, r6
    1c28:	andeq	r1, r0, r8, asr #8
    1c2c:	andeq	r1, r0, r2, lsl #14
    1c30:	ldrdeq	r1, [r0], -r0
    1c34:	andeq	r1, r0, lr, asr #9
    1c38:	strdeq	r1, [r0], -r4
    1c3c:	muleq	r0, r8, r5
    1c40:	andeq	r1, r0, r2, lsl #2
    1c44:	andeq	r0, r0, r8, ror pc
    1c48:	andeq	r1, r0, r0, lsr r1
    1c4c:	andeq	r0, r0, r4, ror lr
    1c50:	andeq	r0, r0, sl, lsl #29
    1c54:	andeq	r0, r0, r6, asr sp
    1c58:	strdeq	r0, [r0], -r4
    1c5c:	andeq	r0, r0, r8, ror #22
    1c60:	muleq	r0, r6, lr
    1c64:	ldrdeq	r0, [r0], -lr
    1c68:	andeq	r0, r0, ip, ror lr
    1c6c:	andeq	r0, r0, sl, lsl #28
    1c70:			; <UNDEFINED> instruction: 0x00000db0
    1c74:	andeq	r0, r0, r2, lsr #26
    1c78:	andeq	r0, r0, r4, ror #28
    1c7c:	andeq	r1, r0, r2, lsl r1
    1c80:	andeq	r1, r0, r4, lsr #1
    1c84:	andeq	r1, r0, lr, lsr #1
    1c88:	andeq	r0, r0, r4, asr #5
    1c8c:	andeq	r1, r0, ip, lsr r5
    1c90:	andeq	r0, r0, r6, ror #30
    1c94:	strheq	r1, [r0], -sl
    1c98:	strdeq	r0, [r0], -ip
    1c9c:	andeq	r1, r0, r8, lsr r4
    1ca0:	ldrdeq	r1, [r0], -r2
    1ca4:	andeq	r0, r0, r4, lsl lr
    1ca8:	andeq	r0, r0, r8, lsr #26
    1cac:	muleq	r0, r8, r4
    1cb0:	andeq	r0, r0, r2, lsr #28
    1cb4:	andeq	r1, r0, ip, lsl #8
    1cb8:	bleq	3ddfc <strspn@plt+0x3d334>
    1cbc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1cc0:	strbtmi	fp, [sl], -r2, lsl #24
    1cc4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1cc8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1ccc:	ldrmi	sl, [sl], #776	; 0x308
    1cd0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1cd4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1cd8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1cdc:			; <UNDEFINED> instruction: 0xf85a4b06
    1ce0:	stmdami	r6, {r0, r1, ip, sp}
    1ce4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1ce8:	mrc	7, 3, APSR_nzcv, cr6, cr14, {7}
    1cec:	mcr	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1cf0:	andeq	r2, r1, r4, asr r2
    1cf4:	muleq	r0, r0, r0
    1cf8:	andeq	r0, r0, ip, lsr #1
    1cfc:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d00:	ldr	r3, [pc, #20]	; 1d1c <strspn@plt+0x1254>
    1d04:	ldr	r2, [pc, #20]	; 1d20 <strspn@plt+0x1258>
    1d08:	add	r3, pc, r3
    1d0c:	ldr	r2, [r3, r2]
    1d10:	cmp	r2, #0
    1d14:	bxeq	lr
    1d18:	b	9e4 <__gmon_start__@plt>
    1d1c:	andeq	r2, r1, r4, lsr r2
    1d20:	andeq	r0, r0, r4, lsr #1
    1d24:	blmi	1d3d44 <strspn@plt+0x1d327c>
    1d28:	bmi	1d2f10 <strspn@plt+0x1d2448>
    1d2c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1d30:	andle	r4, r3, sl, ror r4
    1d34:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d38:	ldrmi	fp, [r8, -r3, lsl #2]
    1d3c:	svclt	0x00004770
    1d40:			; <UNDEFINED> instruction: 0x000123bc
    1d44:			; <UNDEFINED> instruction: 0x000123b8
    1d48:	andeq	r2, r1, r0, lsl r2
    1d4c:	muleq	r0, r8, r0
    1d50:	stmdbmi	r9, {r3, fp, lr}
    1d54:	bmi	252f3c <strspn@plt+0x252474>
    1d58:	bne	252f44 <strspn@plt+0x25247c>
    1d5c:	svceq	0x00cb447a
    1d60:			; <UNDEFINED> instruction: 0x01a1eb03
    1d64:	andle	r1, r3, r9, asr #32
    1d68:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d6c:	ldrmi	fp, [r8, -r3, lsl #2]
    1d70:	svclt	0x00004770
    1d74:	muleq	r1, r0, r3
    1d78:	andeq	r2, r1, ip, lsl #7
    1d7c:	andeq	r2, r1, r4, ror #3
    1d80:	strheq	r0, [r0], -r4
    1d84:	blmi	2af1ac <strspn@plt+0x2ae6e4>
    1d88:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1d8c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1d90:	blmi	270344 <strspn@plt+0x26f87c>
    1d94:	ldrdlt	r5, [r3, -r3]!
    1d98:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1d9c:			; <UNDEFINED> instruction: 0xf7fe6818
    1da0:			; <UNDEFINED> instruction: 0xf7ffede6
    1da4:	blmi	1c1ca8 <strspn@plt+0x1c11e0>
    1da8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1dac:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1db0:	andeq	r2, r1, sl, asr r3
    1db4:			; <UNDEFINED> instruction: 0x000121b4
    1db8:	muleq	r0, r4, r0
    1dbc:	andeq	r2, r1, r6, ror #4
    1dc0:	andeq	r2, r1, sl, lsr r3
    1dc4:	svclt	0x0000e7c4
    1dc8:	mvnsmi	lr, #737280	; 0xb4000
    1dcc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1dd0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1dd4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1dd8:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    1ddc:	blne	1d92fd8 <strspn@plt+0x1d92510>
    1de0:	strhle	r1, [sl], -r6
    1de4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1de8:	svccc	0x0004f855
    1dec:	strbmi	r3, [sl], -r1, lsl #8
    1df0:	ldrtmi	r4, [r8], -r1, asr #12
    1df4:	adcmi	r4, r6, #152, 14	; 0x2600000
    1df8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1dfc:	svclt	0x000083f8
    1e00:	andeq	r2, r1, lr, asr r0
    1e04:	andeq	r2, r1, r4, asr r0
    1e08:	svclt	0x00004770

Disassembly of section .fini:

00001e0c <.fini>:
    1e0c:	push	{r3, lr}
    1e10:	pop	{r3, pc}
