
---------- Begin Simulation Statistics ----------
final_tick                               580668107000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701700                       # Number of bytes of host memory used
host_op_rate                                    59826                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10272.83                       # Real time elapsed on the host
host_tick_rate                               56524656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612540004                       # Number of instructions simulated
sim_ops                                     614577592                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.580668                       # Number of seconds simulated
sim_ticks                                580668107000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.876250                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77939865                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89713662                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7260529                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        120118991                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10548403                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10755848                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          207445                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154060234                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061315                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018208                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5047379                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143204019                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16292805                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       38440466                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580276789                       # Number of instructions committed
system.cpu0.commit.committedOps             581296276                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1063662122                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546505                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.306494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    777930437     73.14%     73.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    174403164     16.40%     89.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40130202      3.77%     93.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     36247178      3.41%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11089965      1.04%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4182130      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1425463      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1960778      0.18%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16292805      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1063662122                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887342                       # Number of function calls committed.
system.cpu0.commit.int_insts                561275897                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952030                       # Number of loads committed
system.cpu0.commit.membars                    2037583                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037589      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322222384     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970230     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912432     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581296276                       # Class of committed instruction
system.cpu0.commit.refs                     251882686                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580276789                       # Number of Instructions Simulated
system.cpu0.committedOps                    581296276                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.981314                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.981314                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            177266138                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2224149                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77279501                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632555028                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               447753802                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                438365955                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5053803                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              4367773                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3042954                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154060234                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                109388077                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    622147742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3016506                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     641356477                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14533906                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133999                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         442067711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88488268                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557842                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1071482652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.599521                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.884569                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               614423939     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338413937     31.58%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                71261972      6.65%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38123104      3.56%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 4396219      0.41%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2762227      0.26%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   57368      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021749      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1022137      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1071482652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       78228004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5117897                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147013283                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.531030                       # Inst execution rate
system.cpu0.iew.exec_refs                   268501194                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74888898                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148574670                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194601016                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021116                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2422514                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76534129                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          619717949                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193612296                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5335993                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610530766                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                732176                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2343899                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5053803                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4350230                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8414824                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31496                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7511                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2389681                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14648986                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4603473                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7511                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       847958                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4269939                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                250967755                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604644195                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.886849                       # average fanout of values written-back
system.cpu0.iew.wb_producers                222570513                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525910                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604688603                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744540650                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387362522                       # number of integer regfile writes
system.cpu0.ipc                              0.504716                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504716                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038445      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337387181     54.78%     55.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4138278      0.67%     55.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018057      0.17%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196439517     31.90%     87.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74845231     12.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615866760                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               132                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1210078                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001965                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 217101     17.94%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                890284     73.57%     91.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102691      8.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615038340                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2304501852                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604644149                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        658146234                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 616659048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615866760                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058901                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       38421669                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            75707                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16356217                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1071482652                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.574780                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799748                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          623059914     58.15%     58.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312948619     29.21%     87.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          111767889     10.43%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           18248086      1.70%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3568555      0.33%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1231899      0.11%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             460953      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             135224      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              61513      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1071482652                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.535671                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10016130                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1821054                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194601016                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76534129                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    881                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1149710656                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11625787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160191283                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370564362                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6958114                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               453937617                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4109057                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9599                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            766447406                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             627332757                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          402912471                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434501025                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6229417                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5053803                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17707505                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32348101                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       766447366                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91419                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2854                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14792367                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2849                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1667095126                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1247304214                       # The number of ROB writes
system.cpu0.timesIdled                       14463073                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.974405                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4449431                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6014825                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           817604                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7677432                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            212751                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         368788                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          156037                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8600921                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3172                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           484515                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095566                       # Number of branches committed
system.cpu1.commit.bw_lim_events               799261                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4362240                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263215                       # Number of instructions committed
system.cpu1.commit.committedOps              33281316                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190888391                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174350                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.825136                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176992361     92.72%     92.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7007486      3.67%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2355725      1.23%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2028625      1.06%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       519907      0.27%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       172158      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       948077      0.50%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        64791      0.03%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       799261      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190888391                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320824                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047984                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248611                       # Number of loads committed
system.cpu1.commit.membars                    2035975                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035975      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082786     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266536     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895881      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281316                       # Class of committed instruction
system.cpu1.commit.refs                      12162429                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263215                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281316                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.946865                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.946865                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170962222                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336651                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4296057                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39461630                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5126876                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12811115                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                484706                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               590838                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2301110                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8600921                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5142085                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185276540                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50614                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40225709                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          472                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1635744                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044828                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5591066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4662182                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.209656                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191686029                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.215166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.650278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               166953296     87.10%     87.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14191645      7.40%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6221330      3.25%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2875333      1.50%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1241858      0.65%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  199375      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    2914      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      56      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     222      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191686029                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         178958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              511002                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7651814                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.188133                       # Inst execution rate
system.cpu1.iew.exec_refs                    12925396                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945306                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              149183702                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10240481                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018566                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           317872                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2977261                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37636426                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9980090                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           582690                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36096063                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1088051                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1379865                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                484706                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3495997                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15671                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          157622                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4896                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          152                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          369                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       991870                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        63443                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           152                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89969                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        421033                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20905025                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35838518                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.878553                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18366177                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.186790                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35846650                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44393896                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24421369                       # number of integer regfile writes
system.cpu1.ipc                              0.168156                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168156                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036154      5.55%      5.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21645088     59.01%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11061858     30.16%     94.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935509      5.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36678753                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1084846                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029577                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 186802     17.22%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                803109     74.03%     91.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                94933      8.75%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35727431                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266189700                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35838506                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41991624                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34581682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36678753                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054744                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4355109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61345                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           308                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1738286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191686029                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.191348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649137                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169346342     88.35%     88.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14457456      7.54%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4429801      2.31%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1506726      0.79%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1403228      0.73%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             177839      0.09%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             242329      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              93028      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29280      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191686029                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.191170                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6159601                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          524743                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10240481                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2977261                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       191864987                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   969462145                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              159452395                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412994                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6346914                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6346889                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1392641                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7145                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47584758                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38608518                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26630788                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13359444                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4013086                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                484706                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12010154                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4217794                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47584746                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32441                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               602                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13146480                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227732439                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76086052                       # The number of ROB writes
system.cpu1.timesIdled                           1971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3976346                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1680                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3998501                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 91805                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5309445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10582156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1103037                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50632                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33417266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2189722                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66811698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2240354                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3993366                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1634457                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3638125                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              333                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1314977                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1314973                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3993366                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15890495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15890495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    444338944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               444338944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              516                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5309574                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5309574    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5309574                       # Request fanout histogram
system.membus.respLayer1.occupancy        27441876952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18483883779                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   580668107000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   580668107000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    726612187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1037032644.594523                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        56000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2900584500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   574855209500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5812897500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     91617780                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91617780                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     91617780                       # number of overall hits
system.cpu0.icache.overall_hits::total       91617780                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17770296                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17770296                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17770296                       # number of overall misses
system.cpu0.icache.overall_misses::total     17770296                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232588507496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232588507496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232588507496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232588507496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    109388076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    109388076                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    109388076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    109388076                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.162452                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.162452                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.162452                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.162452                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13088.611889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13088.611889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13088.611889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13088.611889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3885                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16756322                       # number of writebacks
system.cpu0.icache.writebacks::total         16756322                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1013941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1013941                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1013941                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1013941                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16756355                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16756355                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16756355                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16756355                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206393266498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206393266498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206393266498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206393266498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.153183                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.153183                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.153183                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.153183                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12317.312834                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12317.312834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12317.312834                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12317.312834                       # average overall mshr miss latency
system.cpu0.icache.replacements              16756322                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     91617780                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91617780                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17770296                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17770296                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232588507496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232588507496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    109388076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    109388076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.162452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.162452                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13088.611889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13088.611889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1013941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1013941                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16756355                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16756355                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206393266498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206393266498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.153183                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.153183                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12317.312834                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12317.312834                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108373845                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16756322                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.467639                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        235532506                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       235532506                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227872306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227872306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227872306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227872306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     25569279                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      25569279                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     25569279                       # number of overall misses
system.cpu0.dcache.overall_misses::total     25569279                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 579974216079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 579974216079                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 579974216079                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 579974216079                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253441585                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253441585                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253441585                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253441585                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.100888                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.100888                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.100888                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.100888                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22682.462657                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22682.462657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22682.462657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22682.462657                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3727948                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       130090                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            81242                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1651                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.886955                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.794670                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15589817                       # number of writebacks
system.cpu0.dcache.writebacks::total         15589817                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10372844                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10372844                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10372844                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10372844                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15196435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15196435                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15196435                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15196435                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 260648317227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 260648317227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 260648317227                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 260648317227                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059960                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059960                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059960                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059960                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17151.938414                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17151.938414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17151.938414                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17151.938414                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15589817                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    163690410                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      163690410                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18840573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18840573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 367275007000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 367275007000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182530983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182530983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103218                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19493.834237                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19493.834237                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6522435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6522435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12318138                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12318138                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 184774753000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 184774753000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.067485                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067485                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15000.217809                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15000.217809                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64181896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64181896                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6728706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6728706                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 212699209079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 212699209079                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910602                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910602                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094890                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31610.715207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31610.715207                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3850409                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3850409                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2878297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2878297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  75873564227                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  75873564227                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040591                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040591                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 26360.575099                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26360.575099                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6838000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6838000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1918                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.389990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.389990                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9141.711230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9141.711230                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          732                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       860000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       860000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        53750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       656000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       656000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074376                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074376                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4788.321168                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4788.321168                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074376                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3795.620438                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3795.620438                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612317                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612317                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405891                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405891                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31866181500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31866181500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018208                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398633                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398633                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78509.209369                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78509.209369                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405891                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405891                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31460290500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31460290500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398633                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398633                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77509.209369                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77509.209369                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.959406                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244089709                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15602105                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.644665                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.959406                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998731                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        524529243                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       524529243                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16711888                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            14427163                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              206844                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31346473                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16711888                       # number of overall hits
system.l2.overall_hits::.cpu0.data           14427163                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                578                       # number of overall hits
system.l2.overall_hits::.cpu1.data             206844                       # number of overall hits
system.l2.overall_hits::total                31346473                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1160375                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1524                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            838791                       # number of demand (read+write) misses
system.l2.demand_misses::total                2045153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44463                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1160375                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1524                       # number of overall misses
system.l2.overall_misses::.cpu1.data           838791                       # number of overall misses
system.l2.overall_misses::total               2045153                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3827813500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108128586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    143703000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83928529500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     196028632000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3827813500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108128586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    143703000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83928529500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    196028632000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16756351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15587538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2102                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1045635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             33391626                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16756351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15587538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2102                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1045635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            33391626                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074442                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.725024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.802183                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061247                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074442                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.725024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.802183                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061247                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86089.861233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93184.174082                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94293.307087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100058.929459                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95850.350561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86089.861233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93184.174082                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94293.307087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100058.929459                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95850.350561                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3050253                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1634457                       # number of writebacks
system.l2.writebacks::total                   1634457                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          59637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              200309                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         59637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             200309                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1019812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       779154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1844844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1019812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       779154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3551559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5396403                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3377504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88291087001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    128180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71296489005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 163093260006                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3377504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88291087001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    128180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71296489005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 274976874193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 438070134199                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.065425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.723121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.745149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.055249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.065425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.723121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.745149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161609                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76141.936066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86575.846333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84328.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91505.002868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88404.905784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76141.936066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86575.846333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84328.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91505.002868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77424.273169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81178.172608                       # average overall mshr miss latency
system.l2.replacements                        7408940                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4254126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4254126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4254126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4254126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29054719                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29054719                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29054719                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29054719                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3551559                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3551559                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 274976874193                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 274976874193                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77424.273169                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77424.273169                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       178500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6865.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5206.521739                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       521500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       395000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       916500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20057.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19923.913043                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       353000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       431000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19590.909091                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2498674                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            96266                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2594940                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         776520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         643982                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1420502                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  73822941500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64733848500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138556790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3275194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       740248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4015442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.237091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.869954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.353760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95068.950574                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100521.207891                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97540.721520                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79575                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        37020                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116595                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       696945                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       606962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1303907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60930403501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55533293502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116463697003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.212795                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.324723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87424.981169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91493.855467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89319.021221                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16711888                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16712466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3827813500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    143703000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3971516500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16756351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2102                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16758453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.725024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002744                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86089.861233                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94293.307087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86361.721791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          105                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45878                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3377504000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    128180000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3505684000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.723121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76141.936066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84328.947368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76413.182789                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11928489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       110578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12039067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       383855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       194809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          578664                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  34305644500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19194681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53500325500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12312344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       305387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12617731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.031176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.637909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.045861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89371.362884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98530.771166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92454.905610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        60988                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22617                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83605                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       322867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       172192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       495059                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27360683500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15763195503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43123879003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026223                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.563848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84742.892584                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91544.296500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87108.564844                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           92                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                99                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          822                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             852                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11338500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1388000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12726500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          914                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           37                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           951                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.899344                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.810811                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.895899                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13793.795620                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 46266.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14937.206573                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          198                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          216                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          624                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          636                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12359492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       231500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12590992                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.682713                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.324324                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.668770                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19806.878205                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19291.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19797.157233                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999910                       # Cycle average of tags in use
system.l2.tags.total_refs                    69963464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7409247                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.442723                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.740433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.330171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.263262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.817146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.847783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.052034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.356997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 541021287                       # Number of tag accesses
system.l2.tags.data_accesses                541021287                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2838912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65689280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         97280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50172416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    220935808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          339733696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2838912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        97280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2936192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    104605248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       104605248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1026395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3452122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5308339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1634457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1634457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4889044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113127067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           167531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         86404635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    380485522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585073800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4889044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       167531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5056575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180146364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180146364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180146364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4889044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113127067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          167531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        86404635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    380485522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            765220164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1591245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    970721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    767344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3436309.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003414356750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97663                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97663                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10339211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1498162                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5308339                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1634457                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5308339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1634457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  88088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 43212                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            229889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            247625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            348465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            375080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            433218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            529818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            439412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            452530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            350197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           306245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           270407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           296026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           245649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           236281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           235207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            145516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            188195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            148596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67950                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 155065518341                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26101255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            252945224591                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29704.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48454.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4100484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1015632                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5308339                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1634457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1071330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1132316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1193249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  655794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  521845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  361148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   80380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1695346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.135306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.329942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.888344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       446687     26.35%     26.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       746892     44.06%     70.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       163468      9.64%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       123028      7.26%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53513      3.16%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28011      1.65%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25152      1.48%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16863      0.99%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91732      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1695346                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97663                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.450263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.228074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.792588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97658     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97663                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.820425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85030     87.06%     87.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1419      1.45%     88.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7874      8.06%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2332      2.39%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              728      0.75%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              188      0.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               24      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97663                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              334096064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5637632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101837824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               339733696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            104605248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       575.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       175.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    180.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  580668080500                       # Total gap between requests
system.mem_ctrls.avgGap                      83636.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2838848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     62126144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        97280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49110016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    219923776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101837824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4888933.912122023292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106990797.757039532065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 167531.157346652733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84575018.686190724373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 378742647.217578232288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175380432.939810127020                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1026395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3452122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1634457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1538773211                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46312391077                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     64585858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38876262551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 166153211894                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13847699441061                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34689.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45121.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42490.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49590.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48130.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8472354.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5843875800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3106082265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17082749880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3719808540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45837392640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     114980848590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126150575520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       316721333235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.442964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 326728720756                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19389760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 234549626244                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6260930340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3327755805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20189842260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4586338980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45837392640.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     159174308040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88935030720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       328311598785                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.403188                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 229501759675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19389760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 331776587325                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5907434926.829268                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28130898439.111851                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221552174000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96258443000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 484409664000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5139677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5139677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5139677                       # number of overall hits
system.cpu1.icache.overall_hits::total        5139677                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2408                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2408                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2408                       # number of overall misses
system.cpu1.icache.overall_misses::total         2408                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    171358000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    171358000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    171358000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    171358000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5142085                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5142085                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5142085                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5142085                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000468                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000468                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000468                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000468                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71161.960133                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71161.960133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71161.960133                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71161.960133                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2070                       # number of writebacks
system.cpu1.icache.writebacks::total             2070                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          306                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          306                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2102                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2102                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2102                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    153442000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    153442000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    153442000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    153442000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000409                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000409                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000409                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000409                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72998.097050                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72998.097050                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72998.097050                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72998.097050                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2070                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5139677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5139677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2408                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2408                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    171358000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    171358000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5142085                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5142085                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000468                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71161.960133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71161.960133                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          306                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2102                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    153442000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    153442000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000409                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000409                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72998.097050                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72998.097050                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.981949                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5133984                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2070                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2480.185507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        326087500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.981949                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999436                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999436                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10286272                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10286272                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9426901                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9426901                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9426901                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9426901                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2240401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2240401                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2240401                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2240401                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 183408124999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 183408124999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 183408124999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 183408124999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11667302                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11667302                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11667302                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11667302                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192024                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192024                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192024                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192024                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81863.972119                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81863.972119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81863.972119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81863.972119                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       966155                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        39767                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            17983                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            481                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.726019                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.675676                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1044333                       # number of writebacks
system.cpu1.dcache.writebacks::total          1044333                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1608302                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1608302                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1608302                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1608302                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       632099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       632099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       632099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       632099                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52640209648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52640209648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52640209648                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52640209648                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054177                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054177                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054177                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83278.425766                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83278.425766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83278.425766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83278.425766                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1044333                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8416426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8416426                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1355418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1355418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  95397511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95397511000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9771844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9771844                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70382.355111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70382.355111                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1049819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1049819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       305599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       305599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  21032864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  21032864500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031273                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68825.043603                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68825.043603                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1010475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1010475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       884983                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       884983                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88010613999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88010613999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.466897                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.466897                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 99448.931786                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 99448.931786                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       558483                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       558483                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       326500                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       326500                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31607345148                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31607345148                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.172254                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.172254                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96806.570132                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96806.570132                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7415000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7415000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331096                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331096                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50101.351351                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50101.351351                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4097000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098434                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098434                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 93113.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 93113.636364                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          314                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       992000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       992000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.276498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.276498                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8266.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8266.666667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       873000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       873000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.276498                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.276498                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         7275                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         7275                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591960                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591960                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425965                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425965                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36023334500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36023334500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418464                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418464                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84568.766213                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84568.766213                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425965                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425965                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35597369500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35597369500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418464                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418464                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83568.766213                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83568.766213                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.339745                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11073976                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1057959                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.467302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        326099000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.339745                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26430202                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26430202                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 580668107000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29376924                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5888583                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29138405                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5774483                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5436282                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           255                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            586                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4040702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4040702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16758457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12618468                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          951                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          951                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50269027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     46780777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3148280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             100204358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2144811008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1995350656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       267008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    133758016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4274186688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12871748                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106270144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         46264388                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.073936                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.266041                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42896346     92.72%     92.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3316280      7.17%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50948      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    814      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           46264388                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66798385489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23403492441                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25155123732                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1587619891                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3157491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               922530310500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128949                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703284                       # Number of bytes of host memory used
host_op_rate                                   129264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6478.90                       # Real time elapsed on the host
host_tick_rate                               52765463                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   835449704                       # Number of instructions simulated
sim_ops                                     837488703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.341862                       # Number of seconds simulated
sim_ticks                                341862203500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.832136                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               64583507                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64692102                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4381850                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         75971482                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5686                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          22652                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16966                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77617740                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1658                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           774                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4380128                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  40093067                       # Number of branches committed
system.cpu0.commit.bw_lim_events             10452652                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106975866                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           175347428                       # Number of instructions committed
system.cpu0.commit.committedOps             175348060                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    653132272                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.268473                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.237096                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    606616905     92.88%     92.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     13312033      2.04%     94.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13292631      2.04%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2227318      0.34%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       895945      0.14%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1265828      0.19%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       248045      0.04%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4820915      0.74%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     10452652      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    653132272                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10429                       # Number of function calls committed.
system.cpu0.commit.int_insts                174130574                       # Number of committed integer instructions.
system.cpu0.commit.loads                     52400204                       # Number of loads committed
system.cpu0.commit.membars                       1002                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1053      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       121569063     69.33%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             234      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       52400922     29.88%     99.22% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1375670      0.78%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        175348060                       # Class of committed instruction
system.cpu0.commit.refs                      53776686                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  175347428                       # Number of Instructions Simulated
system.cpu0.committedOps                    175348060                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.832374                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.832374                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            482603933                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1776                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            56011096                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             304519680                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                43875985                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                129351348                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4381996                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3954                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10434644                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77617740                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 66960614                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    597502637                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1399470                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     347182260                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                8767436                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115503                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          68761484                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          64589193                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.516643                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         670647906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.517684                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.815204                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               423640765     63.17%     63.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               167452973     24.97%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                69749834     10.40%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3987984      0.59%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 3306138      0.49%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   21550      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2486894      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     444      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1324      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           670647906                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     216                       # number of floating regfile writes
system.cpu0.idleCycles                        1348977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4631642                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52393709                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.467611                       # Inst execution rate
system.cpu0.iew.exec_refs                   148961771                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1489352                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               72081723                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             83941145                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2079                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3808818                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2256795                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          280352352                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            147472419                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3802459                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            314233149                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                607469                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            269648494                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4381996                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            270403253                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      8726966                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          150074                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         1097                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1667                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     31540941                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       880313                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1667                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1405629                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3226013                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                190921784                       # num instructions consuming a value
system.cpu0.iew.wb_count                    230812362                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752663                       # average fanout of values written-back
system.cpu0.iew.wb_producers                143699683                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.343472                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     231659487                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               391247914                       # number of integer regfile reads
system.cpu0.int_regfile_writes              177783212                       # number of integer regfile writes
system.cpu0.ipc                              0.260935                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.260935                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1319      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            166806532     52.45%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1946      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  274      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     52.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           149552544     47.02%     99.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1672669      0.53%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             60      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             318035607                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    323                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                646                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   16036488                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.050424                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1267207      7.90%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              14768098     92.09%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1183      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             334070453                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1325704831                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    230812040                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        385357930                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 280349182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                318035607                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3170                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105004295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2949868                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           316                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     66089216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    670647906                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.474221                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.132463                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          520491486     77.61%     77.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77006334     11.48%     89.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29839497      4.45%     93.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12997484      1.94%     95.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16985418      2.53%     98.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8301281      1.24%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3049059      0.45%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1203380      0.18%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             773967      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      670647906                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.473269                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5109362                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          495673                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            83941145                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2256795                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                       671996883                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11727524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              351075692                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            133884476                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12046457                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                51245842                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             127432537                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               327537                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            393797143                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             293529931                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          225748822                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                129997117                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                964065                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4381996                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            133864019                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91864354                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       393796831                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         83240                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1240                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56593239                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1222                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   925000348                       # The number of ROB reads
system.cpu0.rob.rob_writes                  582188692                       # The number of ROB writes
system.cpu0.timesIdled                          17140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  266                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.536074                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11537523                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11591298                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1539782                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21164959                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              2896                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12893                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9997                       # Number of indirect misses.
system.cpu1.branchPred.lookups               23190695                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          366                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1539285                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10984790                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2222001                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       36695680                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            47562272                       # Number of instructions committed
system.cpu1.commit.committedOps              47563051                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    135021770                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.352262                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.267133                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    117512985     87.03%     87.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8268179      6.12%     93.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4064591      3.01%     96.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       981750      0.73%     96.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       587656      0.44%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       755171      0.56%     97.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        88106      0.07%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       541331      0.40%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2222001      1.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    135021770                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4172                       # Number of function calls committed.
system.cpu1.commit.int_insts                 46346926                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10875401                       # Number of loads committed
system.cpu1.commit.membars                       1129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1129      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35232502     74.08%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10875865     22.87%     96.94% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1453315      3.06%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         47563051                       # Class of committed instruction
system.cpu1.commit.refs                      12329180                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   47562272                       # Number of Instructions Simulated
system.cpu1.committedOps                     47563051                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.968835                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.968835                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             83771865                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  524                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10187304                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              92967944                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11868932                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 41350681                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1551662                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1595                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2403213                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   23190695                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12951606                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    126018105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               373767                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106342465                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                3104318                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164235                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          13376089                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11540419                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.753109                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         140946353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.754500                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.143393                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                79402955     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                35352499     25.08%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16474142     11.69%     93.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5349522      3.80%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2089816      1.48%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   30098      0.02%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2246767      1.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      57      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     497      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           140946353                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         258202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1694900                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14901477                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.492590                       # Inst execution rate
system.cpu1.iew.exec_refs                    18206557                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1630421                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               45672689                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19701332                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1565                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1914094                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2352094                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           84054928                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16576136                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1352575                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             69555943                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                266515                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             17732105                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1551662                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18184934                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       171366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           81983                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12212                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8825931                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       898315                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12212                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1046941                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        647959                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52163302                       # num instructions consuming a value
system.cpu1.iew.wb_count                     66789622                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744914                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 38857191                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472999                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      67177113                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                91552753                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50648314                       # number of integer regfile writes
system.cpu1.ipc                              0.336832                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.336832                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1326      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52121427     73.51%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1594      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17107274     24.13%     97.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1676737      2.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              70908518                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     319992                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004513                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  83486     26.09%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                236494     73.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   12      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              71227184                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         283159224                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     66789622                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        120558991                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  84052057                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 70908518                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2871                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       36491877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            75843                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           283                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     23752971                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    140946353                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.503089                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.023735                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102797146     72.93%     72.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           19264186     13.67%     86.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11039351      7.83%     94.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4030923      2.86%     97.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2495626      1.77%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             781118      0.55%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             294314      0.21%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             130629      0.09%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             113060      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      140946353                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.502169                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3619659                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          975934                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19701332                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2352094                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       141204555                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   542423302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               69728026                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             35126781                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3211115                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13685864                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10598932                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               219848                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            121448111                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              89735524                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67580101                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41297047                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                989641                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1551662                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             14633130                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32453320                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       121448111                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         50624                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1200                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8767062                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1193                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217057993                       # The number of ROB reads
system.cpu1.rob.rob_writes                  174449416                       # The number of ROB writes
system.cpu1.timesIdled                           2745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21493888                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                18963                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            21734888                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                616512                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28892026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      57650845                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       274289                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       130594                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     13833199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11400271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27666406                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11530865                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           28869728                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       532441                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28226743                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1539                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            465                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19921                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19920                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      28869730                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     86540493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               86540493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1883013888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1883013888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1267                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28891658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28891658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28891658                       # Request fanout histogram
system.membus.respLayer1.occupancy       148184332755                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             43.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66533528577                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   341862203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   341862203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    308619552.631579                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   137192285.601258                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    369401000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   335998432000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5863771500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     66943665                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        66943665                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     66943665                       # number of overall hits
system.cpu0.icache.overall_hits::total       66943665                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16948                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16948                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16948                       # number of overall misses
system.cpu0.icache.overall_misses::total        16948                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1109608500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1109608500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1109608500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1109608500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     66960613                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     66960613                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     66960613                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     66960613                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000253                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000253                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65471.353552                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65471.353552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65471.353552                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65471.353552                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1518                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.923077                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15429                       # number of writebacks
system.cpu0.icache.writebacks::total            15429                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1519                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1519                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1519                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1519                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15429                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15429                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15429                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15429                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1018695000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1018695000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1018695000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1018695000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66024.693759                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66024.693759                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66024.693759                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66024.693759                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15429                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     66943665                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       66943665                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16948                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16948                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1109608500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1109608500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     66960613                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     66960613                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65471.353552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65471.353552                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1519                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1519                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15429                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15429                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1018695000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1018695000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66024.693759                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66024.693759                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           66959383                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15461                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4330.857189                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        133936655                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       133936655                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     47610796                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        47610796                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     47610796                       # number of overall hits
system.cpu0.dcache.overall_hits::total       47610796                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22998633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22998633                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22998633                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22998633                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1610046140882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1610046140882                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1610046140882                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1610046140882                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70609429                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70609429                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70609429                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70609429                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.325716                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.325716                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.325716                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.325716                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70006.166927                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70006.166927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70006.166927                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70006.166927                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    394109364                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        81210                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          8955956                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1506                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.005281                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    53.924303                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12659488                       # number of writebacks
system.cpu0.dcache.writebacks::total         12659488                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10337261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10337261                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10337261                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10337261                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12661372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12661372                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12661372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12661372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1039739795557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1039739795557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1039739795557                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1039739795557                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.179316                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.179316                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.179316                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.179316                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82119.046463                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82119.046463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82119.046463                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82119.046463                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12659487                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     46620552                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       46620552                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22613930                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22613930                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1585769836500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1585769836500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     69234482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     69234482                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.326628                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.326628                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70123.584733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70123.584733                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9998268                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9998268                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12615662                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12615662                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1037206853500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1037206853500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.182216                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.182216                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82215.808691                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82215.808691                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       990244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        990244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       384703                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       384703                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24276304382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24276304382                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1374947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1374947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.279795                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.279795                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63104.016298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63104.016298                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       338993                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       338993                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45710                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45710                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2532942057                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2532942057                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.033245                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.033245                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55413.302494                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55413.302494                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          708                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          172                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7289500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7289500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          880                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.195455                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.195455                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42380.813953                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42380.813953                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       254500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       254500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014773                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014773                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19576.923077                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          531                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          531                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          225                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1012500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1012500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          756                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.297619                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.297619                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          225                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          225                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       787500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       787500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.297619                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.297619                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            656                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          118                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       550000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       550000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          774                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          774                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152455                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152455                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4661.016949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4661.016949                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          116                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          116                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       432000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       432000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.149871                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.149871                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3724.137931                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3724.137931                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998430                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           60276427                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12660314                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.761053                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998430                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        153883960                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       153883960                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2429959                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 585                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              218520                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2654117                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5053                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2429959                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                585                       # number of overall hits
system.l2.overall_hits::.cpu1.data             218520                       # number of overall hits
system.l2.overall_hits::total                 2654117                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10376                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10228921                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            934269                       # number of demand (read+write) misses
system.l2.demand_misses::total               11175696                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10376                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10228921                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2130                       # number of overall misses
system.l2.overall_misses::.cpu1.data           934269                       # number of overall misses
system.l2.overall_misses::total              11175696                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    940566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 988163603458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    200182499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 100031909967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1089336262424                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    940566500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 988163603458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    200182499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 100031909967                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1089336262424                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12658880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2715                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1152789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13829813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12658880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2715                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1152789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13829813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.672500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.808043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.784530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.810442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.808087                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.672500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.808043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.784530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.810442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.808087                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90648.274865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96604.871956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93982.393897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107069.709010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97473.684183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90648.274865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96604.871956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93982.393897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107069.709010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97473.684183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              76294                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      2533                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.120016                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  18221071                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              532440                       # number of writebacks
system.l2.writebacks::total                    532440                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1088648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          56195                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1144899                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1088648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         56195                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1144899                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9140273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       878074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10030797                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9140273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       878074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     19180591                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29211388                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    834908000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 835462414467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    176929499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  87726904471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 924201156437                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    834908000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 835462414467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    176929499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  87726904471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1433139174109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2357340330546                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.670685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.722044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.774217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.761695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.725302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.670685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.722044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.774217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.761695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.112204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80683.030537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91404.536218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84171.978592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99908.327169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92136.363286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80683.030537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91404.536218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84171.978592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99908.327169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74718.196854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80699.360487                       # average overall mshr miss latency
system.l2.replacements                       39633038                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       605870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           605870                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       605871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       605871                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     12954738                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12954738                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     12954741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12954741                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     19180591                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       19180591                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1433139174109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1433139174109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74718.196854                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74718.196854                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  176                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           541                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                681                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3360000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       609000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3969000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          686                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              857                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.788630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794632                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6210.720887                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         4350                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5828.193833                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          536                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           674                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10757000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2881000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13638000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.781341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807018                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.786464                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20069.029851                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20876.811594                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20234.421365                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               58                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             61                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.950820                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           58                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1080000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1158500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.950820                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19974.137931                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            17736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            15542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33278                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          26862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50858                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2229217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2045795500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4275013000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44598                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.602314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.606910                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604474                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82987.770829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85255.688448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84057.827677                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15715                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        15226                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30941                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        11147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         8770                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1075282000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    904216000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1979498000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.249944                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.221812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.236724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96463.801920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103103.306727                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99387.357534                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           585                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10376                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    940566500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    200182499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1140748999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18144                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.672500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.784530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.689264                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90648.274865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93982.393897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91216.136175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10348                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2102                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    834908000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    176929499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1011837499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.670685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.774217                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.686177                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80683.030537                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84171.978592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81272.088273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2412223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       202978                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2615201                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     10202059                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       910273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11112332                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 985934385958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  97986114467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1083920500425                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12614282                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1113251                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13727533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.808770                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.817671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.809492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96640.725755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107644.755438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97542.127109                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1072933                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        40969                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1113902                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      9129126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       869304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9998430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 834387132467                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  86822688471                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 921209820938                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.723713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.780870                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.728349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91398.358667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99876.094520                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92135.447359                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        58500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    45104999                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39633102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.138064                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.879862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.009615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.661507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.741306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    30.706082                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.326248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.182211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.479783                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 258766710                       # Number of tag accesses
system.l2.tags.data_accesses                258766710                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        662272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     587726720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        134592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      56292416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1204121472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1848937472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       662272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       134592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        796864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     34076224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34076224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9183230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         879569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     18814398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28889648                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       532441                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532441                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1937248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1719191867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           393702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        164664053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3522242177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5408429049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1937248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       393702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2330951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       99678244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             99678244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       99678244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1937248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1719191867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          393702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       164664053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3522242177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5508107292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    505020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9120446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    870011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  18757654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018346467252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            46517456                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             476408                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28889650                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532444                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28889650                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 129088                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27424                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            473692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            461486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            433411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            507230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4648153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5915673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4313157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3631358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2599142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1957487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1136808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           581352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           507655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           553323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           559365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           481270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             53943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             38516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             47519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 807775652772                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               143802810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1347036190272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28086.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46836.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 24883319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  431422                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28889650                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532444                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2378265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3067578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3745974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3730252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3732002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3453164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2690499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2152670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1452483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  938262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 600089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 400175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 186853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 102967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  64983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  37085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  19315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3950839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.074996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   356.618966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.162183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       145312      3.68%      3.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1543677     39.07%     42.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       255993      6.48%     49.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       502208     12.71%     61.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       288285      7.30%     69.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       133924      3.39%     72.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       158993      4.02%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       121633      3.08%     79.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       800814     20.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3950839                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     930.163292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    213.991450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19288.201888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        30904     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::819200-851967           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.308101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            26619     86.09%     86.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              736      2.38%     88.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2308      7.46%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              734      2.37%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              258      0.83%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              101      0.33%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.20%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               33      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               33      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1840675968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8261632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32321728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1848937600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34076416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5384.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        94.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5408.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     99.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    42.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  341862226000                       # Total gap between requests
system.mem_ctrls.avgGap                      11619.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       662272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    583708544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       134592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     55680704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1200489856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32321728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1937248.380252717761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1707438078.921760559082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 393702.487791985448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 162874700.478551149368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3511619136.919299602509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 94546070.519316703081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10348                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9183230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       879569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     18814400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       532444                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    405055475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 454940746547                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     89110886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  51274531033                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 840326746331                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8684134549146                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39143.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49540.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42373.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58295.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44664.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16309949.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9809388960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5213798700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         59807510280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1279082700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26985769200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     151780790160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3459684000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       258336024000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        755.672962                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7637646162                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11415300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 322809257338                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18399665760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9779635305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        145542895260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1357158240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26985769200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     154660885590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1034340480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       357760349835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1046.504545                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1336739881                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11415300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 329110163619                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                316                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1706037767.295598                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3412134666.181377                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   9167046000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    70602198500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 271260005000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12948682                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12948682                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12948682                       # number of overall hits
system.cpu1.icache.overall_hits::total       12948682                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2924                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2924                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2924                       # number of overall misses
system.cpu1.icache.overall_misses::total         2924                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    223403500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    223403500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    223403500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    223403500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12951606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12951606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12951606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12951606                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000226                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000226                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000226                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000226                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76403.385773                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76403.385773                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76403.385773                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76403.385773                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2715                       # number of writebacks
system.cpu1.icache.writebacks::total             2715                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          209                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2715                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2715                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2715                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2715                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    211252500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    211252500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    211252500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    211252500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77809.392265                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77809.392265                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77809.392265                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77809.392265                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2715                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12948682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12948682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2924                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    223403500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    223403500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12951606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12951606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000226                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000226                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76403.385773                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76403.385773                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2715                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2715                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    211252500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    211252500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77809.392265                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77809.392265                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12959192                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2747                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4717.579905                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25905927                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25905927                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13179551                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13179551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13179551                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13179551                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3531940                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3531940                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3531940                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3531940                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 265866906478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 265866906478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 265866906478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 265866906478                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16711491                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16711491                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16711491                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16711491                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211348                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211348                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211348                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211348                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75275.034819                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75275.034819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75275.034819                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75275.034819                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11856251                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        41970                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           182352                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            574                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.018486                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.118467                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1153218                       # number of writebacks
system.cpu1.dcache.writebacks::total          1153218                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2376918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2376918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2376918                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2376918                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1155022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1155022                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1155022                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1155022                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104629199481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104629199481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104629199481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104629199481                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.069115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.069115                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.069115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.069115                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90586.326045                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90586.326045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90586.326045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90586.326045                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1153218                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12101684                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12101684                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3157290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3157290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 241621122500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 241621122500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     15258974                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15258974                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.206914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.206914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76528.010572                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76528.010572                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2042097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2042097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1115193                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1115193                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 102340440500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 102340440500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073084                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073084                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91769.263706                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91769.263706                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1077867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1077867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       374650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       374650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24245783978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24245783978                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1452517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1452517                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.257932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.257932                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64715.825378                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64715.825378                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       334821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       334821                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39829                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39829                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2288758981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2288758981                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027421                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 57464.635843                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57464.635843                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          693                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          693                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12389000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12389000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.171053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.171053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 86636.363636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86636.363636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           57                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7352000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7352000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102871                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102871                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85488.372093                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85488.372093                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          551                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          551                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          243                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2546000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.306045                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.306045                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10477.366255                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10477.366255                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          243                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          243                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2303000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2303000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.306045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.306045                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9477.366255                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9477.366255                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            307                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          157                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       806000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       806000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.338362                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.338362                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5133.757962                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5133.757962                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          157                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       649000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       649000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.338362                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.338362                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4133.757962                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4133.757962                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.074876                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14340501                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1154805                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.418115                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.074876                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971090                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971090                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34581948                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34581948                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 341862203500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13748875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1138311                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     13224979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39100598                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         30050368                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1716                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2184                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18144                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13730731                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37980791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3461752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41496975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1974912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1620375680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       347520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    147584448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1770282560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        69688063                       # Total snoops (count)
system.tol2bus.snoopTraffic                  34293184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         83518844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.142928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.354439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               71712237     85.86%     85.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11676013     13.98%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 130594      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           83518844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27664134337                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18993097587                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23153979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1735138787                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4073498                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
