Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov 17 20:06:16 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_stopwatch_control_sets_placed.rpt
| Design       : test_stopwatch
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           13 |
| Yes          | No                    | No                     |               7 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+-----------------------+------------------+----------------+--------------+
|  BTN0_pressed  |                         |                       |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Tdocument[1][5]_i_1_n_0 | Tdocument             |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | Tdocument[0][5]_i_1_n_0 | Tdocument             |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | Tdocument[2][5]_i_1_n_0 | Tdocument             |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | Tdocument[3][5]_i_2_n_0 | Tdocument             |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG | seccount[5]_i_2_n_0     | seccount[5]_i_1_n_0   |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG | mdl2/state_reg          |                       |                1 |              7 |         7.00 |
|  CLK_IBUF_BUFG |                         |                       |                9 |             18 |         2.00 |
|  CLK_IBUF_BUFG |                         | mdl2/enable           |                6 |             21 |         3.50 |
|  CLK_IBUF_BUFG |                         | clear_cnt1[0]_i_1_n_0 |                7 |             27 |         3.86 |
|  CLK_IBUF_BUFG | state                   | seccount[5]_i_1_n_0   |                7 |             27 |         3.86 |
+----------------+-------------------------+-----------------------+------------------+----------------+--------------+


