Warning (10268): Verilog HDL information at UART.v(30): always construct contains both blocking and non-blocking assignments File: F:/Work/FPGA/Processor-Design/UART.v Line: 30
