

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 11:13:22 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   70|   70|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.88>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_13" [dfg_199.c:7]   --->   Operation 71 'read' 'p_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %p_13_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 72 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 73 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 74 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %data_V"   --->   Operation 75 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_2" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 76 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.91ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 77 'add' 'add_ln341' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 78 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_2"   --->   Operation 79 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 80 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 81 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:7]   --->   Operation 82 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_3, i1 0"   --->   Operation 83 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 84 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 85 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 86 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 87 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 88 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 89 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 90 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 91 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_1"   --->   Operation 92 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 93 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %p_read, i64 920" [dfg_199.c:24]   --->   Operation 94 'add' 'add_ln24' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (2.77ns)   --->   "%icmp_ln26 = icmp_eq  i64 %p_read, i64 0" [dfg_199.c:26]   --->   Operation 95 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %p_read" [dfg_199.c:26]   --->   Operation 96 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i1 %icmp_ln26" [dfg_199.c:26]   --->   Operation 97 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.07ns)   --->   "%sub_ln26 = sub i16 %trunc_ln26, i16 %zext_ln26" [dfg_199.c:26]   --->   Operation 98 'sub' 'sub_ln26' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.76>
ST_3 : Operation 99 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 99 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln23 = or i32 %result_V, i32 1" [dfg_199.c:23]   --->   Operation 100 'or' 'or_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %or_ln23" [dfg_199.c:23]   --->   Operation 101 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [68/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 102 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 103 [67/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 103 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.07>
ST_5 : Operation 104 [66/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 104 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.07>
ST_6 : Operation 105 [65/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 105 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 106 [64/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 106 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 107 [63/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 107 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 108 [62/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 108 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 109 [61/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 109 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 110 [60/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 110 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 111 [59/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 111 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 112 [58/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 112 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 113 [57/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 113 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 114 [56/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 114 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 115 [55/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 115 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 116 [54/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 116 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 117 [53/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 117 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 118 [52/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 118 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 119 [51/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 119 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 120 [50/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 120 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 121 [49/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 121 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 122 [48/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 122 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 123 [47/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 123 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 124 [46/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 124 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 125 [45/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 125 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 126 [44/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 126 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 127 [43/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 127 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 128 [42/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 128 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 129 [41/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 129 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 130 [40/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 130 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 131 [39/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 131 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 132 [38/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 132 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 133 [37/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 133 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 134 [36/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 134 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 135 [35/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 135 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 136 [34/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 136 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 137 [33/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 137 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 138 [32/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 138 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 139 [31/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 139 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 140 [30/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 140 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 141 [29/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 141 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 142 [28/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 142 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 143 [27/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 143 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 144 [26/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 144 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 145 [25/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 145 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 146 [24/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 146 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 147 [23/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 147 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 148 [22/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 148 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 149 [21/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 149 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 150 [20/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 150 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 151 [19/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 151 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 152 [18/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 152 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 153 [17/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 153 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 154 [16/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 154 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 155 [15/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 155 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 156 [14/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 156 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 157 [13/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 157 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 158 [12/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 158 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 159 [11/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 159 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 160 [10/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 160 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 161 [9/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 161 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 162 [8/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 162 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 163 [7/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 163 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 164 [6/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 164 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 165 [5/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 165 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 166 [4/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 166 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 167 [3/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 167 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 168 [2/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 168 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.06>
ST_70 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 0"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 170 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 170 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_19"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 177 [1/68] (5.07ns)   --->   "%udiv_ln23 = udiv i64 %sext_ln23, i64 %add_ln24" [dfg_199.c:23]   --->   Operation 177 'udiv' 'udiv_ln23' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 16> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 178 [1/1] (0.00ns)   --->   "%v = trunc i16 %udiv_ln23" [dfg_199.c:23]   --->   Operation 178 'trunc' 'v' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 179 [1/1] (0.99ns)   --->   "%result = or i16 %v, i16 %sub_ln26" [dfg_199.c:26]   --->   Operation 179 'or' 'result' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln27 = ret i16 %result" [dfg_199.c:27]   --->   Operation 180 'ret' 'ret_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.88ns
The critical path consists of the following:
	wire read on port 'p_13' (dfg_199.c:7) [12]  (0 ns)
	'sub' operation ('sub_ln1311') [23]  (1.92 ns)
	'select' operation ('ush') [25]  (0.968 ns)

 <State 2>: 6.97ns
The critical path consists of the following:
	'lshr' operation ('r.V') [28]  (0 ns)
	'select' operation ('val') [33]  (4.42 ns)
	'sub' operation ('result.V') [34]  (2.55 ns)

 <State 3>: 5.77ns
The critical path consists of the following:
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [35]  (0.698 ns)
	'or' operation ('or_ln23', dfg_199.c:23) [36]  (0 ns)
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 5>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 6>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 7>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 8>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)

 <State 70>: 6.06ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln23', dfg_199.c:23) [39]  (5.07 ns)
	'or' operation ('result', dfg_199.c:26) [45]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
