
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004143                       # Number of seconds simulated
sim_ticks                                  4143277000                       # Number of ticks simulated
final_tick                                 4143277000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 244414                       # Simulator instruction rate (inst/s)
host_op_rate                                   442201                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              966253776                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810536                       # Number of bytes of host memory used
host_seconds                                     4.29                       # Real time elapsed on the host
sim_insts                                     1048040                       # Number of instructions simulated
sim_ops                                       1896145                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            23168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           811072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              834240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        23168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       548416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           548416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               362                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             12673                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13035                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           8569                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                8569                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             5591709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           195756161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              201347870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        5591709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           5591709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks        132362862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             132362862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks        132362862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            5591709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          195756161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             333710732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        13035                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        8569                       # Number of write requests accepted
system.mem_ctrl.readBursts                      13035                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      8569                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  834240                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   546496                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   834240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                548416                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                881                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                902                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                834                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                787                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                791                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                798                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                788                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                778                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                795                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               773                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               800                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               785                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               903                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                552                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                621                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               557                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               527                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               528                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               634                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     4143238000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  13035                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  8569                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    12956                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     342                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     343                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     492                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     493                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2242                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     614.708296                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    455.811756                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    369.785689                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           115      5.13%      5.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          444     19.80%     24.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          189      8.43%     33.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          174      7.76%     41.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          134      5.98%     47.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          168      7.49%     54.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          119      5.31%     59.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          209      9.32%     69.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          690     30.78%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2242                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          491                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       26.523422                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.852370                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     185.315398                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            490     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            491                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          491                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.391039                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.365972                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.920205                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               149     30.35%     30.35% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.20%     30.55% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               341     69.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            491                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     166058250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                410464500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    65175000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12739.41                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31489.41                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        201.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        131.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     201.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     132.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          2.60                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.57                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     1.03                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.03                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     11666                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     7658                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  89.50                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 89.37                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      191781.06                       # Average gap between requests
system.mem_ctrl.pageHitRate                     89.45                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   8032500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   4246605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 46831260                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                22158900                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          307320000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             209402040                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              19270560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        796141230                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        330493920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         306192420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              2050089435                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             494.799029                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3633655750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      31338000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      130648000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    1027288000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    860600500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      347570000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1745832500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   8032500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   4261785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 46238640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                22414680                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          371242560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             231363000                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              25001280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        794192400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        480624480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         225306180                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2208677505                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             533.075029                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            3570273750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      44701000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      157982000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     577509500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1251577000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      369853000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1741654500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      12                       # Number of BP lookups
system.cpu.branchPred.condPredicted                12                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    6                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               6                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                6                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      507180                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      251054                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            46                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           202                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      320739                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4143277                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     1048040                       # Number of instructions committed
system.cpu.committedOps                       1896145                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        233501                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               3.953358                       # CPI: cycles per instruction
system.cpu.ipc                               0.252950                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                  40      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1144175     60.34%     60.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     60.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   134      0.01%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.35% # Class of committed instruction
system.cpu.op_class_0::MemRead                 500727     26.41%     86.76% # Class of committed instruction
system.cpu.op_class_0::MemWrite                200855     10.59%     97.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                28      0.00%     97.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            50160      2.65%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1896145                       # Class of committed instruction
system.cpu.tickCycles                         2994414                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         1148863                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 19                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             11651                       # number of replacements
system.cpu.dcache.tags.tagsinuse           998.931395                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              626651                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12675                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.439921                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   998.931395                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.975519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1316479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1316479                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       400795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          400795                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       225856                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         225856                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        626651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           626651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       626651                       # number of overall hits
system.cpu.dcache.overall_hits::total          626651                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           91                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            91                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25160                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25160                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        25251                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25251                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25251                       # number of overall misses
system.cpu.dcache.overall_misses::total         25251                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9903000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9903000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2565255000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2565255000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2575158000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2575158000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2575158000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2575158000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       400886                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       400886                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       251016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       251016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       651902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       651902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       651902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       651902                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.100233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.100233                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038734                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 108824.175824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 108824.175824                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 101957.670906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101957.670906                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 101982.416538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101982.416538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 101982.416538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101982.416538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11616                       # number of writebacks
system.cpu.dcache.writebacks::total             11616                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        12566                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12566                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12576                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        12594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12594                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12675                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8728000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1331110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1331110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1339838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1339838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1339838000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1339838000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.050172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050172                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019443                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019443                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019443                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019443                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 107753.086420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 107753.086420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 105693.981261                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105693.981261                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 105707.140039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105707.140039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 105707.140039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105707.140039                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               169                       # number of replacements
system.cpu.icache.tags.tagsinuse           218.940942                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              320348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               390                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            821.405128                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   218.940942                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.855238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.855238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            641868                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           641868                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       320348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          320348                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        320348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           320348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       320348                       # number of overall hits
system.cpu.icache.overall_hits::total          320348                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           391                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            391                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           391                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40357000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40357000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40357000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40357000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40357000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40357000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       320739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       320739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       320739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       320739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       320739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       320739                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001219                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001219                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001219                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001219                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001219                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001219                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 103214.833760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103214.833760                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 103214.833760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103214.833760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 103214.833760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103214.833760                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          391                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          391                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          391                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          391                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          391                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39577000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39577000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 101219.948849                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101219.948849                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 101219.948849                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101219.948849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 101219.948849                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101219.948849                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          24885                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              222                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 471                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         20185                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               575                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              12594                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             12594                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            471                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          949                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37001                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   37950                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        24960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1554624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1579584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8940                       # Total snoops (count)
system.l2bus.snoopTraffic                      548416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              22005                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010134                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.100159                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    21782     98.99%     98.99% # Request fanout histogram
system.l2bus.snoop_fanout::1                      223      1.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                22005                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             48117000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1170000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            38025000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 8940                       # number of replacements
system.l2cache.tags.tagsinuse             3846.601091                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11822                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13036                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.906873                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.391102                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst    37.380018                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3808.829972                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000095                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.009126                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.929890                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.939112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1709                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2157                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               212108                       # Number of tag accesses
system.l2cache.tags.data_accesses              212108                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        11616                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11616                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               28                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              28                       # number of overall hits
system.l2cache.overall_hits::cpu.data               2                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        12594                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          12594                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           79                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          441                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            362                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          12673                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13035                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           362                       # number of overall misses
system.l2cache.overall_misses::cpu.data         12673                       # number of overall misses
system.l2cache.overall_misses::total            13035                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   1293328000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1293328000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     37817000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      8442000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46259000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     37817000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   1301770000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1339587000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     37817000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   1301770000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1339587000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        11616                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11616                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        12594                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12594                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          390                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           81                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          471                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          390                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        12675                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           13065                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          390                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        12675                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          13065                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.928205                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.975309                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.936306                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.928205                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.999842                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.997704                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.928205                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.999842                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.997704                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 102693.981261                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 102693.981261                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 104466.850829                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 106860.759494                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104895.691610                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 104466.850829                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 102719.955812                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 102768.469505                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 104466.850829                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 102719.955812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 102768.469505                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            8569                       # number of writebacks
system.l2cache.writebacks::total                 8569                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           26                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           26                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        12594                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        12594                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           79                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          441                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          362                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        12673                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13035                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          362                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        12673                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13035                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1041448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1041448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     30577000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      6862000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37439000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     30577000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   1048310000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1078887000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     30577000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   1048310000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1078887000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.928205                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.975309                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.936306                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.928205                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.999842                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.997704                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.928205                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.999842                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.997704                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 82693.981261                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 82693.981261                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84466.850829                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86860.759494                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84895.691610                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84466.850829                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 82719.955812                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 82768.469505                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84466.850829                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 82719.955812                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 82768.469505                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         21778                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4143277000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                441                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8569                       # Transaction distribution
system.membus.trans_dist::CleanEvict              174                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12594                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12594                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           441                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        34813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        34813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1382656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1382656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1382656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13035                       # Request fanout histogram
system.membus.reqLayer2.occupancy            56054000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy           68810000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
