<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: event or operator
should_fail: 0
tags: 9.4.2.1
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-9
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv</a>
time_elapsed: 0.103s
ram usage: 11736 KB
</pre>
<pre class="log">

%Error-PROCASSWIRE: <a href="../../../tests/chapter-9/9.4.2.1--event_or_op.sv.html#l-14" target="file-frame">tests/chapter-9/9.4.2.1--event_or_op.sv:14</a>: Procedural assignment to wire, perhaps intended var (IEEE 2017 6.5): &#39;out&#39;
                                                                                                    : ... In instance block_tb
  out = (a | b) &amp; (c | d);
  ^~~
%Error: Exiting due to 1 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>