I 000058 55 2772          1462811560475 Stack_behavioural
(_unit VHDL (stack 0 8 (stack_behavioural 0 26 ))
	(_version v98)
	(_time 1462811560476 2016.05.09 19:32:40)
	(_source (\./src/Stack.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6e386b6f3f393b7869612c353c696a686f686d683c)
	(_entity
		(_time 1462811560473)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in )(_event))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_entity (_out ))))
		(_type (_internal ram_data 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ram_t 0 28 (_array ram_data ((_to (i 0)(c 8))))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i 0))))))
		(_signal (_internal ram ram_t 0 31 (_architecture (_uni ))))
		(_signal (_internal read_data ram_data 0 32 (_architecture (_uni ))))
		(_signal (_internal write_data ram_data 0 33 (_architecture (_uni ))))
		(_process
			(HEAD_CONTROL(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)(1)(2)))))
			(SWRITE(_architecture 1 0 49 (_process (_simple)(_target(6))(_sensitivity(5)(8)(0))(_read(6)(1)(2)))))
			(SREAD(_architecture 2 0 60 (_process (_simple)(_target(7))(_sensitivity(5)(0))(_read(6)(1)(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Stack_behavioural 9 -1
	)
)
I 000049 55 3320          1462811560538 MRAM_Beh
(_unit VHDL (mram 0 5 (mram_beh 0 15 ))
	(_version v98)
	(_time 1462811560539 2016.05.09 19:32:40)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acfbfefafdfbf9bafcf8e8f7ffaaadaaf8aaf8abae)
	(_entity
		(_time 1462811560536)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal byte 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 17 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 18 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal input byte 0 52 (_architecture (_uni ))))
		(_signal (_internal output byte 0 53 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_assignment (_simple)(_alias((input)(data_input)))(_target(6))(_sensitivity(3)))))
			(WRITE(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(6))(_monitor)(_read(5)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(7))(_sensitivity(2)(5))(_monitor))))
			(RDP(_architecture 3 0 68 (_process (_simple)(_target(4))(_sensitivity(1)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . MRAM_Beh 4 -1
	)
)
V 000028 55 1261 0 commands
(_unit VHDL (commands 0 8 )
	(_version v98)
	(_time 1462811560568 2016.05.09 19:32:40)
	(_source (\./src/Commands.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb9cce9ecf9ccbdd9ec9da91cfcdcfccc8cdc8cd9d)
	(_object
		(_type (_internal op_code 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_constant (_internal POP_OP op_code 0 11 (_entity (_string \"0000"\))))
		(_constant (_internal PUSH_OP op_code 0 12 (_entity (_string \"0001"\))))
		(_constant (_internal ADD_OP op_code 0 13 (_entity (_string \"0010"\))))
		(_constant (_internal SUB_OP op_code 0 14 (_entity (_string \"0011"\))))
		(_constant (_internal HALT_OP op_code 0 15 (_entity (_string \"0100"\))))
		(_constant (_internal JZ_OP op_code 0 16 (_entity (_string \"0101"\))))
		(_constant (_internal JNSB_OP op_code 0 17 (_entity (_string \"0110"\))))
		(_constant (_internal POPI_OP op_code 0 18 (_entity (_string \"0111"\))))
		(_constant (_internal PUSHI_OP op_code 0 19 (_entity (_string \"1000"\))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000055 55 7305          1462811560572 Controller_Beh
(_unit VHDL (controller 0 6 (controller_beh 0 30 ))
	(_version v98)
	(_time 1462811560573 2016.05.09 19:32:40)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb9cce9ecf9ccadc9bc4d991cccd98cd98cdceccc9)
	(_entity
		(_time 1462811560570)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 idle fetch decode read store halt jump_if_not_sign_bit read_indirect load_indirect jump_if_zero dp_accept dp_wait (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 46 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_process
			(FSM(_architecture 0 0 54 (_process (_target(19))(_sensitivity(0)(1)(18)))))
			(COMB(_architecture 1 0 63 (_process (_simple)(_target(18))(_sensitivity(2)(17)(19)(22)))))
			(PSTOP(_architecture 2 0 125 (_process (_simple)(_target(3))(_sensitivity(19)))))
			(PMC(_architecture 3 0 134 (_process (_target(21))(_sensitivity(0)(1)(19)(15)(16)(21)(23))(_dssslsensitivity 3))))
			(line__149(_architecture 4 0 149 (_assignment (_simple)(_alias((rom_address)(IC)))(_target(5))(_sensitivity(21)))))
			(PROMREAD(_architecture 5 0 151 (_process (_simple)(_target(4))(_sensitivity(18)(19)))))
			(PROMDAT(_architecture 6 0 160 (_process (_simple)(_target(20))(_sensitivity(1)(6)(19)))))
			(PRORA(_architecture 7 0 169 (_process (_simple)(_target(22)(23))(_sensitivity(1)(18)(20))(_read(24(d_5_0))))))
			(PRAMST(_architecture 8 0 182 (_process (_simple)(_target(8))(_sensitivity(23))(_read(19)))))
			(PRAMREAD(_architecture 9 0 189 (_process (_simple)(_target(7))(_sensitivity(19)))))
			(PRAMDAR(_architecture 10 0 198 (_process (_simple)(_target(24))(_sensitivity(19))(_read(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((datapath_operand)(RD)))(_target(11))(_sensitivity(24)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((datapath_operation)(RO)))(_target(12))(_sensitivity(22)))))
			(pdpathen(_architecture 14 0 209 (_process (_simple)(_target(13))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSH_OP (. commands PUSH_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSHI_OP (. commands PUSHI_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 514 )
		(33686018 )
		(33686018 514 )
	)
	(_model . Controller_Beh 15 -1
	)
)
I 000050 55 4510          1462811560647 Beh_Stack
(_unit VHDL (mrom 0 6 (beh_stack 0 14 ))
	(_version v98)
	(_time 1462811560648 2016.05.09 19:32:40)
	(_source (\./src/MROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1a4d491c494d180c48145e41491c4c1c4e1c4e1d18)
	(_entity
		(_time 1462811560645)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal inst 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal tROM 0 16 (_array inst ((_to (i 0)(i 63))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal EMPTY_ADDR ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18 (_architecture (_string \"111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_ONE ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19 (_architecture (_string \"001110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_ZERO ~STD_LOGIC_VECTOR{5~downto~0}~134 0 20 (_architecture (_string \"001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_LENGTH ~STD_LOGIC_VECTOR{5~downto~0}~136 0 21 (_architecture (_string \"001010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_LENGTH_1 ~STD_LOGIC_VECTOR{5~downto~0}~138 0 22 (_architecture (_string \"001011"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_I ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 23 (_architecture (_string \"001100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_J ~STD_LOGIC_VECTOR{5~downto~0}~1312 0 24 (_architecture (_string \"001101"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_TEMP1 ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 25 (_architecture (_string \"010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_TEMP2 ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 26 (_architecture (_string \"010001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_constant (_internal ADDR_TEMP3 ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 27 (_architecture (_string \"010010"\))))
		(_constant (_internal ROM tROM 0 29 (_architecture (_code 2))))
		(_signal (_internal data inst 0 93 (_architecture (_uni ))))
		(_process
			(line__95(_architecture 0 0 95 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 97 (_process (_simple)(_target(2))(_sensitivity(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSH_OP (. commands PUSH_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686018 514 )
		(33686018 770 )
	)
	(_model . Beh_Stack 3 -1
	)
)
I 000053 55 7191          1462811560755 Datapath_Beh
(_unit VHDL (datapath 0 7 (datapath_beh 0 20 ))
	(_version v98)
	(_time 1462811560756 2016.05.09 19:32:40)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 87d0848981d1d791d5d697ddd78083818f81838186)
	(_entity
		(_time 1462811560739)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Stack
			(_object
				(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 8)))))
				(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation USTACK 0 66 (_component Stack )
		(_generic
			((DATA_SIZE)((i 8)))
			((ADDRESS_SIZE)((i 8)))
		)
		(_port
			((clk)(clk))
			((enabled)(datapath_enabled))
			((read_write)(datapath_write_data_port))
			((write_data_port)(datapath_read_data_port))
			((read_data_port)(datapath_result))
		)
		(_use (_entity . Stack)
			(_generic
				((DATA_SIZE)((i 8)))
				((ADDRESS_SIZE)((i 8)))
			)
			(_port
				((clk)(clk))
				((enabled)(enabled))
				((read_write)(read_write))
				((write_data_port)(write_data_port))
				((read_data_port)(read_data_port))
			)
		)
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal states 0 40 (_enum1 idle pop_first pop_second add sub push mov_pop mov_push halt (_to (i 0)(i 8)))))
		(_signal (_internal next_state states 0 51 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal operation_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal first_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal second_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal dp_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal datapath_write_data_port ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal datapath_read_data_port ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal dp_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal dp_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((operand)(operation_parameter)))(_target(11))(_sensitivity(3)))))
			(FSM(_architecture 1 0 81 (_process (_target(9))(_sensitivity(1)(8)))))
			(COMB(_architecture 2 0 89 (_process (_simple)(_target(8))(_sensitivity(0)(2)(9)))))
			(PSTOP(_architecture 3 0 131 (_process (_simple)(_target(7))(_sensitivity(9)))))
			(STACKCTRL(_architecture 4 0 140 (_process (_simple)(_target(15)(16))(_sensitivity(8)(9)))))
			(OP1CTRL(_architecture 5 0 157 (_process (_target(12))(_sensitivity(9)(17)))))
			(OP2CTRL(_architecture 6 0 164 (_process (_target(13))(_sensitivity(9)(17)))))
			(OPRESULTCTRL(_architecture 7 0 171 (_process (_simple)(_target(10))(_sensitivity(9)(11)(12)(13))(_monitor))))
			(IRESCTRL(_architecture 8 0 182 (_process (_target(14))(_sensitivity(9)(12)))))
			(FLAGS(_architecture 9 0 189 (_process (_simple)(_target(19)(20))(_sensitivity(10)))))
			(line__204(_architecture 10 0 204 (_assignment (_simple)(_alias((datapath_read_data_port)(operation_result)))(_target(18))(_sensitivity(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((result)(dp_result)))(_target(4))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((sign_bit_flag)(dp_sign_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(19)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((zero_flag)(dp_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Beh 16 -1
	)
)
I 000044 55 9417          1462811560850 Beh
(_unit VHDL (microprocessor 0 5 (beh 0 14 ))
	(_version v98)
	(_time 1462811560851 2016.05.09 19:32:40)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e5b2b6b6e9b2b2f2efe1a3beb4e2e7e3b3e3e6e3e0)
	(_entity
		(_time 1462811556405)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_entity (_in ))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_entity (_in ))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_entity (_out ))))
			)
		)
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_entity (_out ))))
				(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((clk)(CLK))
			((read_write)(ram_rw))
			((address)(ram_addr))
			((data_input)(ram_din))
			((data_output)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 93 (_entity . MROM Beh_Stack)
		(_port
			((read_enabled)(rom_read_enabled))
			((address)(rom_address))
			((data_out)(rom_data_out))
		)
	)
	(_instantiation UDPATH 0 99 (_component Datapath )
		(_port
			((enabled)(dp_en))
			((clk)(CLK))
			((operation)(dp_ot))
			((operation_parameter)(dp_op))
			((result)(dp_res))
			((zero_flag)(dp_zf))
			((sign_bit_flag)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation UCTRL1 0 110 (_component Controller )
		(_port
			((clk)(CLK))
			((rst)(RST))
			((start)(Start))
			((Stop)(STOP))
			((rom_read_enabled)(rom_read_enabled))
			((rom_address)(rom_address))
			((rom_data_output)(rom_data_out))
			((ram_read_write)(ram_rw))
			((ram_address)(ram_addr))
			((ram_data_input)(ram_din))
			((ram_data_output)(ram_dout))
			((datapath_operand)(dp_op))
			((datapath_operation)(dp_ot))
			((datapath_enabled)(dp_en))
			((datapath_result)(dp_res))
			((datapath_sign_bit_set)(dp_sbf))
			((datapath_zero_flag)(dp_zf))
			((datapath_stop)(dp_stop))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal rom_data_out ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_addr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal dp_op ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_stop ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462811560866 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 9 (tb_architecture 0 12 ))
	(_version v98)
	(_time 1462811560867 2016.05.09 19:32:40)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f4a3a7a4f9a3a3e3f5a0b2afa5f3f6f2a2f2f7f2f1)
	(_entity
		(_time 1462811560864)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000047 55 469 0 testbench_for_microprocessor
(_configuration VHDL (testbench_for_microprocessor 0 62 (microprocessor_tb))
	(_version v98)
	(_time 1462811560880 2016.05.09 19:32:40)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 04520802055253130005165e5002510207020c0152)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . MicroProcessor Beh
			)
		)
	)
)
I 000058 55 2772          1462811710520 Stack_behavioural
(_unit VHDL (stack 0 8 (stack_behavioural 0 26 ))
	(_version v98)
	(_time 1462811710521 2016.05.09 19:35:10)
	(_source (\./src/Stack.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8ddc8e82dddad89b8a82cfd6df8a898b8c8b8e8bdf)
	(_entity
		(_time 1462811560472)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in )(_event))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_entity (_out ))))
		(_type (_internal ram_data 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ram_t 0 28 (_array ram_data ((_to (i 0)(c 8))))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i 0))))))
		(_signal (_internal ram ram_t 0 31 (_architecture (_uni ))))
		(_signal (_internal read_data ram_data 0 32 (_architecture (_uni ))))
		(_signal (_internal write_data ram_data 0 33 (_architecture (_uni ))))
		(_process
			(HEAD_CONTROL(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)(1)(2)))))
			(SWRITE(_architecture 1 0 49 (_process (_simple)(_target(6))(_sensitivity(5)(8)(0))(_read(6)(1)(2)))))
			(SREAD(_architecture 2 0 60 (_process (_simple)(_target(7))(_sensitivity(5)(0))(_read(6)(1)(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Stack_behavioural 9 -1
	)
)
I 000049 55 3320          1462811710582 MRAM_Beh
(_unit VHDL (mram 0 5 (mram_beh 0 15 ))
	(_version v98)
	(_time 1462811710583 2016.05.09 19:35:10)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cb9b9f9f9b9c9edd9b9f8f9098cdcacd9fcd9fccc9)
	(_entity
		(_time 1462811560535)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal byte 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 17 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 18 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal input byte 0 52 (_architecture (_uni ))))
		(_signal (_internal output byte 0 53 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_assignment (_simple)(_alias((input)(data_input)))(_target(6))(_sensitivity(3)))))
			(WRITE(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(6))(_monitor)(_read(5)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(7))(_sensitivity(2)(5))(_monitor))))
			(RDP(_architecture 3 0 68 (_process (_simple)(_target(4))(_sensitivity(1)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . MRAM_Beh 4 -1
	)
)
I 000055 55 7305          1462811710616 Controller_Beh
(_unit VHDL (controller 0 6 (controller_beh 0 30 ))
	(_version v98)
	(_time 1462811710617 2016.05.09 19:35:10)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code eabae9b9edbdebfdbae5f8b0edecb9ecb9ecefede8)
	(_entity
		(_time 1462811560569)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 idle fetch decode read store halt jump_if_not_sign_bit read_indirect load_indirect jump_if_zero dp_accept dp_wait (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 46 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_process
			(FSM(_architecture 0 0 54 (_process (_target(19))(_sensitivity(18)(0)(1)))))
			(COMB(_architecture 1 0 63 (_process (_simple)(_target(18))(_sensitivity(19)(22)(2)(17)))))
			(PSTOP(_architecture 2 0 125 (_process (_simple)(_target(3))(_sensitivity(19)))))
			(PMC(_architecture 3 0 134 (_process (_target(21))(_sensitivity(19)(0)(1)(21)(23)(15)(16))(_dssslsensitivity 3))))
			(line__149(_architecture 4 0 149 (_assignment (_simple)(_alias((rom_address)(IC)))(_target(5))(_sensitivity(21)))))
			(PROMREAD(_architecture 5 0 151 (_process (_simple)(_target(4))(_sensitivity(18)(19)))))
			(PROMDAT(_architecture 6 0 160 (_process (_simple)(_target(20))(_sensitivity(19)(1)(6)))))
			(PRORA(_architecture 7 0 169 (_process (_simple)(_target(22)(23))(_sensitivity(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_architecture 8 0 182 (_process (_simple)(_target(8))(_sensitivity(23))(_read(19)))))
			(PRAMREAD(_architecture 9 0 189 (_process (_simple)(_target(7))(_sensitivity(19)))))
			(PRAMDAR(_architecture 10 0 198 (_process (_simple)(_target(24))(_sensitivity(19))(_read(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((datapath_operand)(RD)))(_target(11))(_sensitivity(24)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((datapath_operation)(RO)))(_target(12))(_sensitivity(22)))))
			(pdpathen(_architecture 14 0 209 (_process (_simple)(_target(13))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSH_OP (. commands PUSH_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSHI_OP (. commands PUSHI_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 514 )
		(33686018 )
		(33686018 514 )
	)
	(_model . Controller_Beh 15 -1
	)
)
I 000053 55 7191          1462811710690 Datapath_Beh
(_unit VHDL (datapath 0 7 (datapath_beh 0 20 ))
	(_version v98)
	(_time 1462811710691 2016.05.09 19:35:10)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 38683d3d316e682e6a692862683f3c3e303e3c3e39)
	(_entity
		(_time 1462811560738)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Stack
			(_object
				(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 8)))))
				(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation USTACK 0 66 (_component Stack )
		(_generic
			((DATA_SIZE)((i 8)))
			((ADDRESS_SIZE)((i 8)))
		)
		(_port
			((clk)(clk))
			((enabled)(datapath_enabled))
			((read_write)(datapath_write_data_port))
			((write_data_port)(datapath_read_data_port))
			((read_data_port)(datapath_result))
		)
		(_use (_entity . Stack)
			(_generic
				((DATA_SIZE)((i 8)))
				((ADDRESS_SIZE)((i 8)))
			)
			(_port
				((clk)(clk))
				((enabled)(enabled))
				((read_write)(read_write))
				((write_data_port)(write_data_port))
				((read_data_port)(read_data_port))
			)
		)
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal states 0 40 (_enum1 idle pop_first pop_second add sub push mov_pop mov_push halt (_to (i 0)(i 8)))))
		(_signal (_internal next_state states 0 51 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal operation_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal first_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal second_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal dp_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal datapath_write_data_port ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal datapath_read_data_port ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal dp_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal dp_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((operand)(operation_parameter)))(_target(11))(_sensitivity(3)))))
			(FSM(_architecture 1 0 81 (_process (_target(9))(_sensitivity(8)(1)))))
			(COMB(_architecture 2 0 89 (_process (_simple)(_target(8))(_sensitivity(9)(0)(2)))))
			(PSTOP(_architecture 3 0 131 (_process (_simple)(_target(7))(_sensitivity(9)))))
			(STACKCTRL(_architecture 4 0 140 (_process (_simple)(_target(15)(16))(_sensitivity(8)(9)))))
			(OP1CTRL(_architecture 5 0 157 (_process (_target(12))(_sensitivity(9)(17)))))
			(OP2CTRL(_architecture 6 0 164 (_process (_target(13))(_sensitivity(9)(17)))))
			(OPRESULTCTRL(_architecture 7 0 171 (_process (_simple)(_target(10))(_sensitivity(9)(11)(12)(13))(_monitor))))
			(IRESCTRL(_architecture 8 0 182 (_process (_target(14))(_sensitivity(9)(12)))))
			(FLAGS(_architecture 9 0 189 (_process (_simple)(_target(19)(20))(_sensitivity(10)))))
			(line__204(_architecture 10 0 204 (_assignment (_simple)(_alias((datapath_read_data_port)(operation_result)))(_target(18))(_sensitivity(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((result)(dp_result)))(_target(4))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((sign_bit_flag)(dp_sign_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(19)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((zero_flag)(dp_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Beh 16 -1
	)
)
I 000044 55 9417          1462811710739 Beh
(_unit VHDL (microprocessor 0 5 (beh 0 14 ))
	(_version v98)
	(_time 1462811710740 2016.05.09 19:35:10)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 67373267693030706d63213c366065613161646162)
	(_entity
		(_time 1462811556405)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_entity (_in ))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_entity (_in ))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_entity (_out ))))
			)
		)
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_entity (_out ))))
				(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((clk)(CLK))
			((read_write)(ram_rw))
			((address)(ram_addr))
			((data_input)(ram_din))
			((data_output)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 93 (_entity . MROM Beh_Stack)
		(_port
			((read_enabled)(rom_read_enabled))
			((address)(rom_address))
			((data_out)(rom_data_out))
		)
	)
	(_instantiation UDPATH 0 99 (_component Datapath )
		(_port
			((enabled)(dp_en))
			((clk)(CLK))
			((operation)(dp_ot))
			((operation_parameter)(dp_op))
			((result)(dp_res))
			((zero_flag)(dp_zf))
			((sign_bit_flag)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation UCTRL1 0 110 (_component Controller )
		(_port
			((clk)(CLK))
			((rst)(RST))
			((start)(Start))
			((Stop)(STOP))
			((rom_read_enabled)(rom_read_enabled))
			((rom_address)(rom_address))
			((rom_data_output)(rom_data_out))
			((ram_read_write)(ram_rw))
			((ram_address)(ram_addr))
			((ram_data_input)(ram_din))
			((ram_data_output)(ram_dout))
			((datapath_operand)(dp_op))
			((datapath_operation)(dp_ot))
			((datapath_enabled)(dp_en))
			((datapath_result)(dp_res))
			((datapath_sign_bit_set)(dp_sbf))
			((datapath_zero_flag)(dp_zf))
			((datapath_stop)(dp_stop))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal rom_data_out ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_addr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal dp_op ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_stop ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462811710754 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 9 (tb_architecture 0 12 ))
	(_version v98)
	(_time 1462811710755 2016.05.09 19:35:10)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 77272276792020607623312c267075712171747172)
	(_entity
		(_time 1462811560863)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000047 55 469 0 testbench_for_microprocessor
(_configuration VHDL (testbench_for_microprocessor 0 62 (microprocessor_tb))
	(_version v98)
	(_time 1462811710758 2016.05.09 19:35:10)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 77267276752120607376652d2371227174717f7221)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . MicroProcessor Beh
			)
		)
	)
)
I 000058 55 2772          1462811755663 Stack_behavioural
(_unit VHDL (stack 0 8 (stack_behavioural 0 26 ))
	(_version v98)
	(_time 1462811755664 2016.05.09 19:35:55)
	(_source (\./src/Stack.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1b7e2b3e4b6b4f7e6eea3bab3e6e5e7e0e7e2e7b3)
	(_entity
		(_time 1462811560472)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in )(_event))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_entity (_out ))))
		(_type (_internal ram_data 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ram_t 0 28 (_array ram_data ((_to (i 0)(c 8))))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i 0))))))
		(_signal (_internal ram ram_t 0 31 (_architecture (_uni ))))
		(_signal (_internal read_data ram_data 0 32 (_architecture (_uni ))))
		(_signal (_internal write_data ram_data 0 33 (_architecture (_uni ))))
		(_process
			(HEAD_CONTROL(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)(1)(2)))))
			(SWRITE(_architecture 1 0 49 (_process (_simple)(_target(6))(_sensitivity(5)(8)(0))(_read(6)(1)(2)))))
			(SREAD(_architecture 2 0 60 (_process (_simple)(_target(7))(_sensitivity(5)(0))(_read(6)(1)(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Stack_behavioural 9 -1
	)
)
I 000049 55 3320          1462811755726 MRAM_Beh
(_unit VHDL (mram 0 5 (mram_beh 0 15 ))
	(_version v98)
	(_time 1462811755727 2016.05.09 19:35:55)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 20777525227775367074647b732621267426742722)
	(_entity
		(_time 1462811560535)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal byte 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 17 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 18 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal input byte 0 52 (_architecture (_uni ))))
		(_signal (_internal output byte 0 53 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_assignment (_simple)(_alias((input)(data_input)))(_target(6))(_sensitivity(3)))))
			(WRITE(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(6))(_monitor)(_read(5)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(7))(_sensitivity(2)(5))(_monitor))))
			(RDP(_architecture 3 0 68 (_process (_simple)(_target(4))(_sensitivity(1)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . MRAM_Beh 4 -1
	)
)
I 000055 55 7305          1462811755759 Controller_Beh
(_unit VHDL (controller 0 6 (controller_beh 0 30 ))
	(_version v98)
	(_time 1462811755760 2016.05.09 19:35:55)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f683d3a3f683e286f302d6538396c396c393a383d)
	(_entity
		(_time 1462811560569)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 idle fetch decode read store halt jump_if_not_sign_bit read_indirect load_indirect jump_if_zero dp_accept dp_wait (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 46 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_process
			(FSM(_architecture 0 0 54 (_process (_target(19))(_sensitivity(18)(0)(1)))))
			(COMB(_architecture 1 0 63 (_process (_simple)(_target(18))(_sensitivity(19)(22)(2)(17)))))
			(PSTOP(_architecture 2 0 125 (_process (_simple)(_target(3))(_sensitivity(19)))))
			(PMC(_architecture 3 0 134 (_process (_target(21))(_sensitivity(19)(0)(1)(21)(23)(15)(16))(_dssslsensitivity 3))))
			(line__149(_architecture 4 0 149 (_assignment (_simple)(_alias((rom_address)(IC)))(_target(5))(_sensitivity(21)))))
			(PROMREAD(_architecture 5 0 151 (_process (_simple)(_target(4))(_sensitivity(18)(19)))))
			(PROMDAT(_architecture 6 0 160 (_process (_simple)(_target(20))(_sensitivity(19)(1)(6)))))
			(PRORA(_architecture 7 0 169 (_process (_simple)(_target(22)(23))(_sensitivity(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_architecture 8 0 182 (_process (_simple)(_target(8))(_sensitivity(23))(_read(19)))))
			(PRAMREAD(_architecture 9 0 189 (_process (_simple)(_target(7))(_sensitivity(19)))))
			(PRAMDAR(_architecture 10 0 198 (_process (_simple)(_target(24))(_sensitivity(19))(_read(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((datapath_operand)(RD)))(_target(11))(_sensitivity(24)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((datapath_operation)(RO)))(_target(12))(_sensitivity(22)))))
			(pdpathen(_architecture 14 0 209 (_process (_simple)(_target(13))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSH_OP (. commands PUSH_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSHI_OP (. commands PUSHI_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 514 )
		(33686018 )
		(33686018 514 )
	)
	(_model . Controller_Beh 15 -1
	)
)
I 000053 55 7191          1462811755818 Datapath_Beh
(_unit VHDL (datapath 0 7 (datapath_beh 0 20 ))
	(_version v98)
	(_time 1462811755819 2016.05.09 19:35:55)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d2a787c282b2d6b2f2c6d272d7a797b757b797b7c)
	(_entity
		(_time 1462811560738)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Stack
			(_object
				(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 8)))))
				(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation USTACK 0 66 (_component Stack )
		(_generic
			((DATA_SIZE)((i 8)))
			((ADDRESS_SIZE)((i 8)))
		)
		(_port
			((clk)(clk))
			((enabled)(datapath_enabled))
			((read_write)(datapath_write_data_port))
			((write_data_port)(datapath_read_data_port))
			((read_data_port)(datapath_result))
		)
		(_use (_entity . Stack)
			(_generic
				((DATA_SIZE)((i 8)))
				((ADDRESS_SIZE)((i 8)))
			)
			(_port
				((clk)(clk))
				((enabled)(enabled))
				((read_write)(read_write))
				((write_data_port)(write_data_port))
				((read_data_port)(read_data_port))
			)
		)
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal states 0 40 (_enum1 idle pop_first pop_second add sub push mov_pop mov_push halt (_to (i 0)(i 8)))))
		(_signal (_internal next_state states 0 51 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal operation_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal first_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal second_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal dp_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal datapath_write_data_port ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal datapath_read_data_port ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal dp_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal dp_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((operand)(operation_parameter)))(_target(11))(_sensitivity(3)))))
			(FSM(_architecture 1 0 81 (_process (_target(9))(_sensitivity(8)(1)))))
			(COMB(_architecture 2 0 89 (_process (_simple)(_target(8))(_sensitivity(9)(0)(2)))))
			(PSTOP(_architecture 3 0 131 (_process (_simple)(_target(7))(_sensitivity(9)))))
			(STACKCTRL(_architecture 4 0 140 (_process (_simple)(_target(15)(16))(_sensitivity(8)(9)))))
			(OP1CTRL(_architecture 5 0 157 (_process (_target(12))(_sensitivity(9)(17)))))
			(OP2CTRL(_architecture 6 0 164 (_process (_target(13))(_sensitivity(9)(17)))))
			(OPRESULTCTRL(_architecture 7 0 171 (_process (_simple)(_target(10))(_sensitivity(9)(11)(12)(13))(_monitor))))
			(IRESCTRL(_architecture 8 0 182 (_process (_target(14))(_sensitivity(9)(12)))))
			(FLAGS(_architecture 9 0 189 (_process (_simple)(_target(19)(20))(_sensitivity(10)))))
			(line__204(_architecture 10 0 204 (_assignment (_simple)(_alias((datapath_read_data_port)(operation_result)))(_target(18))(_sensitivity(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((result)(dp_result)))(_target(4))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((sign_bit_flag)(dp_sign_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(19)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((zero_flag)(dp_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Beh 16 -1
	)
)
I 000044 55 9417          1462811755867 Beh
(_unit VHDL (microprocessor 0 5 (beh 0 14 ))
	(_version v98)
	(_time 1462811755868 2016.05.09 19:35:55)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code acfbf9fbf6fbfbbba6a8eaf7fdabaeaafaaaafaaa9)
	(_entity
		(_time 1462811556405)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_entity (_in ))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_entity (_in ))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_entity (_out ))))
			)
		)
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_entity (_out ))))
				(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((clk)(CLK))
			((read_write)(ram_rw))
			((address)(ram_addr))
			((data_input)(ram_din))
			((data_output)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 93 (_entity . MROM Beh_Stack)
		(_port
			((read_enabled)(rom_read_enabled))
			((address)(rom_address))
			((data_out)(rom_data_out))
		)
	)
	(_instantiation UDPATH 0 99 (_component Datapath )
		(_port
			((enabled)(dp_en))
			((clk)(CLK))
			((operation)(dp_ot))
			((operation_parameter)(dp_op))
			((result)(dp_res))
			((zero_flag)(dp_zf))
			((sign_bit_flag)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation UCTRL1 0 110 (_component Controller )
		(_port
			((clk)(CLK))
			((rst)(RST))
			((start)(Start))
			((Stop)(STOP))
			((rom_read_enabled)(rom_read_enabled))
			((rom_address)(rom_address))
			((rom_data_output)(rom_data_out))
			((ram_read_write)(ram_rw))
			((ram_address)(ram_addr))
			((ram_data_input)(ram_din))
			((ram_data_output)(ram_dout))
			((datapath_operand)(dp_op))
			((datapath_operation)(dp_ot))
			((datapath_enabled)(dp_en))
			((datapath_result)(dp_res))
			((datapath_sign_bit_set)(dp_sbf))
			((datapath_zero_flag)(dp_zf))
			((datapath_stop)(dp_stop))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal rom_data_out ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_addr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal dp_op ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_stop ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2133          1462811755882 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 9 (tb_architecture 0 12 ))
	(_version v98)
	(_time 1462811755883 2016.05.09 19:35:55)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bcebe9e8e6ebebabbde8fae7edbbbebaeababfbab9)
	(_entity
		(_time 1462811560863)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000047 55 469 0 testbench_for_microprocessor
(_configuration VHDL (testbench_for_microprocessor 0 62 (microprocessor_tb))
	(_version v98)
	(_time 1462811755886 2016.05.09 19:35:55)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bceab9e8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . MicroProcessor Beh
			)
		)
	)
)
V 000058 55 2772          1462811765316 Stack_behavioural
(_unit VHDL (stack 0 8 (stack_behavioural 0 26 ))
	(_version v98)
	(_time 1462811765317 2016.05.09 19:36:05)
	(_source (\./src/Stack.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 99cd9c9794cecc8f9e96dbc2cb9e9d9f989f9a9fcb)
	(_entity
		(_time 1462811560472)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 10 \8\ (_entity ((i 8)))))
		(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in )(_event))))
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~122 0 22 (_entity (_out ))))
		(_type (_internal ram_data 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_type (_internal ram_t 0 28 (_array ram_data ((_to (i 0)(c 8))))))
		(_signal (_internal head ~extSTD.STANDARD.INTEGER 0 30 (_architecture (_uni ((i 0))))))
		(_signal (_internal ram ram_t 0 31 (_architecture (_uni ))))
		(_signal (_internal read_data ram_data 0 32 (_architecture (_uni ))))
		(_signal (_internal write_data ram_data 0 33 (_architecture (_uni ))))
		(_process
			(HEAD_CONTROL(_architecture 0 0 36 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)(1)(2)))))
			(SWRITE(_architecture 1 0 49 (_process (_simple)(_target(6))(_sensitivity(5)(8)(0))(_read(6)(1)(2)))))
			(SREAD(_architecture 2 0 60 (_process (_simple)(_target(7))(_sensitivity(5)(0))(_read(6)(1)(2)))))
			(line__71(_architecture 3 0 71 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
			(line__72(_architecture 4 0 72 (_assignment (_simple)(_target(4))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . Stack_behavioural 9 -1
	)
)
V 000049 55 3320          1462811765394 MRAM_Beh
(_unit VHDL (mram 0 5 (mram_beh 0 15 ))
	(_version v98)
	(_time 1462811765395 2016.05.09 19:36:05)
	(_source (\./src/MRAM.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8bdbabae2bfbdfeb8bcacb3bbeee9eebceebcefea)
	(_entity
		(_time 1462811560535)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 11 (_entity (_out ))))
		(_type (_internal byte 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal tRAM 0 17 (_array byte ((_to (i 0)(i 63))))))
		(_signal (_internal RAM tRAM 0 18 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(_others((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
		(_signal (_internal input byte 0 52 (_architecture (_uni ))))
		(_signal (_internal output byte 0 53 (_architecture (_uni ))))
		(_process
			(line__55(_architecture 0 0 55 (_assignment (_simple)(_alias((input)(data_input)))(_target(6))(_sensitivity(3)))))
			(WRITE(_architecture 1 0 57 (_process (_simple)(_target(5))(_sensitivity(0)(1)(2)(6))(_monitor)(_read(5)))))
			(line__66(_architecture 2 0 66 (_assignment (_simple)(_target(7))(_sensitivity(2)(5))(_monitor))))
			(RDP(_architecture 3 0 68 (_process (_simple)(_target(4))(_sensitivity(1)(5)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . MRAM_Beh 4 -1
	)
)
V 000055 55 7305          1462811765443 Controller_Beh
(_unit VHDL (controller 0 6 (controller_beh 0 30 ))
	(_version v98)
	(_time 1462811765444 2016.05.09 19:36:05)
	(_source (\./src/Controller.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 16431211464117014619044c111045104510131114)
	(_entity
		(_time 1462811560569)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~124 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~126 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 21 (_entity (_out ))))
		(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~128 0 23 (_entity (_in ))))
		(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_type (_internal states 0 31 (_enum1 idle fetch decode read store halt jump_if_not_sign_bit read_indirect load_indirect jump_if_zero dp_accept dp_wait (_to (i 0)(i 11)))))
		(_signal (_internal next_state states 0 46 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal RI ~STD_LOGIC_VECTOR{9~downto~0}~13 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal IC ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal RO ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50 (_architecture (_uni ))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{5~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal RD ~STD_LOGIC_VECTOR{7~downto~0}~13 0 52 (_architecture (_uni ))))
		(_process
			(FSM(_architecture 0 0 54 (_process (_target(19))(_sensitivity(18)(0)(1)))))
			(COMB(_architecture 1 0 63 (_process (_simple)(_target(18))(_sensitivity(19)(22)(2)(17)))))
			(PSTOP(_architecture 2 0 125 (_process (_simple)(_target(3))(_sensitivity(19)))))
			(PMC(_architecture 3 0 134 (_process (_target(21))(_sensitivity(19)(0)(1)(21)(23)(15)(16))(_dssslsensitivity 3))))
			(line__149(_architecture 4 0 149 (_assignment (_simple)(_alias((rom_address)(IC)))(_target(5))(_sensitivity(21)))))
			(PROMREAD(_architecture 5 0 151 (_process (_simple)(_target(4))(_sensitivity(18)(19)))))
			(PROMDAT(_architecture 6 0 160 (_process (_simple)(_target(20))(_sensitivity(19)(1)(6)))))
			(PRORA(_architecture 7 0 169 (_process (_simple)(_target(22)(23))(_sensitivity(18)(20)(1))(_read(24(d_5_0))))))
			(PRAMST(_architecture 8 0 182 (_process (_simple)(_target(8))(_sensitivity(23))(_read(19)))))
			(PRAMREAD(_architecture 9 0 189 (_process (_simple)(_target(7))(_sensitivity(19)))))
			(PRAMDAR(_architecture 10 0 198 (_process (_simple)(_target(24))(_sensitivity(19))(_read(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((ram_data_input)(datapath_result)))(_target(9))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((datapath_operand)(RD)))(_target(11))(_sensitivity(24)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((datapath_operation)(RO)))(_target(12))(_sensitivity(22)))))
			(pdpathen(_architecture 14 0 209 (_process (_simple)(_target(13))(_sensitivity(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.HALT_OP (. commands HALT_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JZ_OP (. commands JZ_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.JNSB_OP (. commands JNSB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSH_OP (. commands PUSH_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSHI_OP (. commands PUSHI_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 514 )
		(33686018 33686018 514 )
		(33686018 )
		(33686018 514 )
	)
	(_model . Controller_Beh 15 -1
	)
)
V 000050 55 3135          1462811765519 Beh_Stack
(_unit VHDL (mrom 0 6 (beh_stack 0 14 ))
	(_version v98)
	(_time 1462811765520 2016.05.09 19:36:05)
	(_source (\./src/MROM.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 65303664623267733261213e366333633163316267)
	(_entity
		(_time 1462811560644)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal data_out ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ram_address 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal instrunction_t 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ROM_t 0 18 (_array instrunction_t ((_to (i 0)(i 63))))))
		(_constant (_internal I_ADDR_MAX ram_address 0 20 (_architecture (_string \"000101"\))))
		(_constant (_internal J_ADDR_MAX ram_address 0 21 (_architecture (_string \"000110"\))))
		(_constant (_internal I_ADDR ram_address 0 22 (_architecture (_string \"000111"\))))
		(_constant (_internal J_ADDR ram_address 0 23 (_architecture (_string \"001000"\))))
		(_constant (_internal ONE_ADDR ram_address 0 25 (_architecture (_string \"001001"\))))
		(_constant (_internal ZERO_ADDR ram_address 0 26 (_architecture (_string \"001010"\))))
		(_constant (_internal TEMP_1_ADDR ram_address 0 28 (_architecture (_string \"001011"\))))
		(_constant (_internal TEMP_2_ADDR ram_address 0 29 (_architecture (_string \"001100"\))))
		(_constant (_internal TEMP_3_ADDR ram_address 0 30 (_architecture (_string \"001101"\))))
		(_constant (_internal Z_ADDR ram_address 0 32 (_architecture (_string \"111111"\))))
		(_constant (_internal ROM ROM_t 0 34 (_architecture (_code 2))))
		(_signal (_internal data instrunction_t 0 39 (_architecture (_uni ))))
		(_process
			(line__41(_architecture 0 0 41 (_assignment (_simple)(_target(3))(_sensitivity(1))(_monitor))))
			(zbufs(_architecture 1 0 43 (_process (_simple)(_target(2))(_sensitivity(3)(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.PUSH_OP (. commands PUSH_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.HALT_OP (. commands HALT_OP)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 1028 )
		(33686018 514 )
		(33686018 770 )
	)
	(_model . Beh_Stack 3 -1
	)
)
V 000053 55 7191          1462811765566 Datapath_Beh
(_unit VHDL (datapath 0 7 (datapath_beh 0 20 ))
	(_version v98)
	(_time 1462811765567 2016.05.09 19:36:05)
	(_source (\./src/Datapath.vhd\))
	(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 93c6909c91c5c385c1c283c9c39497959b95979592)
	(_entity
		(_time 1462811560738)
		(_use (.(commands))(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(Stack
			(_object
				(_generic (_internal DATA_SIZE ~extSTD.STANDARD.INTEGER 0 23 (_entity -1 ((i 8)))))
				(_generic (_internal ADDRESS_SIZE ~extSTD.STANDARD.INTEGER 0 24 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 14 )(i 0))))))
				(_port (_internal write_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~13 0 34 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
				(_port (_internal read_data_port ~STD_LOGIC_VECTOR{DATA_SIZE-1~downto~0}~132 0 35 (_entity (_out ))))
			)
		)
	)
	(_instantiation USTACK 0 66 (_component Stack )
		(_generic
			((DATA_SIZE)((i 8)))
			((ADDRESS_SIZE)((i 8)))
		)
		(_port
			((clk)(clk))
			((enabled)(datapath_enabled))
			((read_write)(datapath_write_data_port))
			((write_data_port)(datapath_read_data_port))
			((read_data_port)(datapath_result))
		)
		(_use (_entity . Stack)
			(_generic
				((DATA_SIZE)((i 8)))
				((ADDRESS_SIZE)((i 8)))
			)
			(_port
				((clk)(clk))
				((enabled)(enabled))
				((read_write)(read_write))
				((write_data_port)(write_data_port))
				((read_data_port)(read_data_port))
			)
		)
	)
	(_object
		(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal states 0 40 (_enum1 idle pop_first pop_second add sub push mov_pop mov_push halt (_to (i 0)(i 8)))))
		(_signal (_internal next_state states 0 51 (_architecture (_uni ))))
		(_signal (_internal current_state states 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal operation_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 53 (_architecture (_uni ))))
		(_signal (_internal operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal first_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal second_operand ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal dp_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal datapath_write_data_port ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal datapath_read_data_port ~STD_LOGIC_VECTOR{7~downto~0}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal dp_sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal dp_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_assignment (_simple)(_alias((operand)(operation_parameter)))(_target(11))(_sensitivity(3)))))
			(FSM(_architecture 1 0 81 (_process (_target(9))(_sensitivity(8)(1)))))
			(COMB(_architecture 2 0 89 (_process (_simple)(_target(8))(_sensitivity(9)(0)(2)))))
			(PSTOP(_architecture 3 0 131 (_process (_simple)(_target(7))(_sensitivity(9)))))
			(STACKCTRL(_architecture 4 0 140 (_process (_simple)(_target(15)(16))(_sensitivity(8)(9)))))
			(OP1CTRL(_architecture 5 0 157 (_process (_target(12))(_sensitivity(9)(17)))))
			(OP2CTRL(_architecture 6 0 164 (_process (_target(13))(_sensitivity(9)(17)))))
			(OPRESULTCTRL(_architecture 7 0 171 (_process (_simple)(_target(10))(_sensitivity(9)(11)(12)(13))(_monitor))))
			(IRESCTRL(_architecture 8 0 182 (_process (_target(14))(_sensitivity(9)(12)))))
			(FLAGS(_architecture 9 0 189 (_process (_simple)(_target(19)(20))(_sensitivity(10)))))
			(line__204(_architecture 10 0 204 (_assignment (_simple)(_alias((datapath_read_data_port)(operation_result)))(_target(18))(_sensitivity(10)))))
			(line__205(_architecture 11 0 205 (_assignment (_simple)(_alias((result)(dp_result)))(_target(4))(_sensitivity(14)))))
			(line__206(_architecture 12 0 206 (_assignment (_simple)(_alias((sign_bit_flag)(dp_sign_bit_flag)))(_simpleassign BUF)(_target(6))(_sensitivity(19)))))
			(line__207(_architecture 13 0 207 (_assignment (_simple)(_alias((zero_flag)(dp_zero_flag)))(_simpleassign BUF)(_target(5))(_sensitivity(20)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extmpfsm_stack_sorting_design.commands.op_code (. commands op_code)))
		(_variable (_external mpfsm_stack_sorting_design.commands.ADD_OP (. commands ADD_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.SUB_OP (. commands SUB_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POP_OP (. commands POP_OP)))
		(_variable (_external mpfsm_stack_sorting_design.commands.POPI_OP (. commands POPI_OP)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . Datapath_Beh 16 -1
	)
)
V 000044 55 9417          1462811765629 Beh
(_unit VHDL (microprocessor 0 5 (beh 0 14 ))
	(_version v98)
	(_time 1462811765630 2016.05.09 19:36:05)
	(_source (\./src/MicroProcessor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d2878180d98585c5d8d6948983d5d0d484d4d1d4d7)
	(_entity
		(_time 1462811556405)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_component
		(MRAM
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal read_write ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_entity (_in ))))
				(_port (_internal data_input ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_entity (_in ))))
				(_port (_internal data_output ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_entity (_out ))))
			)
		)
		(Datapath
			(_object
				(_port (_internal enabled ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal operation ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_entity (_in ))))
				(_port (_internal operation_parameter ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_entity (_in ))))
				(_port (_internal result ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_entity (_out ))))
				(_port (_internal zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
				(_port (_internal sign_bit_flag ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
		(Controller
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_in ))))
				(_port (_internal Stop ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_entity (_out ))))
				(_port (_internal rom_data_output ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_entity (_in ))))
				(_port (_internal ram_read_write ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
				(_port (_internal ram_address ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_entity (_out ))))
				(_port (_internal ram_data_input ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_entity (_out ))))
				(_port (_internal ram_data_output ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_entity (_in ))))
				(_port (_internal datapath_operand ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_entity (_out ))))
				(_port (_internal datapath_operation ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_entity (_out ))))
				(_port (_internal datapath_enabled ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_out ))))
				(_port (_internal datapath_result ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_entity (_in ))))
				(_port (_internal datapath_sign_bit_set ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal datapath_zero_flag ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal datapath_stop ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
			)
		)
	)
	(_instantiation UMRAM 0 85 (_component MRAM )
		(_port
			((clk)(CLK))
			((read_write)(ram_rw))
			((address)(ram_addr))
			((data_input)(ram_din))
			((data_output)(ram_dout))
		)
		(_use (_entity . MRAM)
		)
	)
	(_instantiation UMROM 0 93 (_entity . MROM Beh_Stack)
		(_port
			((read_enabled)(rom_read_enabled))
			((address)(rom_address))
			((data_out)(rom_data_out))
		)
	)
	(_instantiation UDPATH 0 99 (_component Datapath )
		(_port
			((enabled)(dp_en))
			((clk)(CLK))
			((operation)(dp_ot))
			((operation_parameter)(dp_op))
			((result)(dp_res))
			((zero_flag)(dp_zf))
			((sign_bit_flag)(dp_sbf))
			((Stop)(dp_stop))
		)
		(_use (_entity . Datapath)
		)
	)
	(_instantiation UCTRL1 0 110 (_component Controller )
		(_port
			((clk)(CLK))
			((rst)(RST))
			((start)(Start))
			((Stop)(STOP))
			((rom_read_enabled)(rom_read_enabled))
			((rom_address)(rom_address))
			((rom_data_output)(rom_data_out))
			((ram_read_write)(ram_rw))
			((ram_address)(ram_addr))
			((ram_data_input)(ram_din))
			((ram_data_output)(ram_dout))
			((datapath_operand)(dp_op))
			((datapath_operation)(dp_ot))
			((datapath_enabled)(dp_en))
			((datapath_result)(dp_res))
			((datapath_sign_bit_set)(dp_sbf))
			((datapath_zero_flag)(dp_zf))
			((datapath_stop)(dp_stop))
		)
		(_use (_entity . Controller)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal rom_read_enabled ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom_address ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal rom_data_out ~STD_LOGIC_VECTOR{9~downto~0}~1328 0 72 (_architecture (_uni ))))
		(_signal (_internal ram_rw ~extieee.std_logic_1164.STD_LOGIC 0 73 (_architecture (_uni ))))
		(_signal (_internal ram_addr ~STD_LOGIC_VECTOR{5~downto~0}~1326 0 74 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal ram_din ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 75 (_architecture (_uni ))))
		(_signal (_internal ram_dout ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 76 (_architecture (_uni ))))
		(_signal (_internal dp_op ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 77 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal dp_ot ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 78 (_architecture (_uni ))))
		(_signal (_internal dp_en ~extieee.std_logic_1164.STD_LOGIC 0 79 (_architecture (_uni ))))
		(_signal (_internal dp_res ~STD_LOGIC_VECTOR{7~downto~0}~1330 0 80 (_architecture (_uni ))))
		(_signal (_internal dp_zf ~extieee.std_logic_1164.STD_LOGIC 0 81 (_architecture (_uni ))))
		(_signal (_internal dp_sbf ~extieee.std_logic_1164.STD_LOGIC 0 82 (_architecture (_uni ))))
		(_signal (_internal dp_stop ~extieee.std_logic_1164.STD_LOGIC 0 83 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000056 55 2133          1462811765635 TB_ARCHITECTURE
(_unit VHDL (microprocessor_tb 0 9 (tb_architecture 0 12 ))
	(_version v98)
	(_time 1462811765636 2016.05.09 19:36:05)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d2878180d98585c5d386948983d5d0d484d4d1d4d7)
	(_entity
		(_time 1462811560863)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(MicroProcessor
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component MicroProcessor )
		(_port
			((clk)(clk))
			((rst)(rst))
			((start)(start))
			((stop)(stop))
		)
		(_use (_entity . MicroProcessor)
		)
	)
	(_object
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ((i 2))))))
		(_signal (_internal rst ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ((i 2))))))
		(_signal (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ((i 2))))))
		(_signal (_internal stop ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ((i 2))))))
		(_constant (_internal CLK_PERIOD ~extSTD.STANDARD.TIME 0 28 (_architecture ((ns 4621819117588971520)))))
		(_process
			(CLK_P(_architecture 0 0 42 (_process (_wait_for)(_target(0)))))
			(MAIN_P(_architecture 1 0 50 (_process (_wait_for)(_target(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000047 55 469 0 testbench_for_microprocessor
(_configuration VHDL (testbench_for_microprocessor 0 62 (microprocessor_tb))
	(_version v98)
	(_time 1462811765642 2016.05.09 19:36:05)
	(_source (\./src/TestBench/microprocessor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e2b6e1b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . MicroProcessor Beh
			)
		)
	)
)
