#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a0733c78d70 .scope module, "tb" "tb" 2 2;
 .timescale -9 -11;
P_0x5a0733c789b0 .param/l "ADD_WIDTH" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x5a0733c789f0 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000010000>;
P_0x5a0733c78a30 .param/l "FIFO_SIZE" 0 2 8, +C4<00000000000000000000000000001010>;
P_0x5a0733c78a70 .param/l "IFM_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
P_0x5a0733c78ab0 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x5a0733c78af0 .param/l "WEIGHT_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x5a0733cde510_0 .var "clk1", 0 0;
v0x5a0733cde5d0_0 .var "clk2", 0 0;
v0x5a0733cde690_0 .var "cnt", 8 0;
v0x5a0733cde730_0 .net "data_out", 15 0, L_0x5a0733cf0620;  1 drivers
v0x5a0733cde7f0_0 .var "ifm", 7 0;
v0x5a0733cde950_0 .var "rd_clr", 0 0;
v0x5a0733cde9f0_0 .var "rd_en", 2 0;
v0x5a0733cdeab0_0 .var "rst_n", 0 0;
v0x5a0733cdeb50_0 .var "set_ifm", 0 0;
v0x5a0733cdec80_0 .var "set_reg_pe", 0 0;
v0x5a0733cded20_0 .var "set_wgt", 0 0;
v0x5a0733cdedc0_0 .var "wgt", 71 0;
v0x5a0733cdee60_0 .var "wr_clr", 0 0;
v0x5a0733cdef90_0 .var "wr_en", 2 0;
E_0x5a0733c0e8e0/0 .event negedge, v0x5a0733cc3c50_0;
E_0x5a0733c0e8e0/1 .event posedge, v0x5a0733c77da0_0;
E_0x5a0733c0e8e0 .event/or E_0x5a0733c0e8e0/0, E_0x5a0733c0e8e0/1;
E_0x5a0733c0ed00 .event edge, v0x5a0733c782f0_0;
S_0x5a0733c75930 .scope module, "top_module" "TOP" 2 42, 3 1 0, S_0x5a0733c78d70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 1 "set_reg";
    .port_info 4 /INPUT 1 "set_wgt";
    .port_info 5 /INPUT 1 "set_ifm";
    .port_info 6 /INPUT 1 "rd_clr";
    .port_info 7 /INPUT 1 "wr_clr";
    .port_info 8 /INPUT 3 "wr_en";
    .port_info 9 /INPUT 3 "rd_en";
    .port_info 10 /INPUT 8 "ifm";
    .port_info 11 /INPUT 72 "wgt";
    .port_info 12 /OUTPUT 16 "data_output";
P_0x5a0733c78f00 .param/l "DATA_WIDTH" 0 3 1, +C4<00000000000000000000000000010000>;
P_0x5a0733c78f40 .param/l "FIFO_SIZE" 0 3 1, +C4<00000000000000000000000000001010>;
P_0x5a0733c78f80 .param/l "IFM_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0x5a0733c78fc0 .param/l "INDEX_WIDTH" 0 3 1, +C4<00000000000000000000000000000100>;
P_0x5a0733c79000 .param/l "KERNEL_SIZE" 0 3 1, +C4<00000000000000000000000000000011>;
P_0x5a0733c79040 .param/l "WEIGHT_WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0x5a0733cdd0a0_0 .net "clk1", 0 0, v0x5a0733cde510_0;  1 drivers
v0x5a0733cdd160_0 .net "clk2", 0 0, v0x5a0733cde5d0_0;  1 drivers
v0x5a0733cdd220_0 .net "data_output", 15 0, L_0x5a0733cf0620;  alias, 1 drivers
v0x5a0733cdd2f0_0 .net "ifm", 7 0, v0x5a0733cde7f0_0;  1 drivers
v0x5a0733cdd3c0_0 .net "ifm_wire", 7 0, L_0x5a0733cf09e0;  1 drivers
L_0x7832a5932138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a0733cdd4b0 .array "psum", 11 0;
v0x5a0733cdd4b0_0 .net v0x5a0733cdd4b0 0, 15 0, L_0x7832a5932138; 1 drivers
v0x5a0733cdd4b0_1 .net v0x5a0733cdd4b0 1, 15 0, L_0x5a0733c76a20; 1 drivers
v0x5a0733cdd4b0_2 .net v0x5a0733cdd4b0 2, 15 0, L_0x5a0733c75be0; 1 drivers
v0x5a0733cdd4b0_3 .net v0x5a0733cdd4b0 3, 15 0, L_0x5a0733cdf140; 1 drivers
v0x5a0733cdd4b0_4 .net v0x5a0733cdd4b0 4, 15 0, L_0x5a0733cdfb50; 1 drivers
v0x5a0733cdd4b0_5 .net v0x5a0733cdd4b0 5, 15 0, L_0x5a0733cdf2d0; 1 drivers
v0x5a0733cdd4b0_6 .net v0x5a0733cdd4b0 6, 15 0, L_0x5a0733cdf460; 1 drivers
v0x5a0733cdd4b0_7 .net v0x5a0733cdd4b0 7, 15 0, L_0x5a0733cdf5f0; 1 drivers
v0x5a0733cdd4b0_8 .net v0x5a0733cdd4b0 8, 15 0, L_0x5a0733cdfdc0; 1 drivers
v0x5a0733cdd4b0_9 .net v0x5a0733cdd4b0 9, 15 0, L_0x5a0733cdf780; 1 drivers
v0x5a0733cdd4b0_10 .net v0x5a0733cdd4b0 10, 15 0, L_0x5a0733cdf910; 1 drivers
v0x5a0733cdd4b0_11 .net v0x5a0733cdd4b0 11, 15 0, L_0x5a0733cdfaa0; 1 drivers
v0x5a0733cdd8c0_0 .net "rd_clr", 0 0, v0x5a0733cde950_0;  1 drivers
v0x5a0733cdd960_0 .net "rd_en", 2 0, v0x5a0733cde9f0_0;  1 drivers
v0x5a0733cdda20_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  1 drivers
v0x5a0733cddac0_0 .net "set_ifm", 0 0, v0x5a0733cdeb50_0;  1 drivers
v0x5a0733cddb60_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  1 drivers
v0x5a0733cddc00_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  1 drivers
v0x5a0733cddca0 .array "weight", 0 8, 7 0;
v0x5a0733cddd40_0 .net "wgt", 71 0, v0x5a0733cdedc0_0;  1 drivers
v0x5a0733cddde0 .array "wgt_wire", 0 8;
v0x5a0733cddde0_0 .net v0x5a0733cddde0 0, 7 0, L_0x5a0733cdffa0; 1 drivers
v0x5a0733cddde0_1 .net v0x5a0733cddde0 1, 7 0, L_0x5a0733ce0010; 1 drivers
v0x5a0733cddde0_2 .net v0x5a0733cddde0 2, 7 0, L_0x5a0733ce00b0; 1 drivers
v0x5a0733cddde0_3 .net v0x5a0733cddde0 3, 7 0, L_0x5a0733ce0150; 1 drivers
v0x5a0733cddde0_4 .net v0x5a0733cddde0 4, 7 0, L_0x5a0733ce01f0; 1 drivers
v0x5a0733cddde0_5 .net v0x5a0733cddde0 5, 7 0, L_0x5a0733ce0290; 1 drivers
v0x5a0733cddde0_6 .net v0x5a0733cddde0 6, 7 0, L_0x5a0733ce0330; 1 drivers
v0x5a0733cddde0_7 .net v0x5a0733cddde0 7, 7 0, L_0x5a0733ce03d0; 1 drivers
v0x5a0733cddde0_8 .net v0x5a0733cddde0 8, 7 0, L_0x5a0733ce0490; 1 drivers
v0x5a0733cde1a0_0 .net "wr_clr", 0 0, v0x5a0733cdee60_0;  1 drivers
v0x5a0733cde240_0 .net "wr_en", 2 0, v0x5a0733cdef90_0;  1 drivers
L_0x5a0733cdfbe0 .part v0x5a0733cdef90_0, 0, 1;
L_0x5a0733cdfcd0 .part v0x5a0733cde9f0_0, 0, 1;
L_0x5a0733cdfe30 .part v0x5a0733cdef90_0, 1, 1;
L_0x5a0733cdfed0 .part v0x5a0733cde9f0_0, 1, 1;
L_0x5a0733cf06e0 .part v0x5a0733cdef90_0, 2, 1;
L_0x5a0733cf0840 .part v0x5a0733cde9f0_0, 2, 1;
S_0x5a0733c75d30 .scope module, "fifo_end" "FIFO_ASYNCH" 3 71, 4 1 0, S_0x5a0733c75930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rd_clr";
    .port_info 3 /INPUT 1 "wr_clr";
    .port_info 4 /INPUT 1 "rd_inc";
    .port_info 5 /INPUT 1 "wr_inc";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /INPUT 16 "data_in_fifo";
    .port_info 9 /OUTPUT 16 "data_out_fifo";
    .port_info 10 /NODIR 0 "";
P_0x5a0733bd6a20 .param/l "ADD_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x5a0733bd6a60 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bd6aa0 .param/l "FIFO_SIZE" 0 4 1, +C4<00000000000000000000000000001010>;
L_0x5a0733cf0620 .functor BUFZ 16, v0x5a0733c76d90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733c782f0_0 .net "clk1", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733c77da0_0 .net "clk2", 0 0, v0x5a0733cde5d0_0;  alias, 1 drivers
v0x5a0733c77870_0 .net "data_in_fifo", 15 0, L_0x5a0733cdfaa0;  alias, 1 drivers
v0x5a0733c772c0_0 .net "data_out_fifo", 15 0, L_0x5a0733cf0620;  alias, 1 drivers
v0x5a0733c76d90_0 .var "data_read", 15 0;
v0x5a0733c76800 .array "fifo_data", 0 9, 15 0;
v0x5a0733c76090_0 .net "rd_clr", 0 0, v0x5a0733cde950_0;  alias, 1 drivers
v0x5a0733cc0900_0 .net "rd_en", 0 0, L_0x5a0733cf0840;  1 drivers
L_0x7832a5932180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0733cc09c0_0 .net "rd_inc", 0 0, L_0x7832a5932180;  1 drivers
v0x5a0733cc0a80_0 .var "rd_ptr", 3 0;
v0x5a0733cc0b60_0 .var "reg_re", 0 0;
v0x5a0733cc0c20_0 .var "reg_we", 0 0;
v0x5a0733cc0ce0_0 .net "wr_clr", 0 0, v0x5a0733cdee60_0;  alias, 1 drivers
v0x5a0733cc0da0_0 .net "wr_en", 0 0, L_0x5a0733cf06e0;  1 drivers
L_0x7832a59321c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0733cc0e60_0 .net "wr_inc", 0 0, L_0x7832a59321c8;  1 drivers
v0x5a0733cc0f20_0 .var "wr_ptr", 3 0;
E_0x5a0733c0eba0 .event posedge, v0x5a0733cc0ce0_0, v0x5a0733c77da0_0;
E_0x5a0733c103b0 .event posedge, v0x5a0733c76090_0, v0x5a0733c782f0_0;
E_0x5a0733bf8df0 .event edge, v0x5a0733cc0da0_0, v0x5a0733cc0900_0;
S_0x5a0733c75f00 .scope generate, "genblk1[0]" "genblk1[0]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc11e0 .param/l "i" 0 3 24, +C4<00>;
E_0x5a0733cb1a40 .event edge, v0x5a0733cddd40_0;
S_0x5a0733cc12c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc14c0 .param/l "i" 0 3 24, +C4<01>;
S_0x5a0733cc1580 .scope generate, "genblk1[2]" "genblk1[2]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc1760 .param/l "i" 0 3 24, +C4<010>;
S_0x5a0733cc1840 .scope generate, "genblk1[3]" "genblk1[3]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc1a70 .param/l "i" 0 3 24, +C4<011>;
S_0x5a0733cc1b50 .scope generate, "genblk1[4]" "genblk1[4]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc1d30 .param/l "i" 0 3 24, +C4<0100>;
S_0x5a0733cc1e10 .scope generate, "genblk1[5]" "genblk1[5]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc1ff0 .param/l "i" 0 3 24, +C4<0101>;
S_0x5a0733cc20d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc22b0 .param/l "i" 0 3 24, +C4<0110>;
S_0x5a0733cc2390 .scope generate, "genblk1[7]" "genblk1[7]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc1a20 .param/l "i" 0 3 24, +C4<0111>;
S_0x5a0733cc2600 .scope generate, "genblk1[8]" "genblk1[8]" 3 24, 3 24 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc27e0 .param/l "i" 0 3 24, +C4<01000>;
S_0x5a0733cc28c0 .scope generate, "genblk2[0]" "genblk2[0]" 3 37, 3 37 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc2aa0 .param/l "arr_i" 0 3 37, +C4<00>;
S_0x5a0733cc2b80 .scope generate, "genblk3[0]" "genblk3[0]" 3 38, 3 38 0, S_0x5a0733cc28c0;
 .timescale -9 -11;
P_0x5a0733cc2d80 .param/l "arr_j" 0 3 38, +C4<00>;
S_0x5a0733cc2e60 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733cc2b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733bfbea0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bfbee0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733bfbf20 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bfbf60 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733c76a20 .functor BUFZ 16, v0x5a0733cc3890_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cc3e70_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc3f80_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cc4060_0 .var/s "psum", 15 0;
v0x5a0733cc4100_0 .net/s "psum_in", 15 0, L_0x7832a5932138;  alias, 1 drivers
v0x5a0733cc41c0_0 .net/s "psum_out", 15 0, L_0x5a0733c76a20;  alias, 1 drivers
v0x5a0733cc42f0_0 .net/s "psum_out_wire", 15 0, v0x5a0733cc3890_0;  1 drivers
v0x5a0733cc43b0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc4480_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733cc4550_0 .net/s "wgt", 7 0, L_0x5a0733cdffa0;  alias, 1 drivers
E_0x5a0733cc3300 .event edge, v0x5a0733cc4100_0, v0x5a0733cc4550_0, v0x5a0733cc3f80_0;
S_0x5a0733cc3380 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733cc2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cc3580 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cc37a0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc3890_0 .var/s "internal_data", 15 0;
v0x5a0733cc3950_0 .var/s "internal_signal", 15 0;
v0x5a0733cc3a40_0 .net/s "reg_in", 15 0, v0x5a0733cc4060_0;  1 drivers
v0x5a0733cc3b20_0 .net/s "reg_out", 15 0, v0x5a0733cc3890_0;  alias, 1 drivers
v0x5a0733cc3c50_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc3d10_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cc36c0 .event edge, v0x5a0733cc3d10_0, v0x5a0733cc3a40_0, v0x5a0733cc3890_0;
E_0x5a0733cc3740/0 .event negedge, v0x5a0733cc3c50_0;
E_0x5a0733cc3740/1 .event posedge, v0x5a0733c782f0_0;
E_0x5a0733cc3740 .event/or E_0x5a0733cc3740/0, E_0x5a0733cc3740/1;
S_0x5a0733cc46f0 .scope generate, "genblk3[1]" "genblk3[1]" 3 38, 3 38 0, S_0x5a0733cc28c0;
 .timescale -9 -11;
P_0x5a0733cc48c0 .param/l "arr_j" 0 3 38, +C4<01>;
S_0x5a0733cc4980 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733cc46f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733bfbc30 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bfbc70 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733bfbcb0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bfbcf0 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733c75be0 .functor BUFZ 16, v0x5a0733cc5400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cc5a60_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc5b20_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cc5be0_0 .var/s "psum", 15 0;
v0x5a0733cc5c80_0 .net/s "psum_in", 15 0, L_0x5a0733c76a20;  alias, 1 drivers
v0x5a0733cc5d50_0 .net/s "psum_out", 15 0, L_0x5a0733c75be0;  alias, 1 drivers
v0x5a0733cc5df0_0 .net/s "psum_out_wire", 15 0, v0x5a0733cc5400_0;  1 drivers
v0x5a0733cc5eb0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc5f50_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733cc5ff0_0 .net/s "wgt", 7 0, L_0x5a0733ce0010;  alias, 1 drivers
E_0x5a0733cc4ea0 .event edge, v0x5a0733cc41c0_0, v0x5a0733cc5ff0_0, v0x5a0733cc3f80_0;
S_0x5a0733cc4f20 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733cc4980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cc5120 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cc5340_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc5400_0 .var/s "internal_data", 15 0;
v0x5a0733cc54e0_0 .var/s "internal_signal", 15 0;
v0x5a0733cc55d0_0 .net/s "reg_in", 15 0, v0x5a0733cc5be0_0;  1 drivers
v0x5a0733cc56b0_0 .net/s "reg_out", 15 0, v0x5a0733cc5400_0;  alias, 1 drivers
v0x5a0733cc57e0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc58d0_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cc52c0 .event edge, v0x5a0733cc3d10_0, v0x5a0733cc55d0_0, v0x5a0733cc5400_0;
S_0x5a0733cc6260 .scope generate, "genblk3[2]" "genblk3[2]" 3 38, 3 38 0, S_0x5a0733cc28c0;
 .timescale -9 -11;
P_0x5a0733cc6440 .param/l "arr_j" 0 3 38, +C4<010>;
S_0x5a0733cc6500 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733cc6260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733bfbfb0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bfbff0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733bfc030 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733bfc070 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdf140 .functor BUFZ 16, v0x5a0733cc6f80_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cc75d0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc7690_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cc7750_0 .var/s "psum", 15 0;
v0x5a0733cc77f0_0 .net/s "psum_in", 15 0, L_0x5a0733c75be0;  alias, 1 drivers
v0x5a0733cc78c0_0 .net/s "psum_out", 15 0, L_0x5a0733cdf140;  alias, 1 drivers
v0x5a0733cc7980_0 .net/s "psum_out_wire", 15 0, v0x5a0733cc6f80_0;  1 drivers
v0x5a0733cc7a40_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc7ae0_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733cc7b80_0 .net/s "wgt", 7 0, L_0x5a0733ce00b0;  alias, 1 drivers
E_0x5a0733cc6a20 .event edge, v0x5a0733cc5d50_0, v0x5a0733cc7b80_0, v0x5a0733cc3f80_0;
S_0x5a0733cc6aa0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733cc6500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cc6ca0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cc6ec0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc6f80_0 .var/s "internal_data", 15 0;
v0x5a0733cc7060_0 .var/s "internal_signal", 15 0;
v0x5a0733cc7150_0 .net/s "reg_in", 15 0, v0x5a0733cc7750_0;  1 drivers
v0x5a0733cc7230_0 .net/s "reg_out", 15 0, v0x5a0733cc6f80_0;  alias, 1 drivers
v0x5a0733cc7360_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc7400_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cc6e40 .event edge, v0x5a0733cc3d10_0, v0x5a0733cc7150_0, v0x5a0733cc6f80_0;
S_0x5a0733cc7df0 .scope generate, "genblk2[1]" "genblk2[1]" 3 37, 3 37 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cc7fa0 .param/l "arr_i" 0 3 37, +C4<01>;
S_0x5a0733cc8080 .scope generate, "genblk3[0]" "genblk3[0]" 3 38, 3 38 0, S_0x5a0733cc7df0;
 .timescale -9 -11;
P_0x5a0733cc8280 .param/l "arr_j" 0 3 38, +C4<00>;
S_0x5a0733cc8360 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733cc8080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733cc8540 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cc8580 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733cc85c0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cc8600 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdf2d0 .functor BUFZ 16, v0x5a0733cc8ef0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cc94b0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc9680_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cc9740_0 .var/s "psum", 15 0;
v0x5a0733cc9810_0 .net/s "psum_in", 15 0, L_0x5a0733cdfb50;  alias, 1 drivers
v0x5a0733cc98d0_0 .net/s "psum_out", 15 0, L_0x5a0733cdf2d0;  alias, 1 drivers
v0x5a0733cc9a00_0 .net/s "psum_out_wire", 15 0, v0x5a0733cc8ef0_0;  1 drivers
v0x5a0733cc9ac0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc9b60_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733cc9c00_0 .net/s "wgt", 7 0, L_0x5a0733ce0150;  alias, 1 drivers
E_0x5a0733cc8990 .event edge, v0x5a0733cc9810_0, v0x5a0733cc9c00_0, v0x5a0733cc3f80_0;
S_0x5a0733cc8a10 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733cc8360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cc8c10 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cc8e30_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cc8ef0_0 .var/s "internal_data", 15 0;
v0x5a0733cc8fd0_0 .var/s "internal_signal", 15 0;
v0x5a0733cc90c0_0 .net/s "reg_in", 15 0, v0x5a0733cc9740_0;  1 drivers
v0x5a0733cc91a0_0 .net/s "reg_out", 15 0, v0x5a0733cc8ef0_0;  alias, 1 drivers
v0x5a0733cc92d0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cc9370_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cc8db0 .event edge, v0x5a0733cc3d10_0, v0x5a0733cc90c0_0, v0x5a0733cc8ef0_0;
S_0x5a0733cc9de0 .scope generate, "genblk3[1]" "genblk3[1]" 3 38, 3 38 0, S_0x5a0733cc7df0;
 .timescale -9 -11;
P_0x5a0733cc9fb0 .param/l "arr_j" 0 3 38, +C4<01>;
S_0x5a0733cca070 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733cc9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733cca250 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cca290 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733cca2d0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cca310 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdf460 .functor BUFZ 16, v0x5a0733ccab70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733ccb350_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733ccb410_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733ccb4d0_0 .var/s "psum", 15 0;
v0x5a0733ccb5a0_0 .net/s "psum_in", 15 0, L_0x5a0733cdf2d0;  alias, 1 drivers
v0x5a0733ccb670_0 .net/s "psum_out", 15 0, L_0x5a0733cdf460;  alias, 1 drivers
v0x5a0733ccb730_0 .net/s "psum_out_wire", 15 0, v0x5a0733ccab70_0;  1 drivers
v0x5a0733ccb7f0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733ccb890_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733ccb930_0 .net/s "wgt", 7 0, L_0x5a0733ce01f0;  alias, 1 drivers
E_0x5a0733cca610 .event edge, v0x5a0733cc98d0_0, v0x5a0733ccb930_0, v0x5a0733cc3f80_0;
S_0x5a0733cca690 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733cca070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cca890 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733ccaab0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733ccab70_0 .var/s "internal_data", 15 0;
v0x5a0733ccac50_0 .var/s "internal_signal", 15 0;
v0x5a0733ccad40_0 .net/s "reg_in", 15 0, v0x5a0733ccb4d0_0;  1 drivers
v0x5a0733ccae20_0 .net/s "reg_out", 15 0, v0x5a0733ccab70_0;  alias, 1 drivers
v0x5a0733ccaf50_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733ccb100_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733ccaa30 .event edge, v0x5a0733cc3d10_0, v0x5a0733ccad40_0, v0x5a0733ccab70_0;
S_0x5a0733ccbb10 .scope generate, "genblk3[2]" "genblk3[2]" 3 38, 3 38 0, S_0x5a0733cc7df0;
 .timescale -9 -11;
P_0x5a0733ccbcf0 .param/l "arr_j" 0 3 38, +C4<010>;
S_0x5a0733ccbdb0 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733ccbb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733ccbf90 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733ccbfd0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733ccc010 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733ccc050 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdf5f0 .functor BUFZ 16, v0x5a0733ccc8b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733ccce70_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cccf30_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cccff0_0 .var/s "psum", 15 0;
v0x5a0733ccd0c0_0 .net/s "psum_in", 15 0, L_0x5a0733cdf460;  alias, 1 drivers
v0x5a0733ccd190_0 .net/s "psum_out", 15 0, L_0x5a0733cdf5f0;  alias, 1 drivers
v0x5a0733ccd2a0_0 .net/s "psum_out_wire", 15 0, v0x5a0733ccc8b0_0;  1 drivers
v0x5a0733ccd360_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733ccd400_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733ccd4a0_0 .net/s "wgt", 7 0, L_0x5a0733ce0290;  alias, 1 drivers
E_0x5a0733ccc350 .event edge, v0x5a0733ccb670_0, v0x5a0733ccd4a0_0, v0x5a0733cc3f80_0;
S_0x5a0733ccc3d0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733ccbdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733ccc5d0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733ccc7f0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733ccc8b0_0 .var/s "internal_data", 15 0;
v0x5a0733ccc990_0 .var/s "internal_signal", 15 0;
v0x5a0733ccca80_0 .net/s "reg_in", 15 0, v0x5a0733cccff0_0;  1 drivers
v0x5a0733cccb60_0 .net/s "reg_out", 15 0, v0x5a0733ccc8b0_0;  alias, 1 drivers
v0x5a0733cccc90_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cccd30_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733ccc770 .event edge, v0x5a0733cc3d10_0, v0x5a0733ccca80_0, v0x5a0733ccc8b0_0;
S_0x5a0733ccd680 .scope generate, "genblk2[2]" "genblk2[2]" 3 37, 3 37 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733ccd830 .param/l "arr_i" 0 3 37, +C4<010>;
S_0x5a0733ccd910 .scope generate, "genblk3[0]" "genblk3[0]" 3 38, 3 38 0, S_0x5a0733ccd680;
 .timescale -9 -11;
P_0x5a0733ccdb10 .param/l "arr_j" 0 3 38, +C4<00>;
S_0x5a0733ccdbf0 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733ccd910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733ccddd0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733ccde10 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733ccde50 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733ccde90 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdf780 .functor BUFZ 16, v0x5a0733cce780_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cced40_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733ccee00_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cceec0_0 .var/s "psum", 15 0;
v0x5a0733ccef90_0 .net/s "psum_in", 15 0, L_0x5a0733cdfdc0;  alias, 1 drivers
v0x5a0733ccf050_0 .net/s "psum_out", 15 0, L_0x5a0733cdf780;  alias, 1 drivers
v0x5a0733ccf180_0 .net/s "psum_out_wire", 15 0, v0x5a0733cce780_0;  1 drivers
v0x5a0733ccf240_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733ccf2e0_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733ccf380_0 .net/s "wgt", 7 0, L_0x5a0733ce0330;  alias, 1 drivers
E_0x5a0733cce220 .event edge, v0x5a0733ccef90_0, v0x5a0733ccf380_0, v0x5a0733cc3f80_0;
S_0x5a0733cce2a0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733ccdbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cce4a0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cce6c0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cce780_0 .var/s "internal_data", 15 0;
v0x5a0733cce860_0 .var/s "internal_signal", 15 0;
v0x5a0733cce950_0 .net/s "reg_in", 15 0, v0x5a0733cceec0_0;  1 drivers
v0x5a0733ccea30_0 .net/s "reg_out", 15 0, v0x5a0733cce780_0;  alias, 1 drivers
v0x5a0733cceb60_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733ccec00_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cce640 .event edge, v0x5a0733cc3d10_0, v0x5a0733cce950_0, v0x5a0733cce780_0;
S_0x5a0733ccf560 .scope generate, "genblk3[1]" "genblk3[1]" 3 38, 3 38 0, S_0x5a0733ccd680;
 .timescale -9 -11;
P_0x5a0733ccf730 .param/l "arr_j" 0 3 38, +C4<01>;
S_0x5a0733ccf7f0 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733ccf560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733ccf9d0 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733ccfa10 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733ccfa50 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733ccfa90 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdf910 .functor BUFZ 16, v0x5a0733cd0380_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cd0940_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd0a00_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cd0ac0_0 .var/s "psum", 15 0;
v0x5a0733cd0b90_0 .net/s "psum_in", 15 0, L_0x5a0733cdf780;  alias, 1 drivers
v0x5a0733cd0c60_0 .net/s "psum_out", 15 0, L_0x5a0733cdf910;  alias, 1 drivers
v0x5a0733cd0d70_0 .net/s "psum_out_wire", 15 0, v0x5a0733cd0380_0;  1 drivers
v0x5a0733cd0e30_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd0ed0_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733cd0f70_0 .net/s "wgt", 7 0, L_0x5a0733ce03d0;  alias, 1 drivers
E_0x5a0733ccfe20 .event edge, v0x5a0733ccf050_0, v0x5a0733cd0f70_0, v0x5a0733cc3f80_0;
S_0x5a0733ccfea0 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733ccf7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cd00a0 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cd02c0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd0380_0 .var/s "internal_data", 15 0;
v0x5a0733cd0460_0 .var/s "internal_signal", 15 0;
v0x5a0733cd0550_0 .net/s "reg_in", 15 0, v0x5a0733cd0ac0_0;  1 drivers
v0x5a0733cd0630_0 .net/s "reg_out", 15 0, v0x5a0733cd0380_0;  alias, 1 drivers
v0x5a0733cd0760_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd0800_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cd0240 .event edge, v0x5a0733cc3d10_0, v0x5a0733cd0550_0, v0x5a0733cd0380_0;
S_0x5a0733cd1150 .scope generate, "genblk3[2]" "genblk3[2]" 3 38, 3 38 0, S_0x5a0733ccd680;
 .timescale -9 -11;
P_0x5a0733cd1330 .param/l "arr_j" 0 3 38, +C4<010>;
S_0x5a0733cd13f0 .scope module, "pe" "PE" 3 40, 5 1 0, S_0x5a0733cd1150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 8 "ifm";
    .port_info 4 /INPUT 8 "wgt";
    .port_info 5 /INPUT 16 "psum_in";
    .port_info 6 /OUTPUT 16 "psum_out";
P_0x5a0733cc9570 .param/l "DATA_OUT_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cc95b0 .param/l "IFM_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
P_0x5a0733cc95f0 .param/l "PSUM_WIDTH" 0 5 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cc9630 .param/l "WEIGHT_WIDTH" 0 5 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdfaa0 .functor BUFZ 16, v0x5a0733cd1e70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cd2850_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd2910_0 .net/s "ifm", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cd29d0_0 .var/s "psum", 15 0;
v0x5a0733cd2aa0_0 .net/s "psum_in", 15 0, L_0x5a0733cdf910;  alias, 1 drivers
v0x5a0733cd2b70_0 .net/s "psum_out", 15 0, L_0x5a0733cdfaa0;  alias, 1 drivers
v0x5a0733cd2c60_0 .net/s "psum_out_wire", 15 0, v0x5a0733cd1e70_0;  1 drivers
v0x5a0733cd2d30_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd2dd0_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
v0x5a0733cd2e70_0 .net/s "wgt", 7 0, L_0x5a0733ce0490;  alias, 1 drivers
E_0x5a0733cd1910 .event edge, v0x5a0733cd0c60_0, v0x5a0733cd2e70_0, v0x5a0733cc3f80_0;
S_0x5a0733cd1990 .scope module, "psum_reg" "REGG" 5 23, 6 1 0, S_0x5a0733cd13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_reg";
    .port_info 3 /INPUT 16 "reg_in";
    .port_info 4 /OUTPUT 16 "reg_out";
    .port_info 5 /NODIR 0 "";
P_0x5a0733cd1b90 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
v0x5a0733cd1db0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd1e70_0 .var/s "internal_data", 15 0;
v0x5a0733cd1f50_0 .var/s "internal_signal", 15 0;
v0x5a0733cd2040_0 .net/s "reg_in", 15 0, v0x5a0733cd29d0_0;  1 drivers
v0x5a0733cd2120_0 .net/s "reg_out", 15 0, v0x5a0733cd1e70_0;  alias, 1 drivers
v0x5a0733cd2250_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd2500_0 .net "set_reg", 0 0, v0x5a0733cdec80_0;  alias, 1 drivers
E_0x5a0733cd1d30 .event edge, v0x5a0733cc3d10_0, v0x5a0733cd2040_0, v0x5a0733cd1e70_0;
S_0x5a0733cd3050 .scope generate, "genblk4[0]" "genblk4[0]" 3 54, 3 54 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd3200 .param/l "fifo_i" 0 3 54, +C4<00>;
S_0x5a0733cd32e0 .scope module, "fifo" "FIFO_ASYNCH" 3 56, 4 1 0, S_0x5a0733cd3050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rd_clr";
    .port_info 3 /INPUT 1 "wr_clr";
    .port_info 4 /INPUT 1 "rd_inc";
    .port_info 5 /INPUT 1 "wr_inc";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /INPUT 16 "data_in_fifo";
    .port_info 9 /OUTPUT 16 "data_out_fifo";
    .port_info 10 /NODIR 0 "";
P_0x5a0733cd34c0 .param/l "ADD_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x5a0733cd3500 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cd3540 .param/l "FIFO_SIZE" 0 4 1, +C4<00000000000000000000000000001010>;
L_0x5a0733cdfb50 .functor BUFZ 16, v0x5a0733cd3ad0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cd3750_0 .net "clk1", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd3810_0 .net "clk2", 0 0, v0x5a0733cde5d0_0;  alias, 1 drivers
v0x5a0733cd3900_0 .net "data_in_fifo", 15 0, L_0x5a0733cdf140;  alias, 1 drivers
v0x5a0733cd3a00_0 .net "data_out_fifo", 15 0, L_0x5a0733cdfb50;  alias, 1 drivers
v0x5a0733cd3ad0_0 .var "data_read", 15 0;
v0x5a0733cd3bc0 .array "fifo_data", 0 9, 15 0;
v0x5a0733cd3c60_0 .net "rd_clr", 0 0, v0x5a0733cde950_0;  alias, 1 drivers
v0x5a0733cd3d00_0 .net "rd_en", 0 0, L_0x5a0733cdfcd0;  1 drivers
L_0x7832a5932018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0733cd3da0_0 .net "rd_inc", 0 0, L_0x7832a5932018;  1 drivers
v0x5a0733cd3e60_0 .var "rd_ptr", 3 0;
v0x5a0733cd3f40_0 .var "reg_re", 0 0;
v0x5a0733cd4000_0 .var "reg_we", 0 0;
v0x5a0733cd40c0_0 .net "wr_clr", 0 0, v0x5a0733cdee60_0;  alias, 1 drivers
v0x5a0733cd4190_0 .net "wr_en", 0 0, L_0x5a0733cdfbe0;  1 drivers
L_0x7832a5932060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0733cd4230_0 .net "wr_inc", 0 0, L_0x7832a5932060;  1 drivers
v0x5a0733cd42f0_0 .var "wr_ptr", 3 0;
E_0x5a0733cc3210 .event edge, v0x5a0733cd4190_0, v0x5a0733cd3d00_0;
S_0x5a0733cd4570 .scope generate, "genblk4[1]" "genblk4[1]" 3 54, 3 54 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd4720 .param/l "fifo_i" 0 3 54, +C4<01>;
S_0x5a0733cd4800 .scope module, "fifo" "FIFO_ASYNCH" 3 56, 4 1 0, S_0x5a0733cd4570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "rd_clr";
    .port_info 3 /INPUT 1 "wr_clr";
    .port_info 4 /INPUT 1 "rd_inc";
    .port_info 5 /INPUT 1 "wr_inc";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /INPUT 1 "rd_en";
    .port_info 8 /INPUT 16 "data_in_fifo";
    .port_info 9 /OUTPUT 16 "data_out_fifo";
    .port_info 10 /NODIR 0 "";
P_0x5a0733cd49e0 .param/l "ADD_WIDTH" 0 4 1, +C4<00000000000000000000000000000100>;
P_0x5a0733cd4a20 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x5a0733cd4a60 .param/l "FIFO_SIZE" 0 4 1, +C4<00000000000000000000000000001010>;
L_0x5a0733cdfdc0 .functor BUFZ 16, v0x5a0733cd51c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a0733cd4e50_0 .net "clk1", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd4f10_0 .net "clk2", 0 0, v0x5a0733cde5d0_0;  alias, 1 drivers
v0x5a0733cd5020_0 .net "data_in_fifo", 15 0, L_0x5a0733cdf5f0;  alias, 1 drivers
v0x5a0733cd50f0_0 .net "data_out_fifo", 15 0, L_0x5a0733cdfdc0;  alias, 1 drivers
v0x5a0733cd51c0_0 .var "data_read", 15 0;
v0x5a0733cd52b0 .array "fifo_data", 0 9, 15 0;
v0x5a0733cd5370_0 .net "rd_clr", 0 0, v0x5a0733cde950_0;  alias, 1 drivers
v0x5a0733cd5460_0 .net "rd_en", 0 0, L_0x5a0733cdfed0;  1 drivers
L_0x7832a59320a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0733cd5520_0 .net "rd_inc", 0 0, L_0x7832a59320a8;  1 drivers
v0x5a0733cd55e0_0 .var "rd_ptr", 3 0;
v0x5a0733cd56c0_0 .var "reg_re", 0 0;
v0x5a0733cd5780_0 .var "reg_we", 0 0;
v0x5a0733cd5840_0 .net "wr_clr", 0 0, v0x5a0733cdee60_0;  alias, 1 drivers
v0x5a0733cd58e0_0 .net "wr_en", 0 0, L_0x5a0733cdfe30;  1 drivers
L_0x7832a59320f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5a0733cd59a0_0 .net "wr_inc", 0 0, L_0x7832a59320f0;  1 drivers
v0x5a0733cd5a60_0 .var "wr_ptr", 3 0;
E_0x5a0733cd4dd0 .event edge, v0x5a0733cd58e0_0, v0x5a0733cd5460_0;
S_0x5a0733cd5ce0 .scope generate, "genblk5[0]" "genblk5[0]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd5ee0 .param/l "wgt_i" 0 3 86, +C4<00>;
S_0x5a0733cd5fc0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cd5ce0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cd61a0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cdffa0 .functor BUFZ 8, v0x5a0733cd6570_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cd6350_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd6410_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd64d0_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cd6570_0 .var "weight", 7 0;
v0x5a0733cddca0_0 .array/port v0x5a0733cddca0, 0;
v0x5a0733cd6630_0 .net "wgt_in", 7 0, v0x5a0733cddca0_0;  1 drivers
v0x5a0733cd6760_0 .net "wgt_out", 7 0, L_0x5a0733cdffa0;  alias, 1 drivers
S_0x5a0733cd68d0 .scope generate, "genblk5[1]" "genblk5[1]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd6be0 .param/l "wgt_i" 0 3 86, +C4<01>;
S_0x5a0733cd6cc0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cd68d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cd6ea0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce0010 .functor BUFZ 8, v0x5a0733cd7270_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cd6ff0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd70b0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd7170_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cd7270_0 .var "weight", 7 0;
v0x5a0733cddca0_1 .array/port v0x5a0733cddca0, 1;
v0x5a0733cd7310_0 .net "wgt_in", 7 0, v0x5a0733cddca0_1;  1 drivers
v0x5a0733cd7420_0 .net "wgt_out", 7 0, L_0x5a0733ce0010;  alias, 1 drivers
S_0x5a0733cd7590 .scope generate, "genblk5[2]" "genblk5[2]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd7790 .param/l "wgt_i" 0 3 86, +C4<010>;
S_0x5a0733cd7870 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cd7590;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cd7a50 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce00b0 .functor BUFZ 8, v0x5a0733cd7e40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cd7ba0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd7c60_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd7d20_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cd7e40_0 .var "weight", 7 0;
v0x5a0733cddca0_2 .array/port v0x5a0733cddca0, 2;
v0x5a0733cd7ee0_0 .net "wgt_in", 7 0, v0x5a0733cddca0_2;  1 drivers
v0x5a0733cd8010_0 .net "wgt_out", 7 0, L_0x5a0733ce00b0;  alias, 1 drivers
S_0x5a0733cd8150 .scope generate, "genblk5[3]" "genblk5[3]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd8350 .param/l "wgt_i" 0 3 86, +C4<011>;
S_0x5a0733cd8430 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cd8150;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cd8610 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce0150 .functor BUFZ 8, v0x5a0733cd89b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cd8760_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd8820_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd88e0_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cd89b0_0 .var "weight", 7 0;
v0x5a0733cddca0_3 .array/port v0x5a0733cddca0, 3;
v0x5a0733cd8a50_0 .net "wgt_in", 7 0, v0x5a0733cddca0_3;  1 drivers
v0x5a0733cd8b80_0 .net "wgt_out", 7 0, L_0x5a0733ce0150;  alias, 1 drivers
S_0x5a0733cd8cf0 .scope generate, "genblk5[4]" "genblk5[4]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd8ef0 .param/l "wgt_i" 0 3 86, +C4<0100>;
S_0x5a0733cd8fd0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cd8cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cd91b0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce01f0 .functor BUFZ 8, v0x5a0733cd9550_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cd9300_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd93c0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd9480_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cd9550_0 .var "weight", 7 0;
v0x5a0733cddca0_4 .array/port v0x5a0733cddca0, 4;
v0x5a0733cd95f0_0 .net "wgt_in", 7 0, v0x5a0733cddca0_4;  1 drivers
v0x5a0733cd96d0_0 .net "wgt_out", 7 0, L_0x5a0733ce01f0;  alias, 1 drivers
S_0x5a0733cd9840 .scope generate, "genblk5[5]" "genblk5[5]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cd9a40 .param/l "wgt_i" 0 3 86, +C4<0101>;
S_0x5a0733cd9b20 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cd9840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cd9d00 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce0290 .functor BUFZ 8, v0x5a0733cda0a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cd9e50_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cd9f10_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cd9fd0_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cda0a0_0 .var "weight", 7 0;
v0x5a0733cddca0_5 .array/port v0x5a0733cddca0, 5;
v0x5a0733cda140_0 .net "wgt_in", 7 0, v0x5a0733cddca0_5;  1 drivers
v0x5a0733cda270_0 .net "wgt_out", 7 0, L_0x5a0733ce0290;  alias, 1 drivers
S_0x5a0733cda3e0 .scope generate, "genblk5[6]" "genblk5[6]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cda5e0 .param/l "wgt_i" 0 3 86, +C4<0110>;
S_0x5a0733cda6c0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cda3e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cda8a0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce0330 .functor BUFZ 8, v0x5a0733cdac40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cda9f0_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cdaab0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cdab70_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cdac40_0 .var "weight", 7 0;
v0x5a0733cddca0_6 .array/port v0x5a0733cddca0, 6;
v0x5a0733cdace0_0 .net "wgt_in", 7 0, v0x5a0733cddca0_6;  1 drivers
v0x5a0733cdae10_0 .net "wgt_out", 7 0, L_0x5a0733ce0330;  alias, 1 drivers
S_0x5a0733cdaf80 .scope generate, "genblk5[7]" "genblk5[7]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cdb180 .param/l "wgt_i" 0 3 86, +C4<0111>;
S_0x5a0733cdb260 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cdaf80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cdb440 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce03d0 .functor BUFZ 8, v0x5a0733cdb7e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cdb590_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cdb650_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cdb710_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cdb7e0_0 .var "weight", 7 0;
v0x5a0733cddca0_7 .array/port v0x5a0733cddca0, 7;
v0x5a0733cdb880_0 .net "wgt_in", 7 0, v0x5a0733cddca0_7;  1 drivers
v0x5a0733cdb9b0_0 .net "wgt_out", 7 0, L_0x5a0733ce03d0;  alias, 1 drivers
S_0x5a0733cdbb20 .scope generate, "genblk5[8]" "genblk5[8]" 3 86, 3 86 0, S_0x5a0733c75930;
 .timescale -9 -11;
P_0x5a0733cdbd20 .param/l "wgt_i" 0 3 86, +C4<01000>;
S_0x5a0733cdbe00 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 88, 7 1 0, S_0x5a0733cdbb20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_wgt";
    .port_info 3 /INPUT 8 "wgt_in";
    .port_info 4 /OUTPUT 8 "wgt_out";
P_0x5a0733cdbfe0 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000001000>;
L_0x5a0733ce0490 .functor BUFZ 8, v0x5a0733cdc490_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cdc130_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cdc1f0_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cdc2b0_0 .net "set_wgt", 0 0, v0x5a0733cded20_0;  alias, 1 drivers
v0x5a0733cdc490_0 .var "weight", 7 0;
v0x5a0733cddca0_8 .array/port v0x5a0733cddca0, 8;
v0x5a0733cdc530_0 .net "wgt_in", 7 0, v0x5a0733cddca0_8;  1 drivers
v0x5a0733cdc660_0 .net "wgt_out", 7 0, L_0x5a0733ce0490;  alias, 1 drivers
S_0x5a0733cdc7d0 .scope module, "ifm_buf" "IFM_BUFF" 3 98, 8 1 0, S_0x5a0733c75930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "set_ifm";
    .port_info 3 /INPUT 8 "ifm_in";
    .port_info 4 /OUTPUT 8 "ifm_out";
P_0x5a0733cdc9b0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
L_0x5a0733cf09e0 .functor BUFZ 8, v0x5a0733cdcbc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5a0733cdcb00_0 .net "clk", 0 0, v0x5a0733cde510_0;  alias, 1 drivers
v0x5a0733cdcbc0_0 .var "ifm", 7 0;
v0x5a0733cdcca0_0 .net "ifm_in", 7 0, v0x5a0733cde7f0_0;  alias, 1 drivers
v0x5a0733cdcd90_0 .net "ifm_out", 7 0, L_0x5a0733cf09e0;  alias, 1 drivers
v0x5a0733cdce50_0 .net "rst_n", 0 0, v0x5a0733cdeab0_0;  alias, 1 drivers
v0x5a0733cdcf40_0 .net "set_ifm", 0 0, v0x5a0733cdeb50_0;  alias, 1 drivers
    .scope S_0x5a0733c75f00;
T_0 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 64, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5a0733cc12c0;
T_1 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 56, 7;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5a0733cc1580;
T_2 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 48, 7;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5a0733cc1840;
T_3 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 40, 7;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a0733cc1b50;
T_4 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 32, 7;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a0733cc1e10;
T_5 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a0733cc20d0;
T_6 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5a0733cc2390;
T_7 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5a0733cc2600;
T_8 ;
    %wait E_0x5a0733cb1a40;
    %load/vec4 v0x5a0733cddd40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5a0733cddca0, 4, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5a0733cc3380;
T_9 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cc3c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cc3890_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5a0733cc3950_0;
    %assign/vec4 v0x5a0733cc3890_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a0733cc3380;
T_10 ;
    %wait E_0x5a0733cc36c0;
    %load/vec4 v0x5a0733cc3d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5a0733cc3a40_0;
    %store/vec4 v0x5a0733cc3950_0, 0, 16;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5a0733cc3890_0;
    %store/vec4 v0x5a0733cc3950_0, 0, 16;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5a0733cc2e60;
T_11 ;
    %wait E_0x5a0733cc3300;
    %load/vec4 v0x5a0733cc4550_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cc3f80_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733cc4100_0;
    %add;
    %store/vec4 v0x5a0733cc4060_0, 0, 16;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5a0733cc4f20;
T_12 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cc57e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cc5400_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5a0733cc54e0_0;
    %assign/vec4 v0x5a0733cc5400_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a0733cc4f20;
T_13 ;
    %wait E_0x5a0733cc52c0;
    %load/vec4 v0x5a0733cc58d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5a0733cc55d0_0;
    %store/vec4 v0x5a0733cc54e0_0, 0, 16;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5a0733cc5400_0;
    %store/vec4 v0x5a0733cc54e0_0, 0, 16;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5a0733cc4980;
T_14 ;
    %wait E_0x5a0733cc4ea0;
    %load/vec4 v0x5a0733cc5ff0_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cc5b20_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733cc5c80_0;
    %add;
    %store/vec4 v0x5a0733cc5be0_0, 0, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5a0733cc6aa0;
T_15 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cc7360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cc6f80_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5a0733cc7060_0;
    %assign/vec4 v0x5a0733cc6f80_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5a0733cc6aa0;
T_16 ;
    %wait E_0x5a0733cc6e40;
    %load/vec4 v0x5a0733cc7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5a0733cc7150_0;
    %store/vec4 v0x5a0733cc7060_0, 0, 16;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5a0733cc6f80_0;
    %store/vec4 v0x5a0733cc7060_0, 0, 16;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5a0733cc6500;
T_17 ;
    %wait E_0x5a0733cc6a20;
    %load/vec4 v0x5a0733cc7b80_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cc7690_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733cc77f0_0;
    %add;
    %store/vec4 v0x5a0733cc7750_0, 0, 16;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5a0733cc8a10;
T_18 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cc92d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cc8ef0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5a0733cc8fd0_0;
    %assign/vec4 v0x5a0733cc8ef0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5a0733cc8a10;
T_19 ;
    %wait E_0x5a0733cc8db0;
    %load/vec4 v0x5a0733cc9370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5a0733cc90c0_0;
    %store/vec4 v0x5a0733cc8fd0_0, 0, 16;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5a0733cc8ef0_0;
    %store/vec4 v0x5a0733cc8fd0_0, 0, 16;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5a0733cc8360;
T_20 ;
    %wait E_0x5a0733cc8990;
    %load/vec4 v0x5a0733cc9c00_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cc9680_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733cc9810_0;
    %add;
    %store/vec4 v0x5a0733cc9740_0, 0, 16;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5a0733cca690;
T_21 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733ccaf50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733ccab70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5a0733ccac50_0;
    %assign/vec4 v0x5a0733ccab70_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5a0733cca690;
T_22 ;
    %wait E_0x5a0733ccaa30;
    %load/vec4 v0x5a0733ccb100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5a0733ccad40_0;
    %store/vec4 v0x5a0733ccac50_0, 0, 16;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5a0733ccab70_0;
    %store/vec4 v0x5a0733ccac50_0, 0, 16;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5a0733cca070;
T_23 ;
    %wait E_0x5a0733cca610;
    %load/vec4 v0x5a0733ccb930_0;
    %pad/s 16;
    %load/vec4 v0x5a0733ccb410_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733ccb5a0_0;
    %add;
    %store/vec4 v0x5a0733ccb4d0_0, 0, 16;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5a0733ccc3d0;
T_24 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cccc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733ccc8b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5a0733ccc990_0;
    %assign/vec4 v0x5a0733ccc8b0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5a0733ccc3d0;
T_25 ;
    %wait E_0x5a0733ccc770;
    %load/vec4 v0x5a0733cccd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x5a0733ccca80_0;
    %store/vec4 v0x5a0733ccc990_0, 0, 16;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5a0733ccc8b0_0;
    %store/vec4 v0x5a0733ccc990_0, 0, 16;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5a0733ccbdb0;
T_26 ;
    %wait E_0x5a0733ccc350;
    %load/vec4 v0x5a0733ccd4a0_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cccf30_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733ccd0c0_0;
    %add;
    %store/vec4 v0x5a0733cccff0_0, 0, 16;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5a0733cce2a0;
T_27 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cceb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cce780_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5a0733cce860_0;
    %assign/vec4 v0x5a0733cce780_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5a0733cce2a0;
T_28 ;
    %wait E_0x5a0733cce640;
    %load/vec4 v0x5a0733ccec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x5a0733cce950_0;
    %store/vec4 v0x5a0733cce860_0, 0, 16;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5a0733cce780_0;
    %store/vec4 v0x5a0733cce860_0, 0, 16;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x5a0733ccdbf0;
T_29 ;
    %wait E_0x5a0733cce220;
    %load/vec4 v0x5a0733ccf380_0;
    %pad/s 16;
    %load/vec4 v0x5a0733ccee00_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733ccef90_0;
    %add;
    %store/vec4 v0x5a0733cceec0_0, 0, 16;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5a0733ccfea0;
T_30 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd0760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cd0380_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5a0733cd0460_0;
    %assign/vec4 v0x5a0733cd0380_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5a0733ccfea0;
T_31 ;
    %wait E_0x5a0733cd0240;
    %load/vec4 v0x5a0733cd0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x5a0733cd0550_0;
    %store/vec4 v0x5a0733cd0460_0, 0, 16;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5a0733cd0380_0;
    %store/vec4 v0x5a0733cd0460_0, 0, 16;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5a0733ccf7f0;
T_32 ;
    %wait E_0x5a0733ccfe20;
    %load/vec4 v0x5a0733cd0f70_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cd0a00_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733cd0b90_0;
    %add;
    %store/vec4 v0x5a0733cd0ac0_0, 0, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5a0733cd1990;
T_33 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd2250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cd1e70_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5a0733cd1f50_0;
    %assign/vec4 v0x5a0733cd1e70_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5a0733cd1990;
T_34 ;
    %wait E_0x5a0733cd1d30;
    %load/vec4 v0x5a0733cd2500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x5a0733cd2040_0;
    %store/vec4 v0x5a0733cd1f50_0, 0, 16;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5a0733cd1e70_0;
    %store/vec4 v0x5a0733cd1f50_0, 0, 16;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x5a0733cd13f0;
T_35 ;
    %wait E_0x5a0733cd1910;
    %load/vec4 v0x5a0733cd2e70_0;
    %pad/s 16;
    %load/vec4 v0x5a0733cd2910_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x5a0733cd2aa0_0;
    %add;
    %store/vec4 v0x5a0733cd29d0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5a0733cd32e0;
T_36 ;
    %wait E_0x5a0733cc3210;
    %load/vec4 v0x5a0733cd3d00_0;
    %store/vec4 v0x5a0733cd3f40_0, 0, 1;
    %load/vec4 v0x5a0733cd4190_0;
    %store/vec4 v0x5a0733cd4000_0, 0, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x5a0733cd32e0;
T_37 ;
    %wait E_0x5a0733c103b0;
    %load/vec4 v0x5a0733cd3c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0733cd3e60_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5a0733cd3f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5a0733cd3e60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5a0733cd3bc0, 4;
    %assign/vec4 v0x5a0733cd3ad0_0, 0;
    %load/vec4 v0x5a0733cd3e60_0;
    %load/vec4 v0x5a0733cd3da0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5a0733cd3e60_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cd3ad0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5a0733cd32e0;
T_38 ;
    %wait E_0x5a0733c0eba0;
    %load/vec4 v0x5a0733cd40c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0733cd42f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5a0733cd4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x5a0733cd3900_0;
    %load/vec4 v0x5a0733cd42f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0733cd3bc0, 0, 4;
    %load/vec4 v0x5a0733cd42f0_0;
    %load/vec4 v0x5a0733cd4230_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5a0733cd42f0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x5a0733cd42f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5a0733cd3bc0, 4;
    %load/vec4 v0x5a0733cd42f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0733cd3bc0, 0, 4;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5a0733cd4800;
T_39 ;
    %wait E_0x5a0733cd4dd0;
    %load/vec4 v0x5a0733cd5460_0;
    %store/vec4 v0x5a0733cd56c0_0, 0, 1;
    %load/vec4 v0x5a0733cd58e0_0;
    %store/vec4 v0x5a0733cd5780_0, 0, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x5a0733cd4800;
T_40 ;
    %wait E_0x5a0733c103b0;
    %load/vec4 v0x5a0733cd5370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0733cd55e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5a0733cd56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x5a0733cd55e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5a0733cd52b0, 4;
    %assign/vec4 v0x5a0733cd51c0_0, 0;
    %load/vec4 v0x5a0733cd55e0_0;
    %load/vec4 v0x5a0733cd5520_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5a0733cd55e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733cd51c0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5a0733cd4800;
T_41 ;
    %wait E_0x5a0733c0eba0;
    %load/vec4 v0x5a0733cd5840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0733cd5a60_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5a0733cd5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x5a0733cd5020_0;
    %load/vec4 v0x5a0733cd5a60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0733cd52b0, 0, 4;
    %load/vec4 v0x5a0733cd5a60_0;
    %load/vec4 v0x5a0733cd59a0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5a0733cd5a60_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x5a0733cd5a60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5a0733cd52b0, 4;
    %load/vec4 v0x5a0733cd5a60_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0733cd52b0, 0, 4;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5a0733cd5fc0;
T_42 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd6410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cd6570_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5a0733cd64d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x5a0733cd6630_0;
    %assign/vec4 v0x5a0733cd6570_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x5a0733cd6570_0;
    %assign/vec4 v0x5a0733cd6570_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5a0733cd6cc0;
T_43 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd70b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cd7270_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5a0733cd7170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5a0733cd7310_0;
    %assign/vec4 v0x5a0733cd7270_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x5a0733cd7270_0;
    %assign/vec4 v0x5a0733cd7270_0, 0;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5a0733cd7870;
T_44 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd7c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cd7e40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5a0733cd7d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5a0733cd7ee0_0;
    %assign/vec4 v0x5a0733cd7e40_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5a0733cd7e40_0;
    %assign/vec4 v0x5a0733cd7e40_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5a0733cd8430;
T_45 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd8820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cd89b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5a0733cd88e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5a0733cd8a50_0;
    %assign/vec4 v0x5a0733cd89b0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x5a0733cd89b0_0;
    %assign/vec4 v0x5a0733cd89b0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5a0733cd8fd0;
T_46 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd93c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cd9550_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5a0733cd9480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5a0733cd95f0_0;
    %assign/vec4 v0x5a0733cd9550_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x5a0733cd9550_0;
    %assign/vec4 v0x5a0733cd9550_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5a0733cd9b20;
T_47 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cd9f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cda0a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5a0733cd9fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x5a0733cda140_0;
    %assign/vec4 v0x5a0733cda0a0_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x5a0733cda0a0_0;
    %assign/vec4 v0x5a0733cda0a0_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5a0733cda6c0;
T_48 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cdaab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cdac40_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5a0733cdab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5a0733cdace0_0;
    %assign/vec4 v0x5a0733cdac40_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x5a0733cdac40_0;
    %assign/vec4 v0x5a0733cdac40_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5a0733cdb260;
T_49 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cdb650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cdb7e0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5a0733cdb710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x5a0733cdb880_0;
    %assign/vec4 v0x5a0733cdb7e0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x5a0733cdb7e0_0;
    %assign/vec4 v0x5a0733cdb7e0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5a0733cdbe00;
T_50 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cdc1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cdc490_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5a0733cdc2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x5a0733cdc530_0;
    %assign/vec4 v0x5a0733cdc490_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x5a0733cdc490_0;
    %assign/vec4 v0x5a0733cdc490_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5a0733c75d30;
T_51 ;
    %wait E_0x5a0733bf8df0;
    %load/vec4 v0x5a0733cc0900_0;
    %store/vec4 v0x5a0733cc0b60_0, 0, 1;
    %load/vec4 v0x5a0733cc0da0_0;
    %store/vec4 v0x5a0733cc0c20_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5a0733c75d30;
T_52 ;
    %wait E_0x5a0733c103b0;
    %load/vec4 v0x5a0733c76090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0733cc0a80_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5a0733cc0b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x5a0733cc0a80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5a0733c76800, 4;
    %assign/vec4 v0x5a0733c76d90_0, 0;
    %load/vec4 v0x5a0733cc0a80_0;
    %load/vec4 v0x5a0733cc09c0_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5a0733cc0a80_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5a0733c76d90_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5a0733c75d30;
T_53 ;
    %wait E_0x5a0733c0eba0;
    %load/vec4 v0x5a0733cc0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5a0733cc0f20_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5a0733cc0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x5a0733c77870_0;
    %load/vec4 v0x5a0733cc0f20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0733c76800, 0, 4;
    %load/vec4 v0x5a0733cc0f20_0;
    %load/vec4 v0x5a0733cc0e60_0;
    %pad/u 4;
    %add;
    %assign/vec4 v0x5a0733cc0f20_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x5a0733cc0f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5a0733c76800, 4;
    %load/vec4 v0x5a0733cc0f20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a0733c76800, 0, 4;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5a0733cdc7d0;
T_54 ;
    %wait E_0x5a0733cc3740;
    %load/vec4 v0x5a0733cdce50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a0733cdcbc0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5a0733cdcf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5a0733cdcca0_0;
    %assign/vec4 v0x5a0733cdcbc0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x5a0733cdcbc0_0;
    %assign/vec4 v0x5a0733cdcbc0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5a0733c78d70;
T_55 ;
    %wait E_0x5a0733c0e8e0;
    %load/vec4 v0x5a0733cdeab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5a0733cde690_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5a0733cdec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5a0733cde690_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5a0733cde690_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5a0733c78d70;
T_56 ;
    %vpi_call 2 38 "$dumpfile", "CONV_ACC.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a0733c78d70 {0 0 0};
    %end;
    .thread T_56;
    .scope S_0x5a0733c78d70;
T_57 ;
    %delay 500, 0;
    %load/vec4 v0x5a0733cde510_0;
    %inv;
    %store/vec4 v0x5a0733cde510_0, 0, 1;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5a0733c78d70;
T_58 ;
    %wait E_0x5a0733c0ed00;
    %load/vec4 v0x5a0733cde510_0;
    %inv;
    %store/vec4 v0x5a0733cde5d0_0, 0, 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x5a0733c78d70;
T_59 ;
    %wait E_0x5a0733c0e8e0;
    %load/vec4 v0x5a0733cdeab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0733cdec80_0, 0, 1;
    %jmp T_59.1;
T_59.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdec80_0, 0, 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5a0733c78d70;
T_60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cde510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0733cde5d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cde950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdee60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0733cdef90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0733cde9f0_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0733cdeab0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0733cde950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a0733cdee60_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5a0733cdedc0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0733cdef90_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a0733cde9f0_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5a0733cdedc0_0, 0, 72;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5a0733cdedc0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5a0733cdedc0_0, 0, 72;
    %delay 1000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 2164359297, 0, 39;
    %concati/vec4 50397699, 0, 33;
    %store/vec4 v0x5a0733cdedc0_0, 0, 72;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 1000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x5a0733cde7f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cded20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a0733cdeb50_0, 0, 1;
    %delay 2000, 0;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cdef90_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 7000, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a0733cde9f0_0, 4, 1;
    %delay 30000, 0;
    %vpi_call 2 207 "$finish" {0 0 0};
    %end;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb.v";
    "TOP_parameterized.v";
    "FIFO_ASYNCH.v";
    "PE.v";
    "REGISTER.v";
    "WEIGHT_BUFF.v";
    "IFM_BUFF.v";
