#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Sep  7 14:29:13 2023
# Process ID: 11008
# Current directory: C:/Users/tvh10/Desktop/MIPSlearn/project_last
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23656 C:\Users\tvh10\Desktop\MIPSlearn\project_last\project_1.xpr
# Log file: C:/Users/tvh10/Desktop/MIPSlearn/project_last/vivado.log
# Journal file: C:/Users/tvh10/Desktop/MIPSlearn/project_last\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinix2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 792.562 ; gain = 66.348
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
"xelab -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinix2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e393a0a6990a40109ad29cb536dfad82 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'stallreq_from_ex' is not connected on this instance [C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.srcs/sources_1/new/openmips.v:332]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Sep  7 14:29:57 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 843.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/tvh10/Desktop/MIPSlearn/project_last/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/tvh10/Desktop/MIPSlearn/project_last/testbench_behav.wcfg
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mem_lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/wb_lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/cnt_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/cnt_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/whilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hi_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/lo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/signed_div_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_opdata1_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_opdata2_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_start_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_result_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/div_ready_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/moveres was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/HI was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/LO was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/opdata1_mult was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/opdata2_mult was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/hilo_temp1 was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq_for_madd_msub was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/stallreq_for_div was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex0/mulres was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/ex_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/mem_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/hilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/cnt_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/hilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/ex_mem0/cnt_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/whilo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/hi_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/lo_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/wb_LLbit_we_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/wb_LLbit_value_i was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_we_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit_value_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/whilo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/hi_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/lo_o was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem0/LLbit was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_LLbit_we was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/mem_LLbit_value was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_whilo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_hi was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_lo was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_we was not found in the design.
WARNING: Simulation object /testbench/openmips_min_sopc0/openmips0/mem_wb0/wb_LLbit_value was not found in the design.
open_wave_config: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 843.961 ; gain = 0.000
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 892.109 ; gain = 48.148
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 892.109 ; gain = 50.105
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
