0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/display_7seg_test.v,1647143103,verilog,,,,display_7seg_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/lab3_5_test.v,1647161858,verilog,,,,lab3_5_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/shift_register_test.v,1647141758,verilog,,,,shift_register_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/shifter_test.v,1647141749,verilog,,,,shift_test,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/display_7seg.v,1647181209,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v,,display_7seg,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/frequency_divider.v,1647179848,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v,,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/lab3_5.v,1647178601,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/segment7_frequency_divider.v,,lab3_5,,,,,,,,
,,,,D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/lab3_5_test.v,,segment7_frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shift_register.v,1647063879,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v,,shift_register,,,,,,,,
D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sources_1/new/shifter.v,1647062356,verilog,,D:/data/logic_design_lab/labs/lab3/lab3_5/lab3_5.srcs/sim_1/new/lab3_5_test.v,,shifter,,,,,,,,
