

================================================================
== Vitis HLS Report for 'interleave_manual_seq_Pipeline_WRITE'
================================================================
* Date:           Sun Jun  9 03:22:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morgb
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.525 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409602|   409602|  4.096 ms|  4.096 ms|  409602|  409602|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409600|   409600|         2|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %i_V_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_V = load i19 %i_V_1" [../../src/interleave_manual_seq.cpp:28]   --->   Operation 12 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.08ns)   --->   "%icmp_ln25 = icmp_eq  i19 %i_V, i19 409600" [../../src/interleave_manual_seq.cpp:25]   --->   Operation 13 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%i = add i19 %i_V, i19 1" [../../src/interleave_manual_seq.cpp:28]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split3, void %.loopexit.loopexit2.exitStub" [../../src/interleave_manual_seq.cpp:25]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i19 %i_V" [../../src/interleave_manual_seq.cpp:25]   --->   Operation 17 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln25" [../../src/./read_mem_seq.hpp:12]   --->   Operation 18 'getelementptr' 'x_x0_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../../src/./read_mem_seq.hpp:12]   --->   Operation 19 'load' 'tmp_V' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln25" [../../src/./read_mem_seq.hpp:15]   --->   Operation 20 'getelementptr' 'x_x1_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../../src/./read_mem_seq.hpp:15]   --->   Operation 21 'load' 'tmp_V_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln25" [../../src/./read_mem_seq.hpp:18]   --->   Operation 22 'getelementptr' 'x_x2_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../../src/./read_mem_seq.hpp:18]   --->   Operation 23 'load' 'tmp_V_2' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln28 = store i19 %i, i19 %i_V_1" [../../src/interleave_manual_seq.cpp:28]   --->   Operation 24 'store' 'store_ln28' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.52>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 25 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 26 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../../src/./read_mem_seq.hpp:12]   --->   Operation 27 'load' 'tmp_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../../src/./read_mem_seq.hpp:15]   --->   Operation 28 'load' 'tmp_V_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../../src/./read_mem_seq.hpp:18]   --->   Operation 29 'load' 'tmp_V_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V, i8 %tmp_V_2"   --->   Operation 30 'add' 'add_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_1"   --->   Operation 31 'add' 'add_ln70_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i8 %y, i64 0, i64 %zext_ln25" [../../src/interleave_manual_seq.cpp:28]   --->   Operation 32 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln28 = store i8 %add_ln70_1, i19 %y_addr" [../../src/interleave_manual_seq.cpp:28]   --->   Operation 33 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.51ns
The critical path consists of the following:
	'alloca' operation ('val') [5]  (0 ns)
	'load' operation ('val', ../../src/interleave_manual_seq.cpp:28) on local variable 'val' [13]  (0 ns)
	'add' operation ('i', ../../src/interleave_manual_seq.cpp:28) [16]  (0.884 ns)
	'store' operation ('store_ln28', ../../src/interleave_manual_seq.cpp:28) of variable 'i', ../../src/interleave_manual_seq.cpp:28 on local variable 'val' [32]  (0.427 ns)
	blocking operation 0.198 ns on control path)

 <State 2>: 3.53ns
The critical path consists of the following:
	'load' operation ('tmp.V', ../../src/./read_mem_seq.hpp:12) on array 'x_x0_V' [23]  (1.24 ns)
	'add' operation ('add_ln70') [28]  (0 ns)
	'add' operation ('add_ln70_1') [29]  (1.05 ns)
	'store' operation ('store_ln28', ../../src/interleave_manual_seq.cpp:28) of variable 'add_ln70_1' on array 'y' [31]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
