

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Fri Dec  6 23:39:23 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1813|     1813| 18.130 us | 18.130 us |  1813|  1813|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3  |     1811|     1811|        87|          3|          1|   576|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 87


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 89
* Pipeline : 1
  Pipeline-0 : II = 3, D = 87, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 89 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 2 
89 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.69>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %w_scale_V)" [./layer.h:112]   --->   Operation 90 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i38 @_ssdm_op_Read.ap_auto.i38(i38 %scales_0_V_read)" [./layer.h:112]   --->   Operation 91 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %w_scale_V_read to i63" [./layer.h:119]   --->   Operation 92 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:119]   --->   Operation 93 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %scales_0_V_read_1 to i63" [./layer.h:134]   --->   Operation 94 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i63 %zext_ln119, %sext_ln1118" [./layer.h:134]   --->   Operation 95 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i63 %mul_ln1118 to i78" [./layer.h:134]   --->   Operation 96 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120_1, %ifFalse ]" [./layer.h:120]   --->   Operation 98 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%j_0_0 = phi i7 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln124_1, %ifFalse ]" [./layer.h:124]   --->   Operation 99 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln121, %ifFalse ]" [./layer.h:121]   --->   Operation 100 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.77ns)   --->   "%icmp_ln120 = icmp eq i10 %indvar_flatten, -448" [./layer.h:120]   --->   Operation 101 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln120_1 = add i10 %indvar_flatten, 1" [./layer.h:120]   --->   Operation 102 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3" [./layer.h:120]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.87ns)   --->   "%add_ln120 = add i7 1, %j_0_0" [./layer.h:120]   --->   Operation 104 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 105 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.98ns)   --->   "%select_ln124 = select i1 %icmp_ln121, i3 0, i3 %ko_0_0" [./layer.h:124]   --->   Operation 106 'select' 'select_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i3 %select_ln124 to i64" [./layer.h:124]   --->   Operation 107 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%input_0_0_0_V_add = getelementptr [6 x i8]* %input_0_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 108 'getelementptr' 'input_0_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 109 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%input_0_1_0_V_add = getelementptr [6 x i8]* %input_0_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 110 'getelementptr' 'input_0_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 111 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%input_0_2_0_V_add = getelementptr [6 x i8]* %input_0_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 112 'getelementptr' 'input_0_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 113 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%input_0_3_0_V_add = getelementptr [6 x i8]* %input_0_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 114 'getelementptr' 'input_0_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 115 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%input_1_0_0_V_add = getelementptr [6 x i8]* %input_1_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 116 'getelementptr' 'input_1_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 117 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%input_1_1_0_V_add = getelementptr [6 x i8]* %input_1_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 118 'getelementptr' 'input_1_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 119 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%input_1_2_0_V_add = getelementptr [6 x i8]* %input_1_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 120 'getelementptr' 'input_1_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 121 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%input_1_3_0_V_add = getelementptr [6 x i8]* %input_1_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 122 'getelementptr' 'input_1_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 123 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%input_2_0_0_V_add = getelementptr [6 x i8]* %input_2_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 124 'getelementptr' 'input_2_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 125 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%input_2_1_0_V_add = getelementptr [6 x i8]* %input_2_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 126 'getelementptr' 'input_2_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 127 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%input_2_2_0_V_add = getelementptr [6 x i8]* %input_2_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 128 'getelementptr' 'input_2_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 129 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%input_2_3_0_V_add = getelementptr [6 x i8]* %input_2_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 130 'getelementptr' 'input_2_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 131 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%input_3_0_0_V_add = getelementptr [6 x i8]* %input_3_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 132 'getelementptr' 'input_3_0_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 133 [2/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 133 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%input_3_1_0_V_add = getelementptr [6 x i8]* %input_3_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 134 'getelementptr' 'input_3_1_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 135 [2/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 135 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%input_3_2_0_V_add = getelementptr [6 x i8]* %input_3_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 136 'getelementptr' 'input_3_2_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 137 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%input_3_3_0_V_add = getelementptr [6 x i8]* %input_3_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 138 'getelementptr' 'input_3_3_0_V_add' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 139 [2/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 139 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 140 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 141 [1/1] (0.99ns)   --->   "%select_ln124_1 = select i1 %icmp_ln121, i7 %add_ln120, i7 %j_0_0" [./layer.h:124]   --->   Operation 141 'select' 'select_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i7 %select_ln124_1 to i11" [./layer.h:121]   --->   Operation 142 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %select_ln124, i7 0)" [./layer.h:124]   --->   Operation 143 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i10 %tmp_51 to i11" [./layer.h:124]   --->   Operation 144 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln124, i5 0)" [./layer.h:124]   --->   Operation 145 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i8 %tmp_52 to i11" [./layer.h:124]   --->   Operation 146 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i11 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 147 'sub' 'sub_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i11 %zext_ln121, %sub_ln124" [./layer.h:124]   --->   Operation 148 'add' 'add_ln124' <Predicate = (!icmp_ln120)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i11 %add_ln124 to i64" [./layer.h:124]   --->   Operation 149 'sext' 'sext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%packed_weights_0_ad = getelementptr [576 x i8]* %packed_weights_0, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 150 'getelementptr' 'packed_weights_0_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%packed_weights_1_ad = getelementptr [576 x i8]* %packed_weights_1, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 151 'getelementptr' 'packed_weights_1_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%packed_weights_2_ad = getelementptr [576 x i8]* %packed_weights_2, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 152 'getelementptr' 'packed_weights_2_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%packed_weights_3_ad = getelementptr [576 x i8]* %packed_weights_3, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 153 'getelementptr' 'packed_weights_3_ad' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 154 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 155 [1/2] (2.32ns)   --->   "%input_0_0_0_V_loa = load i8* %input_0_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 155 'load' 'input_0_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 156 [1/2] (2.32ns)   --->   "%input_0_1_0_V_loa = load i8* %input_0_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 156 'load' 'input_0_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 157 [1/2] (2.32ns)   --->   "%input_0_2_0_V_loa = load i8* %input_0_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 157 'load' 'input_0_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 158 [1/2] (2.32ns)   --->   "%input_0_3_0_V_loa = load i8* %input_0_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 158 'load' 'input_0_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 159 [2/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 159 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 160 [1/2] (2.32ns)   --->   "%input_1_0_0_V_loa = load i8* %input_1_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 160 'load' 'input_1_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 161 [1/2] (2.32ns)   --->   "%input_1_1_0_V_loa = load i8* %input_1_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 161 'load' 'input_1_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 162 [1/2] (2.32ns)   --->   "%input_1_2_0_V_loa = load i8* %input_1_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 162 'load' 'input_1_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 163 [1/2] (2.32ns)   --->   "%input_1_3_0_V_loa = load i8* %input_1_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 163 'load' 'input_1_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 164 [2/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 164 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 165 [1/2] (2.32ns)   --->   "%input_2_0_0_V_loa = load i8* %input_2_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 165 'load' 'input_2_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 166 [1/2] (2.32ns)   --->   "%input_2_1_0_V_loa = load i8* %input_2_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 166 'load' 'input_2_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 167 [1/2] (2.32ns)   --->   "%input_2_2_0_V_loa = load i8* %input_2_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 167 'load' 'input_2_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 168 [1/2] (2.32ns)   --->   "%input_2_3_0_V_loa = load i8* %input_2_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 168 'load' 'input_2_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 169 [2/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 169 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 170 [1/2] (2.32ns)   --->   "%input_3_0_0_V_loa = load i8* %input_3_0_0_V_add, align 1" [./layer.h:128]   --->   Operation 170 'load' 'input_3_0_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 171 [1/2] (2.32ns)   --->   "%input_3_1_0_V_loa = load i8* %input_3_1_0_V_add, align 1" [./layer.h:128]   --->   Operation 171 'load' 'input_3_1_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 172 [1/2] (2.32ns)   --->   "%input_3_2_0_V_loa = load i8* %input_3_2_0_V_add, align 1" [./layer.h:128]   --->   Operation 172 'load' 'input_3_2_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_3 : Operation 173 [1/2] (2.32ns)   --->   "%input_3_3_0_V_loa = load i8* %input_3_3_0_V_add, align 1" [./layer.h:128]   --->   Operation 173 'load' 'input_3_3_0_V_loa' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>

State 4 <SV = 3> <Delay = 7.89>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i7 %select_ln124_1 to i64" [./layer.h:124]   --->   Operation 174 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 175 [1/2] (3.25ns)   --->   "%packed_weights_0_lo = load i8* %packed_weights_0_ad, align 1" [./layer.h:124]   --->   Operation 175 'load' 'packed_weights_0_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %packed_weights_0_lo to i2" [./layer.h:126]   --->   Operation 176 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 177 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 178 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_0_0_V_loa" [./layer.h:129]   --->   Operation 179 'sub' 'sub_ln701' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 180 'xor' 'xor_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 181 'and' 'and_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [96 x i38]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 182 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 183 [2/2] (3.25ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 183 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 184 'select' 'select_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 185 'select' 'select_ln129' <Predicate = (!icmp_ln120)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 186 'partselect' 'trunc_ln126_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.95ns)   --->   "%icmp_ln128_1 = icmp eq i2 %trunc_ln126_3, 1" [./layer.h:128]   --->   Operation 187 'icmp' 'icmp_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.95ns)   --->   "%icmp_ln129_1 = icmp eq i2 %trunc_ln126_3, -2" [./layer.h:129]   --->   Operation 188 'icmp' 'icmp_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.91ns)   --->   "%sub_ln701_1 = sub i8 0, %input_0_1_0_V_loa" [./layer.h:129]   --->   Operation 189 'sub' 'sub_ln701_1' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%xor_ln128_1 = xor i1 %icmp_ln128_1, true" [./layer.h:128]   --->   Operation 190 'xor' 'xor_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%and_ln129_1 = and i1 %icmp_ln129_1, %xor_ln128_1" [./layer.h:129]   --->   Operation 191 'and' 'and_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln128_1 = select i1 %icmp_ln128_1, i8 %input_0_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 192 'select' 'select_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln129_1 = select i1 %and_ln129_1, i8 %sub_ln701_1, i8 %select_ln128_1" [./layer.h:129]   --->   Operation 193 'select' 'select_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%shl_ln703_1 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_1, i20 0)" [./layer.h:130]   --->   Operation 194 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_1 = sext i28 %shl_ln703_1 to i29" [./layer.h:130]   --->   Operation 195 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 196 'partselect' 'trunc_ln126_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.95ns)   --->   "%icmp_ln128_2 = icmp eq i2 %trunc_ln126_4, 1" [./layer.h:128]   --->   Operation 197 'icmp' 'icmp_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.95ns)   --->   "%icmp_ln129_2 = icmp eq i2 %trunc_ln126_4, -2" [./layer.h:129]   --->   Operation 198 'icmp' 'icmp_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (1.91ns)   --->   "%sub_ln701_2 = sub i8 0, %input_0_2_0_V_loa" [./layer.h:129]   --->   Operation 199 'sub' 'sub_ln701_2' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%xor_ln128_2 = xor i1 %icmp_ln128_2, true" [./layer.h:128]   --->   Operation 200 'xor' 'xor_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%and_ln129_2 = and i1 %icmp_ln129_2, %xor_ln128_2" [./layer.h:129]   --->   Operation 201 'and' 'and_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln128_2 = select i1 %icmp_ln128_2, i8 %input_0_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 202 'select' 'select_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_2)   --->   "%select_ln129_2 = select i1 %and_ln129_2, i8 %sub_ln701_2, i8 %select_ln128_2" [./layer.h:129]   --->   Operation 203 'select' 'select_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_2 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_2, i20 0)" [./layer.h:130]   --->   Operation 204 'bitconcatenate' 'shl_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_2 = sext i28 %shl_ln703_2 to i29" [./layer.h:130]   --->   Operation 205 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_0_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 206 'partselect' 'trunc_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (3.25ns)   --->   "%packed_weights_1_lo = load i8* %packed_weights_1_ad, align 1" [./layer.h:124]   --->   Operation 207 'load' 'packed_weights_1_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln126_2 = trunc i8 %packed_weights_1_lo to i2" [./layer.h:126]   --->   Operation 208 'trunc' 'trunc_ln126_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln126_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 209 'partselect' 'trunc_ln126_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln126_9 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 210 'partselect' 'trunc_ln126_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln128_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_1_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 211 'partselect' 'trunc_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.95ns)   --->   "%icmp_ln128_7 = icmp eq i2 %trunc_ln128_1, 1" [./layer.h:128]   --->   Operation 212 'icmp' 'icmp_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.95ns)   --->   "%icmp_ln129_7 = icmp eq i2 %trunc_ln128_1, -2" [./layer.h:129]   --->   Operation 213 'icmp' 'icmp_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (1.91ns)   --->   "%sub_ln701_7 = sub i8 0, %input_1_3_0_V_loa" [./layer.h:129]   --->   Operation 214 'sub' 'sub_ln701_7' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%xor_ln128_7 = xor i1 %icmp_ln128_7, true" [./layer.h:128]   --->   Operation 215 'xor' 'xor_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%and_ln129_7 = and i1 %icmp_ln129_7, %xor_ln128_7" [./layer.h:129]   --->   Operation 216 'and' 'and_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%select_ln128_7 = select i1 %icmp_ln128_7, i8 %input_1_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 217 'select' 'select_ln128_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%select_ln129_7 = select i1 %and_ln129_7, i8 %sub_ln701_7, i8 %select_ln128_7" [./layer.h:129]   --->   Operation 218 'select' 'select_ln129_7' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%shl_ln703_7 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_7, i20 0)" [./layer.h:130]   --->   Operation 219 'bitconcatenate' 'shl_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%sext_ln703_7 = sext i28 %shl_ln703_7 to i29" [./layer.h:130]   --->   Operation 220 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 221 [1/2] (3.25ns)   --->   "%packed_weights_2_lo = load i8* %packed_weights_2_ad, align 1" [./layer.h:124]   --->   Operation 221 'load' 'packed_weights_2_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln126_6 = trunc i8 %packed_weights_2_lo to i2" [./layer.h:126]   --->   Operation 222 'trunc' 'trunc_ln126_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.95ns)   --->   "%icmp_ln128_8 = icmp eq i2 %trunc_ln126_6, 1" [./layer.h:128]   --->   Operation 223 'icmp' 'icmp_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.95ns)   --->   "%icmp_ln129_8 = icmp eq i2 %trunc_ln126_6, -2" [./layer.h:129]   --->   Operation 224 'icmp' 'icmp_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (1.91ns)   --->   "%sub_ln701_8 = sub i8 0, %input_2_0_0_V_loa" [./layer.h:129]   --->   Operation 225 'sub' 'sub_ln701_8' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%xor_ln128_8 = xor i1 %icmp_ln128_8, true" [./layer.h:128]   --->   Operation 226 'xor' 'xor_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%and_ln129_8 = and i1 %icmp_ln129_8, %xor_ln128_8" [./layer.h:129]   --->   Operation 227 'and' 'and_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln128_8 = select i1 %icmp_ln128_8, i8 %input_2_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 228 'select' 'select_ln128_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_8)   --->   "%select_ln129_8 = select i1 %and_ln129_8, i8 %sub_ln701_8, i8 %select_ln128_8" [./layer.h:129]   --->   Operation 229 'select' 'select_ln129_8' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_8 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_8, i20 0)" [./layer.h:130]   --->   Operation 230 'bitconcatenate' 'shl_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_39)   --->   "%sext_ln703_8 = sext i28 %shl_ln703_8 to i29" [./layer.h:130]   --->   Operation 231 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln126_1 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 232 'partselect' 'trunc_ln126_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.95ns)   --->   "%icmp_ln128_9 = icmp eq i2 %trunc_ln126_1, 1" [./layer.h:128]   --->   Operation 233 'icmp' 'icmp_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (0.95ns)   --->   "%icmp_ln129_9 = icmp eq i2 %trunc_ln126_1, -2" [./layer.h:129]   --->   Operation 234 'icmp' 'icmp_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (1.91ns)   --->   "%sub_ln701_9 = sub i8 0, %input_2_1_0_V_loa" [./layer.h:129]   --->   Operation 235 'sub' 'sub_ln701_9' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%xor_ln128_9 = xor i1 %icmp_ln128_9, true" [./layer.h:128]   --->   Operation 236 'xor' 'xor_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%and_ln129_9 = and i1 %icmp_ln129_9, %xor_ln128_9" [./layer.h:129]   --->   Operation 237 'and' 'and_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%select_ln128_9 = select i1 %icmp_ln128_9, i8 %input_2_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 238 'select' 'select_ln128_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%select_ln129_9 = select i1 %and_ln129_9, i8 %sub_ln701_9, i8 %select_ln128_9" [./layer.h:129]   --->   Operation 239 'select' 'select_ln129_9' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%shl_ln703_9 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_9, i20 0)" [./layer.h:130]   --->   Operation 240 'bitconcatenate' 'shl_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%sext_ln703_9 = sext i28 %shl_ln703_9 to i29" [./layer.h:130]   --->   Operation 241 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln126_5 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 242 'partselect' 'trunc_ln126_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.95ns)   --->   "%icmp_ln128_10 = icmp eq i2 %trunc_ln126_5, 1" [./layer.h:128]   --->   Operation 243 'icmp' 'icmp_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.95ns)   --->   "%icmp_ln129_10 = icmp eq i2 %trunc_ln126_5, -2" [./layer.h:129]   --->   Operation 244 'icmp' 'icmp_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (1.91ns)   --->   "%sub_ln701_10 = sub i8 0, %input_2_2_0_V_loa" [./layer.h:129]   --->   Operation 245 'sub' 'sub_ln701_10' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%xor_ln128_10 = xor i1 %icmp_ln128_10, true" [./layer.h:128]   --->   Operation 246 'xor' 'xor_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%and_ln129_10 = and i1 %icmp_ln129_10, %xor_ln128_10" [./layer.h:129]   --->   Operation 247 'and' 'and_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln128_10 = select i1 %icmp_ln128_10, i8 %input_2_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 248 'select' 'select_ln128_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_s)   --->   "%select_ln129_10 = select i1 %and_ln129_10, i8 %sub_ln701_10, i8 %select_ln128_10" [./layer.h:129]   --->   Operation 249 'select' 'select_ln129_10' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_s = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_10, i20 0)" [./layer.h:130]   --->   Operation 250 'bitconcatenate' 'shl_ln703_s' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_40)   --->   "%sext_ln703_10 = sext i28 %shl_ln703_s to i29" [./layer.h:130]   --->   Operation 251 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln128_2 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_2_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 252 'partselect' 'trunc_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.95ns)   --->   "%icmp_ln128_11 = icmp eq i2 %trunc_ln128_2, 1" [./layer.h:128]   --->   Operation 253 'icmp' 'icmp_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.95ns)   --->   "%icmp_ln129_11 = icmp eq i2 %trunc_ln128_2, -2" [./layer.h:129]   --->   Operation 254 'icmp' 'icmp_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (1.91ns)   --->   "%sub_ln701_11 = sub i8 0, %input_2_3_0_V_loa" [./layer.h:129]   --->   Operation 255 'sub' 'sub_ln701_11' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%xor_ln128_11 = xor i1 %icmp_ln128_11, true" [./layer.h:128]   --->   Operation 256 'xor' 'xor_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%and_ln129_11 = and i1 %icmp_ln129_11, %xor_ln128_11" [./layer.h:129]   --->   Operation 257 'and' 'and_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln128_11 = select i1 %icmp_ln128_11, i8 %input_2_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 258 'select' 'select_ln128_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%select_ln129_11 = select i1 %and_ln129_11, i8 %sub_ln701_11, i8 %select_ln128_11" [./layer.h:129]   --->   Operation 259 'select' 'select_ln129_11' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%shl_ln703_10 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_11, i20 0)" [./layer.h:130]   --->   Operation 260 'bitconcatenate' 'shl_ln703_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_11 = sext i28 %shl_ln703_10 to i29" [./layer.h:130]   --->   Operation 261 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 262 [1/2] (3.25ns)   --->   "%packed_weights_3_lo = load i8* %packed_weights_3_ad, align 1" [./layer.h:124]   --->   Operation 262 'load' 'packed_weights_3_lo' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln126_7 = trunc i8 %packed_weights_3_lo to i2" [./layer.h:126]   --->   Operation 263 'trunc' 'trunc_ln126_7' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.95ns)   --->   "%icmp_ln128_12 = icmp eq i2 %trunc_ln126_7, 1" [./layer.h:128]   --->   Operation 264 'icmp' 'icmp_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.95ns)   --->   "%icmp_ln129_12 = icmp eq i2 %trunc_ln126_7, -2" [./layer.h:129]   --->   Operation 265 'icmp' 'icmp_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (1.91ns)   --->   "%sub_ln701_12 = sub i8 0, %input_3_0_0_V_loa" [./layer.h:129]   --->   Operation 266 'sub' 'sub_ln701_12' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%xor_ln128_12 = xor i1 %icmp_ln128_12, true" [./layer.h:128]   --->   Operation 267 'xor' 'xor_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%and_ln129_12 = and i1 %icmp_ln129_12, %xor_ln128_12" [./layer.h:129]   --->   Operation 268 'and' 'and_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln128_12 = select i1 %icmp_ln128_12, i8 %input_3_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 269 'select' 'select_ln128_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_11)   --->   "%select_ln129_12 = select i1 %and_ln129_12, i8 %sub_ln701_12, i8 %select_ln128_12" [./layer.h:129]   --->   Operation 270 'select' 'select_ln129_12' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_11 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_12, i20 0)" [./layer.h:130]   --->   Operation 271 'bitconcatenate' 'shl_ln703_11' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_42)   --->   "%sext_ln703_12 = sext i28 %shl_ln703_11 to i29" [./layer.h:130]   --->   Operation 272 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln126_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 2, i32 3)" [./layer.h:126]   --->   Operation 273 'partselect' 'trunc_ln126_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (1.91ns)   --->   "%sub_ln701_13 = sub i8 0, %input_3_1_0_V_loa" [./layer.h:129]   --->   Operation 274 'sub' 'sub_ln701_13' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln126_10 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 4, i32 5)" [./layer.h:126]   --->   Operation 275 'partselect' 'trunc_ln126_10' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.95ns)   --->   "%icmp_ln128_14 = icmp eq i2 %trunc_ln126_10, 1" [./layer.h:128]   --->   Operation 276 'icmp' 'icmp_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.95ns)   --->   "%icmp_ln129_14 = icmp eq i2 %trunc_ln126_10, -2" [./layer.h:129]   --->   Operation 277 'icmp' 'icmp_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (1.91ns)   --->   "%sub_ln701_14 = sub i8 0, %input_3_2_0_V_loa" [./layer.h:129]   --->   Operation 278 'sub' 'sub_ln701_14' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%xor_ln128_14 = xor i1 %icmp_ln128_14, true" [./layer.h:128]   --->   Operation 279 'xor' 'xor_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%and_ln129_14 = and i1 %icmp_ln129_14, %xor_ln128_14" [./layer.h:129]   --->   Operation 280 'and' 'and_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%select_ln128_14 = select i1 %icmp_ln128_14, i8 %input_3_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 281 'select' 'select_ln128_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%select_ln129_14 = select i1 %and_ln129_14, i8 %sub_ln701_14, i8 %select_ln128_14" [./layer.h:129]   --->   Operation 282 'select' 'select_ln129_14' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%shl_ln703_13 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_14, i20 0)" [./layer.h:130]   --->   Operation 283 'bitconcatenate' 'shl_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%sext_ln703_14 = sext i28 %shl_ln703_13 to i29" [./layer.h:130]   --->   Operation 284 'sext' 'sext_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln128_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_3_lo, i32 6, i32 7)" [./layer.h:128]   --->   Operation 285 'partselect' 'trunc_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.95ns)   --->   "%icmp_ln128_15 = icmp eq i2 %trunc_ln128_3, 1" [./layer.h:128]   --->   Operation 286 'icmp' 'icmp_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.95ns)   --->   "%icmp_ln129_15 = icmp eq i2 %trunc_ln128_3, -2" [./layer.h:129]   --->   Operation 287 'icmp' 'icmp_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (1.91ns)   --->   "%sub_ln701_15 = sub i8 0, %input_3_3_0_V_loa" [./layer.h:129]   --->   Operation 288 'sub' 'sub_ln701_15' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%xor_ln128_15 = xor i1 %icmp_ln128_15, true" [./layer.h:128]   --->   Operation 289 'xor' 'xor_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%and_ln129_15 = and i1 %icmp_ln129_15, %xor_ln128_15" [./layer.h:129]   --->   Operation 290 'and' 'and_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%select_ln128_15 = select i1 %icmp_ln128_15, i8 %input_3_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 291 'select' 'select_ln128_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_14)   --->   "%select_ln129_15 = select i1 %and_ln129_15, i8 %sub_ln701_15, i8 %select_ln128_15" [./layer.h:129]   --->   Operation 292 'select' 'select_ln129_15' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_14 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_15, i20 0)" [./layer.h:130]   --->   Operation 293 'bitconcatenate' 'shl_ln703_14' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_43)   --->   "%sext_ln703_15 = sext i28 %shl_ln703_14 to i29" [./layer.h:130]   --->   Operation 294 'sext' 'sext_ln703_15' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_33 = add i29 %sext_ln703_1, %sext_ln703_2" [./layer.h:130]   --->   Operation 295 'add' 'add_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_39 = add i29 %sext_ln703_7, %sext_ln703_8" [./layer.h:130]   --->   Operation 296 'add' 'add_ln703_39' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_40 = add i29 %sext_ln703_9, %sext_ln703_10" [./layer.h:130]   --->   Operation 297 'add' 'add_ln703_40' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_42 = add i29 %sext_ln703_11, %sext_ln703_12" [./layer.h:130]   --->   Operation 298 'add' 'add_ln703_42' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_43 = add i29 %sext_ln703_14, %sext_ln703_15" [./layer.h:130]   --->   Operation 299 'add' 'add_ln703_43' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 1, %select_ln124" [./layer.h:121]   --->   Operation 300 'add' 'add_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.43>
ST_5 : Operation 301 [1/2] (3.25ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 301 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129, i20 0)" [./layer.h:130]   --->   Operation 302 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln to i38" [./layer.h:130]   --->   Operation 303 'sext' 'sext_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.95ns)   --->   "%icmp_ln128_3 = icmp eq i2 %trunc_ln, 1" [./layer.h:128]   --->   Operation 304 'icmp' 'icmp_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 305 [1/1] (0.95ns)   --->   "%icmp_ln129_3 = icmp eq i2 %trunc_ln, -2" [./layer.h:129]   --->   Operation 305 'icmp' 'icmp_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (1.91ns)   --->   "%sub_ln701_3 = sub i8 0, %input_0_3_0_V_loa" [./layer.h:129]   --->   Operation 306 'sub' 'sub_ln701_3' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%xor_ln128_3 = xor i1 %icmp_ln128_3, true" [./layer.h:128]   --->   Operation 307 'xor' 'xor_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%and_ln129_3 = and i1 %icmp_ln129_3, %xor_ln128_3" [./layer.h:129]   --->   Operation 308 'and' 'and_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%select_ln128_3 = select i1 %icmp_ln128_3, i8 %input_0_3_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 309 'select' 'select_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%select_ln129_3 = select i1 %and_ln129_3, i8 %sub_ln701_3, i8 %select_ln128_3" [./layer.h:129]   --->   Operation 310 'select' 'select_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%shl_ln703_3 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_3, i20 0)" [./layer.h:130]   --->   Operation 311 'bitconcatenate' 'shl_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%sext_ln703_3 = sext i28 %shl_ln703_3 to i29" [./layer.h:130]   --->   Operation 312 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.95ns)   --->   "%icmp_ln128_4 = icmp eq i2 %trunc_ln126_2, 1" [./layer.h:128]   --->   Operation 313 'icmp' 'icmp_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (0.95ns)   --->   "%icmp_ln129_4 = icmp eq i2 %trunc_ln126_2, -2" [./layer.h:129]   --->   Operation 314 'icmp' 'icmp_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (1.91ns)   --->   "%sub_ln701_4 = sub i8 0, %input_1_0_0_V_loa" [./layer.h:129]   --->   Operation 315 'sub' 'sub_ln701_4' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%xor_ln128_4 = xor i1 %icmp_ln128_4, true" [./layer.h:128]   --->   Operation 316 'xor' 'xor_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%and_ln129_4 = and i1 %icmp_ln129_4, %xor_ln128_4" [./layer.h:129]   --->   Operation 317 'and' 'and_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln128_4 = select i1 %icmp_ln128_4, i8 %input_1_0_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 318 'select' 'select_ln128_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_4)   --->   "%select_ln129_4 = select i1 %and_ln129_4, i8 %sub_ln701_4, i8 %select_ln128_4" [./layer.h:129]   --->   Operation 319 'select' 'select_ln129_4' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 320 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_4 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_4, i20 0)" [./layer.h:130]   --->   Operation 320 'bitconcatenate' 'shl_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_35)   --->   "%sext_ln703_4 = sext i28 %shl_ln703_4 to i29" [./layer.h:130]   --->   Operation 321 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.95ns)   --->   "%icmp_ln128_5 = icmp eq i2 %trunc_ln126_8, 1" [./layer.h:128]   --->   Operation 322 'icmp' 'icmp_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.95ns)   --->   "%icmp_ln129_5 = icmp eq i2 %trunc_ln126_8, -2" [./layer.h:129]   --->   Operation 323 'icmp' 'icmp_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (1.91ns)   --->   "%sub_ln701_5 = sub i8 0, %input_1_1_0_V_loa" [./layer.h:129]   --->   Operation 324 'sub' 'sub_ln701_5' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%xor_ln128_5 = xor i1 %icmp_ln128_5, true" [./layer.h:128]   --->   Operation 325 'xor' 'xor_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%and_ln129_5 = and i1 %icmp_ln129_5, %xor_ln128_5" [./layer.h:129]   --->   Operation 326 'and' 'and_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln128_5 = select i1 %icmp_ln128_5, i8 %input_1_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 327 'select' 'select_ln128_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%select_ln129_5 = select i1 %and_ln129_5, i8 %sub_ln701_5, i8 %select_ln128_5" [./layer.h:129]   --->   Operation 328 'select' 'select_ln129_5' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%shl_ln703_5 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_5, i20 0)" [./layer.h:130]   --->   Operation 329 'bitconcatenate' 'shl_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_5 = sext i28 %shl_ln703_5 to i29" [./layer.h:130]   --->   Operation 330 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.95ns)   --->   "%icmp_ln128_6 = icmp eq i2 %trunc_ln126_9, 1" [./layer.h:128]   --->   Operation 331 'icmp' 'icmp_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.95ns)   --->   "%icmp_ln129_6 = icmp eq i2 %trunc_ln126_9, -2" [./layer.h:129]   --->   Operation 332 'icmp' 'icmp_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 333 [1/1] (1.91ns)   --->   "%sub_ln701_6 = sub i8 0, %input_1_2_0_V_loa" [./layer.h:129]   --->   Operation 333 'sub' 'sub_ln701_6' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%xor_ln128_6 = xor i1 %icmp_ln128_6, true" [./layer.h:128]   --->   Operation 334 'xor' 'xor_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%and_ln129_6 = and i1 %icmp_ln129_6, %xor_ln128_6" [./layer.h:129]   --->   Operation 335 'and' 'and_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln128_6 = select i1 %icmp_ln128_6, i8 %input_1_2_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 336 'select' 'select_ln128_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_6)   --->   "%select_ln129_6 = select i1 %and_ln129_6, i8 %sub_ln701_6, i8 %select_ln128_6" [./layer.h:129]   --->   Operation 337 'select' 'select_ln129_6' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_6 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_6, i20 0)" [./layer.h:130]   --->   Operation 338 'bitconcatenate' 'shl_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_5 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_36)   --->   "%sext_ln703_6 = sext i28 %shl_ln703_6 to i29" [./layer.h:130]   --->   Operation 339 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.95ns)   --->   "%icmp_ln128_13 = icmp eq i2 %trunc_ln126_s, 1" [./layer.h:128]   --->   Operation 340 'icmp' 'icmp_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.95ns)   --->   "%icmp_ln129_13 = icmp eq i2 %trunc_ln126_s, -2" [./layer.h:129]   --->   Operation 341 'icmp' 'icmp_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%xor_ln128_13 = xor i1 %icmp_ln128_13, true" [./layer.h:128]   --->   Operation 342 'xor' 'xor_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%and_ln129_13 = and i1 %icmp_ln129_13, %xor_ln128_13" [./layer.h:129]   --->   Operation 343 'and' 'and_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln128_13 = select i1 %icmp_ln128_13, i8 %input_3_1_0_V_loa, i8 0" [./layer.h:128]   --->   Operation 344 'select' 'select_ln128_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%select_ln129_13 = select i1 %and_ln129_13, i8 %sub_ln701_13, i8 %select_ln128_13" [./layer.h:129]   --->   Operation 345 'select' 'select_ln129_13' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%shl_ln703_12 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_13, i20 0)" [./layer.h:130]   --->   Operation 346 'bitconcatenate' 'shl_ln703_12' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_13 = sext i28 %shl_ln703_12 to i30" [./layer.h:130]   --->   Operation 347 'sext' 'sext_ln703_13' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i38 %output_0_V_load, %sext_ln703" [./layer.h:130]   --->   Operation 348 'add' 'add_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln703_16 = sext i29 %add_ln703_33 to i38" [./layer.h:130]   --->   Operation 349 'sext' 'sext_ln703_16' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (4.54ns) (root node of TernaryAdder)   --->   "%add_ln703_34 = add i38 %sext_ln703_16, %add_ln703" [./layer.h:130]   --->   Operation 350 'add' 'add_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 4.54> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 351 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_35 = add i29 %sext_ln703_3, %sext_ln703_4" [./layer.h:130]   --->   Operation 351 'add' 'add_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i29 %add_ln703_35 to i30" [./layer.h:130]   --->   Operation 352 'sext' 'sext_ln703_17' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_36 = add i29 %sext_ln703_5, %sext_ln703_6" [./layer.h:130]   --->   Operation 353 'add' 'add_ln703_36' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i29 %add_ln703_36 to i30" [./layer.h:130]   --->   Operation 354 'sext' 'sext_ln703_18' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (2.46ns)   --->   "%add_ln703_37 = add i30 %sext_ln703_18, %sext_ln703_17" [./layer.h:130]   --->   Operation 355 'add' 'add_ln703_37' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln703_20 = sext i29 %add_ln703_39 to i30" [./layer.h:130]   --->   Operation 356 'sext' 'sext_ln703_20' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln703_21 = sext i29 %add_ln703_40 to i30" [./layer.h:130]   --->   Operation 357 'sext' 'sext_ln703_21' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (2.46ns)   --->   "%add_ln703_41 = add i30 %sext_ln703_21, %sext_ln703_20" [./layer.h:130]   --->   Operation 358 'add' 'add_ln703_41' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln703_22 = sext i30 %add_ln703_41 to i32" [./layer.h:130]   --->   Operation 359 'sext' 'sext_ln703_22' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln703_23 = sext i29 %add_ln703_42 to i31" [./layer.h:130]   --->   Operation 360 'sext' 'sext_ln703_23' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_44)   --->   "%sext_ln703_24 = sext i29 %add_ln703_43 to i30" [./layer.h:130]   --->   Operation 361 'sext' 'sext_ln703_24' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (2.46ns) (out node of the LUT)   --->   "%add_ln703_44 = add i30 %sext_ln703_24, %sext_ln703_13" [./layer.h:130]   --->   Operation 362 'add' 'add_ln703_44' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln703_25 = sext i30 %add_ln703_44 to i31" [./layer.h:130]   --->   Operation 363 'sext' 'sext_ln703_25' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (2.49ns)   --->   "%add_ln703_45 = add i31 %sext_ln703_25, %sext_ln703_23" [./layer.h:130]   --->   Operation 364 'add' 'add_ln703_45' <Predicate = (!icmp_ln120)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln703_26 = sext i31 %add_ln703_45 to i32" [./layer.h:130]   --->   Operation 365 'sext' 'sext_ln703_26' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (2.52ns)   --->   "%add_ln703_46 = add i32 %sext_ln703_26, %sext_ln703_22" [./layer.h:130]   --->   Operation 366 'add' 'add_ln703_46' <Predicate = (!icmp_ln120)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.80>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln703_19 = sext i30 %add_ln703_37 to i38" [./layer.h:130]   --->   Operation 367 'sext' 'sext_ln703_19' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_38 = add i38 %sext_ln703_19, %add_ln703_34" [./layer.h:130]   --->   Operation 368 'add' 'add_ln703_38' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln703_27 = sext i32 %add_ln703_46 to i38" [./layer.h:130]   --->   Operation 369 'sext' 'sext_ln703_27' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (4.54ns) (root node of TernaryAdder)   --->   "%add_ln703_47 = add i38 %sext_ln703_27, %add_ln703_38" [./layer.h:130]   --->   Operation 370 'add' 'add_ln703_47' <Predicate = (!icmp_ln120)> <Delay = 4.54> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 371 [1/1] (3.25ns)   --->   "store i38 %add_ln703_47, i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 371 'store' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)"   --->   Operation 372 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 373 'speclooptripcount' 'empty_89' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:121]   --->   Operation 374 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)" [./layer.h:121]   --->   Operation 375 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [./layer.h:122]   --->   Operation 376 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)" [./layer.h:133]   --->   Operation 377 'specregionend' 'empty_90' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (1.13ns)   --->   "%icmp_ln121_1 = icmp eq i3 %add_ln121, -2" [./layer.h:121]   --->   Operation 378 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121_1, label %ifTrue, label %ifFalse" [./layer.h:121]   --->   Operation 379 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%shl_ln2 = call i78 @_ssdm_op_BitConcatenate.i78.i38.i40(i38 %add_ln703_47, i40 0)" [./layer.h:134]   --->   Operation 380 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_7 : Operation 381 [82/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 381 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 382 [81/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 382 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 383 [80/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 383 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 384 [79/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 384 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 385 [78/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 385 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 386 [77/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 386 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 387 [76/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 387 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 388 [75/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 388 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 389 [74/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 389 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 390 [73/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 390 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 391 [72/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 391 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 392 [71/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 392 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 393 [70/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 393 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 394 [69/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 394 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 395 [68/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 395 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 396 [67/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 396 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 397 [66/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 397 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 398 [65/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 398 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 399 [64/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 399 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 400 [63/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 400 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 401 [62/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 401 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 402 [61/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 402 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 403 [60/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 403 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 404 [59/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 404 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 405 [58/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 405 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 406 [57/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 406 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 407 [56/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 407 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 408 [55/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 408 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 409 [54/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 409 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 410 [53/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 410 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 411 [52/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 411 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 412 [51/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 412 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 413 [50/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 413 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 414 [49/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 414 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 415 [48/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 415 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 416 [47/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 416 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 417 [46/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 417 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 418 [45/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 418 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 419 [44/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 419 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 420 [43/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 420 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 421 [42/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 421 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 422 [41/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 422 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 423 [40/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 423 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 424 [39/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 424 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 425 [38/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 425 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 426 [37/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 426 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 427 [36/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 427 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 428 [35/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 428 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 429 [34/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 429 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 430 [33/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 430 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 431 [32/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 431 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 432 [31/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 432 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 433 [30/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 433 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 434 [29/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 434 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 435 [28/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 435 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 436 [27/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 436 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 437 [26/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 437 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 438 [25/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 438 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 439 [24/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 439 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 440 [23/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 440 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 441 [22/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 441 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 442 [21/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 442 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 443 [20/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 443 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 444 [19/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 444 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 445 [18/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 445 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 446 [17/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 446 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 447 [16/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 447 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 448 [15/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 448 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 449 [14/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 449 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 450 [13/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 450 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 451 [12/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 451 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 452 [11/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 452 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 453 [10/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 453 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 454 [9/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 454 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 455 [8/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 455 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.27>
ST_82 : Operation 456 [7/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 456 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.27>
ST_83 : Operation 457 [6/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 457 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.27>
ST_84 : Operation 458 [5/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 458 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.27>
ST_85 : Operation 459 [4/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 459 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.27>
ST_86 : Operation 460 [3/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 460 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.27>
ST_87 : Operation 461 [2/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 461 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 8.52>
ST_88 : Operation 462 [1/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln2, %sext_ln1148" [./layer.h:134]   --->   Operation 462 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i78 %sdiv_ln1148 to i38" [./layer.h:134]   --->   Operation 463 'trunc' 'trunc_ln703' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_88 : Operation 464 [1/1] (3.25ns)   --->   "store i38 %trunc_ln703, i38* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 464 'store' <Predicate = (icmp_ln121_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 96> <RAM>
ST_88 : Operation 465 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 465 'br' <Predicate = (icmp_ln121_1)> <Delay = 0.00>

State 89 <SV = 2> <Delay = 0.00>
ST_89 : Operation 466 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)" [./layer.h:136]   --->   Operation 466 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 467 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 467 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.69ns
The critical path consists of the following:
	wire read on port 'w_scale_V' (./layer.h:112) [24]  (0 ns)
	'mul' operation ('mul_ln1118', ./layer.h:134) [29]  (8.69 ns)

 <State 2>: 4.43ns
The critical path consists of the following:
	'phi' operation ('ko_0_0', ./layer.h:121) with incoming values : ('add_ln121', ./layer.h:121) [35]  (0 ns)
	'icmp' operation ('icmp_ln121', ./layer.h:121) [43]  (1.13 ns)
	'select' operation ('select_ln124', ./layer.h:124) [44]  (0.98 ns)
	'getelementptr' operation ('input_0_0_0_V_add', ./layer.h:128) [66]  (0 ns)
	'load' operation ('input_0_0_0_V_loa', ./layer.h:128) on array 'input_0_0_0_V' [67]  (2.32 ns)

 <State 3>: 8ns
The critical path consists of the following:
	'select' operation ('select_ln124_1', ./layer.h:124) [45]  (0.993 ns)
	'add' operation ('add_ln124', ./layer.h:124) [57]  (3.76 ns)
	'getelementptr' operation ('packed_weights_0_ad', ./layer.h:124) [59]  (0 ns)
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [63]  (3.25 ns)

 <State 4>: 7.89ns
The critical path consists of the following:
	'load' operation ('packed_weights_0_lo', ./layer.h:124) on array 'packed_weights_0' [63]  (3.25 ns)
	'icmp' operation ('icmp_ln129_2', ./layer.h:129) [94]  (0.959 ns)
	'and' operation ('and_ln129_2', ./layer.h:129) [97]  (0 ns)
	'select' operation ('select_ln129_2', ./layer.h:129) [99]  (0 ns)
	'add' operation ('add_ln703_33', ./layer.h:130) [262]  (2.43 ns)
	blocking operation 1.25 ns on control path)

 <State 5>: 8.44ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln128_13', ./layer.h:128) [226]  (0.959 ns)
	'xor' operation ('xor_ln128_13', ./layer.h:128) [231]  (0 ns)
	'and' operation ('and_ln129_13', ./layer.h:129) [232]  (0 ns)
	'select' operation ('select_ln129_13', ./layer.h:129) [234]  (0 ns)
	'add' operation ('add_ln703_44', ./layer.h:130) [282]  (2.46 ns)
	'add' operation ('add_ln703_45', ./layer.h:130) [284]  (2.49 ns)
	'add' operation ('add_ln703_46', ./layer.h:130) [286]  (2.52 ns)

 <State 6>: 7.8ns
The critical path consists of the following:
	'add' operation ('add_ln703_38', ./layer.h:130) [271]  (0 ns)
	'add' operation ('add_ln703_47', ./layer.h:130) [288]  (4.55 ns)
	'store' operation ('store_ln130', ./layer.h:130) of variable 'add_ln703_47', ./layer.h:130 on array 'output_0_V' [289]  (3.25 ns)

 <State 7>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 8>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 9>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 10>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 11>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 12>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 13>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 14>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 15>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 16>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 17>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 18>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 19>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 20>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 21>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 22>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 23>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 24>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 25>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 26>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 27>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 28>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 29>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 30>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 31>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 32>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 33>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 34>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 35>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 36>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 37>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 38>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 39>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 40>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 41>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 42>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 43>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 44>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 45>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 46>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 47>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 48>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 49>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 50>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 51>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 52>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 53>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 54>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 55>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 56>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 57>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 58>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 59>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 60>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 61>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 62>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 63>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 64>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 65>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 66>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 67>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 68>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 69>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 70>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 71>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 72>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 73>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 74>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 75>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 76>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 77>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 78>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 79>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 80>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 81>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 82>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 83>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 84>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 85>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 86>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 87>: 5.27ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)

 <State 88>: 8.53ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [296]  (5.27 ns)
	'store' operation ('store_ln134', ./layer.h:134) of variable 'trunc_ln703', ./layer.h:134 on array 'output_0_V' [298]  (3.25 ns)

 <State 89>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
