
micro_needle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002908  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000018  20000000  00002908  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000220  20000018  00002920  00020018  2**2
                  ALLOC
  3 .stack        00000400  20000238  00002b40  00020018  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
  6 .debug_info   00057b79  00000000  00000000  0002009b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006076  00000000  00000000  00077c14  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006bc6  00000000  00000000  0007dc8a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000878  00000000  00000000  00084850  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dc0  00000000  00000000  000850c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b45c  00000000  00000000  00085e88  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000154bf  00000000  00000000  000a12e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007d200  00000000  00000000  000b67a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001490  00000000  00000000  001339a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	38 06 00 20 dd 21 00 00 db 21 00 00 db 21 00 00     8.. .!...!...!..
	...
      2c:	db 21 00 00 00 00 00 00 00 00 00 00 db 21 00 00     .!...........!..
      3c:	db 21 00 00 db 21 00 00 db 21 00 00 db 21 00 00     .!...!...!...!..
      4c:	db 21 00 00 39 05 00 00 db 21 00 00 db 21 00 00     .!..9....!...!..
      5c:	db 21 00 00 db 21 00 00 59 15 00 00 69 15 00 00     .!...!..Y...i...
      6c:	79 15 00 00 a5 1e 00 00 31 1f 00 00 3b 1f 00 00     y.......1...;...
      7c:	db 21 00 00 db 21 00 00 db 21 00 00 db 21 00 00     .!...!...!...!..

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000018 	.word	0x20000018
      ac:	00000000 	.word	0x00000000
      b0:	00002908 	.word	0x00002908

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	2000001c 	.word	0x2000001c
      e0:	00002908 	.word	0x00002908
      e4:	00002908 	.word	0x00002908
      e8:	00000000 	.word	0x00000000

000000ec <adc_get_status.isra.1>:
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
      ec:	7e03      	ldrb	r3, [r0, #24]
      ee:	2001      	movs	r0, #1
      f0:	b2db      	uxtb	r3, r3
      f2:	4018      	ands	r0, r3
      f4:	2202      	movs	r2, #2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
      f6:	0759      	lsls	r1, r3, #29
      f8:	d500      	bpl.n	fc <adc_get_status.isra.1+0x10>
		status_flags |= ADC_STATUS_WINDOW;
      fa:	4310      	orrs	r0, r2
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
      fc:	4213      	tst	r3, r2
      fe:	d001      	beq.n	104 <adc_get_status.isra.1+0x18>
		status_flags |= ADC_STATUS_OVERRUN;
     100:	2304      	movs	r3, #4
     102:	4318      	orrs	r0, r3
	}

	return status_flags;
}
     104:	4770      	bx	lr
	...

00000108 <configure_adc>:
#include <adc_sample.h>

uint16_t adc_result;

void configure_adc(void)
{
     108:	b510      	push	{r4, lr}
     10a:	b08c      	sub	sp, #48	; 0x30
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     10c:	4668      	mov	r0, sp
     10e:	f000 f865 	bl	1dc <adc_get_config_defaults>
	adc_init(&adc_instance, ADC, &config_adc);
     112:	4c0c      	ldr	r4, [pc, #48]	; (144 <configure_adc+0x3c>)
     114:	466a      	mov	r2, sp
     116:	490c      	ldr	r1, [pc, #48]	; (148 <configure_adc+0x40>)
     118:	0020      	movs	r0, r4
     11a:	f000 f881 	bl	220 <adc_init>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     11e:	6823      	ldr	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     120:	7e5a      	ldrb	r2, [r3, #25]
     122:	b252      	sxtb	r2, r2
     124:	2a00      	cmp	r2, #0
     126:	dbfb      	blt.n	120 <configure_adc+0x18>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     128:	220f      	movs	r2, #15
     12a:	759a      	strb	r2, [r3, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     12c:	761a      	strb	r2, [r3, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     12e:	7819      	ldrb	r1, [r3, #0]
     130:	3a0d      	subs	r2, #13
     132:	430a      	orrs	r2, r1
     134:	701a      	strb	r2, [r3, #0]
     136:	6822      	ldr	r2, [r4, #0]
     138:	7e53      	ldrb	r3, [r2, #25]
     13a:	b25b      	sxtb	r3, r3
     13c:	2b00      	cmp	r3, #0
     13e:	dbfb      	blt.n	138 <configure_adc+0x30>
	adc_enable(&adc_instance);
}
     140:	b00c      	add	sp, #48	; 0x30
     142:	bd10      	pop	{r4, pc}
     144:	2000008c 	.word	0x2000008c
     148:	42002000 	.word	0x42002000

0000014c <sample_adc>:


void sample_adc(void){
     14c:	b570      	push	{r4, r5, r6, lr}
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     14e:	4c13      	ldr	r4, [pc, #76]	; (19c <sample_adc+0x50>)
     150:	6823      	ldr	r3, [r4, #0]
     152:	7e5a      	ldrb	r2, [r3, #25]
     154:	b252      	sxtb	r2, r2
     156:	2a00      	cmp	r2, #0
     158:	dbfb      	blt.n	152 <sample_adc+0x6>

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     15a:	2202      	movs	r2, #2
     15c:	7b19      	ldrb	r1, [r3, #12]
     15e:	430a      	orrs	r2, r1
     160:	731a      	strb	r2, [r3, #12]
     162:	7e5a      	ldrb	r2, [r3, #25]
     164:	b252      	sxtb	r2, r2
     166:	2a00      	cmp	r2, #0
     168:	dbfb      	blt.n	162 <sample_adc+0x16>
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     16a:	2501      	movs	r5, #1
     16c:	6820      	ldr	r0, [r4, #0]
     16e:	f7ff ffbd 	bl	ec <adc_get_status.isra.1>
     172:	4228      	tst	r0, r5
     174:	d0fa      	beq.n	16c <sample_adc+0x20>
		/* Result not ready */
		return STATUS_BUSY;
	}

	Adc *const adc_module = module_inst->hw;
     176:	6820      	ldr	r0, [r4, #0]
     178:	7e43      	ldrb	r3, [r0, #25]
     17a:	b25b      	sxtb	r3, r3
     17c:	2b00      	cmp	r3, #0
     17e:	dbfb      	blt.n	178 <sample_adc+0x2c>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     180:	8b42      	ldrh	r2, [r0, #26]
     182:	4b07      	ldr	r3, [pc, #28]	; (1a0 <sample_adc+0x54>)
     184:	801a      	strh	r2, [r3, #0]
	adc_module->INTFLAG.reg = int_flags;
     186:	2301      	movs	r3, #1
     188:	7603      	strb	r3, [r0, #24]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     18a:	f7ff ffaf 	bl	ec <adc_get_status.isra.1>
     18e:	0743      	lsls	r3, r0, #29
     190:	d502      	bpl.n	198 <sample_adc+0x4c>
	adc_module->INTFLAG.reg = int_flags;
     192:	2202      	movs	r2, #2
     194:	6823      	ldr	r3, [r4, #0]
     196:	761a      	strb	r2, [r3, #24]
	adc_start_conversion(&adc_instance);
	do {
	} while (adc_read(&adc_instance, &adc_result) == STATUS_BUSY);
     198:	bd70      	pop	{r4, r5, r6, pc}
     19a:	46c0      	nop			; (mov r8, r8)
     19c:	2000008c 	.word	0x2000008c
     1a0:	20000088 	.word	0x20000088

000001a4 <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
     1a4:	b530      	push	{r4, r5, lr}
     1a6:	b097      	sub	sp, #92	; 0x5c
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     1a8:	ad02      	add	r5, sp, #8
{
     1aa:	0004      	movs	r4, r0
	const uint32_t pinmapping[] = {
     1ac:	2250      	movs	r2, #80	; 0x50
     1ae:	490a      	ldr	r1, [pc, #40]	; (1d8 <_adc_configure_ain_pin+0x34>)
     1b0:	0028      	movs	r0, r5
     1b2:	f002 fb33 	bl	281c <memcpy>
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     1b6:	2c09      	cmp	r4, #9
     1b8:	d80b      	bhi.n	1d2 <_adc_configure_ain_pin+0x2e>
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ba:	2300      	movs	r3, #0
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     1bc:	00a4      	lsls	r4, r4, #2
     1be:	5960      	ldr	r0, [r4, r5]
     1c0:	a901      	add	r1, sp, #4
     1c2:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1c4:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1c6:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     1c8:	b2c0      	uxtb	r0, r0
		config.mux_position = 1;
     1ca:	3301      	adds	r3, #1
     1cc:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     1ce:	f001 fc2b 	bl	1a28 <system_pinmux_pin_set_config>
	}
}
     1d2:	b017      	add	sp, #92	; 0x5c
     1d4:	bd30      	pop	{r4, r5, pc}
     1d6:	46c0      	nop			; (mov r8, r8)
     1d8:	00002830 	.word	0x00002830

000001dc <adc_get_config_defaults>:
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     1dc:	22c0      	movs	r2, #192	; 0xc0
     1de:	0152      	lsls	r2, r2, #5
     1e0:	81c2      	strh	r2, [r0, #14]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1e2:	0002      	movs	r2, r0
	config->clock_source                  = GCLK_GENERATOR_0;
     1e4:	2300      	movs	r3, #0
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     1e6:	322a      	adds	r2, #42	; 0x2a
	config->clock_source                  = GCLK_GENERATOR_0;
     1e8:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     1ea:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     1ec:	8043      	strh	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     1ee:	7103      	strb	r3, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     1f0:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     1f2:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
     1f4:	61c3      	str	r3, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     1f6:	6083      	str	r3, [r0, #8]
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     1f8:	7303      	strb	r3, [r0, #12]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     1fa:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     1fc:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     1fe:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     200:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     202:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     204:	7013      	strb	r3, [r2, #0]
	config->correction.correction_enable  = false;
     206:	1d42      	adds	r2, r0, #5
	config->run_in_standby                = false;
     208:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     20a:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     20c:	77d3      	strb	r3, [r2, #31]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     20e:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     210:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     212:	75c3      	strb	r3, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     214:	3226      	adds	r2, #38	; 0x26
	config->pin_scan.inputs_to_scan       = 0;
     216:	302c      	adds	r0, #44	; 0x2c
	config->pin_scan.offset_start_scan    = 0;
     218:	7013      	strb	r3, [r2, #0]
	config->pin_scan.inputs_to_scan       = 0;
     21a:	7003      	strb	r3, [r0, #0]
}
     21c:	4770      	bx	lr
	...

00000220 <adc_init>:
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     220:	2380      	movs	r3, #128	; 0x80
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     222:	b5f0      	push	{r4, r5, r6, r7, lr}
     224:	0014      	movs	r4, r2
     226:	4aab      	ldr	r2, [pc, #684]	; (4d4 <STACK_SIZE+0xd4>)
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     228:	6001      	str	r1, [r0, #0]
{
     22a:	0007      	movs	r7, r0
     22c:	6a10      	ldr	r0, [r2, #32]
     22e:	005b      	lsls	r3, r3, #1
     230:	4303      	orrs	r3, r0
     232:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     234:	780b      	ldrb	r3, [r1, #0]
{
     236:	b087      	sub	sp, #28
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     238:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     23a:	07db      	lsls	r3, r3, #31
     23c:	d500      	bpl.n	240 <adc_init+0x20>
     23e:	e0e5      	b.n	40c <STACK_SIZE+0xc>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     240:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     242:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     244:	079b      	lsls	r3, r3, #30
     246:	d500      	bpl.n	24a <adc_init+0x2a>
     248:	e0e0      	b.n	40c <STACK_SIZE+0xc>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     24a:	7863      	ldrb	r3, [r4, #1]
     24c:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     24e:	2b00      	cmp	r3, #0
     250:	d104      	bne.n	25c <adc_init+0x3c>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     252:	4aa1      	ldr	r2, [pc, #644]	; (4d8 <STACK_SIZE+0xd8>)
     254:	3304      	adds	r3, #4
     256:	6c11      	ldr	r1, [r2, #64]	; 0x40
     258:	430b      	orrs	r3, r1
     25a:	6413      	str	r3, [r2, #64]	; 0x40
	gclk_chan_conf.source_generator = config->clock_source;
     25c:	7823      	ldrb	r3, [r4, #0]
     25e:	a905      	add	r1, sp, #20
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     260:	2013      	movs	r0, #19
	gclk_chan_conf.source_generator = config->clock_source;
     262:	700b      	strb	r3, [r1, #0]
	Adc *const adc_module = module_inst->hw;
     264:	683d      	ldr	r5, [r7, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     266:	f001 fb7d 	bl	1964 <system_gclk_chan_set_config>
	system_gclk_chan_enable(ADC_GCLK_ID);
     26a:	2013      	movs	r0, #19
     26c:	f001 fb3e 	bl	18ec <system_gclk_chan_enable>
	if (config->pin_scan.inputs_to_scan != 0) {
     270:	0023      	movs	r3, r4
     272:	332c      	adds	r3, #44	; 0x2c
     274:	9302      	str	r3, [sp, #8]
     276:	781b      	ldrb	r3, [r3, #0]
     278:	7b22      	ldrb	r2, [r4, #12]
     27a:	9201      	str	r2, [sp, #4]
     27c:	2b00      	cmp	r3, #0
     27e:	d033      	beq.n	2e8 <adc_init+0xc8>
		uint8_t offset = config->pin_scan.offset_start_scan;
     280:	0022      	movs	r2, r4
     282:	322b      	adds	r2, #43	; 0x2b
		uint8_t start_pin =
     284:	7816      	ldrb	r6, [r2, #0]
     286:	9a01      	ldr	r2, [sp, #4]
     288:	1996      	adds	r6, r2, r6
     28a:	b2f6      	uxtb	r6, r6
		uint8_t end_pin =
     28c:	199b      	adds	r3, r3, r6
     28e:	b2db      	uxtb	r3, r3
     290:	9303      	str	r3, [sp, #12]
     292:	9b01      	ldr	r3, [sp, #4]
     294:	1af0      	subs	r0, r6, r3
		while (start_pin < end_pin) {
     296:	9b03      	ldr	r3, [sp, #12]
     298:	b2c0      	uxtb	r0, r0
     29a:	42b3      	cmp	r3, r6
     29c:	d81b      	bhi.n	2d6 <adc_init+0xb6>
		_adc_configure_ain_pin(config->negative_input);
     29e:	89e0      	ldrh	r0, [r4, #14]
     2a0:	f7ff ff80 	bl	1a4 <_adc_configure_ain_pin>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     2a4:	7d63      	ldrb	r3, [r4, #21]
     2a6:	009b      	lsls	r3, r3, #2
     2a8:	b2db      	uxtb	r3, r3
     2aa:	702b      	strb	r3, [r5, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     2ac:	7da3      	ldrb	r3, [r4, #22]
     2ae:	7862      	ldrb	r2, [r4, #1]
     2b0:	01db      	lsls	r3, r3, #7
     2b2:	4313      	orrs	r3, r2
     2b4:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     2b6:	706b      	strb	r3, [r5, #1]
	switch (config->resolution) {
     2b8:	7923      	ldrb	r3, [r4, #4]
     2ba:	2b30      	cmp	r3, #48	; 0x30
     2bc:	d100      	bne.n	2c0 <adc_init+0xa0>
     2be:	e0b2      	b.n	426 <STACK_SIZE+0x26>
     2c0:	d816      	bhi.n	2f0 <adc_init+0xd0>
     2c2:	2b10      	cmp	r3, #16
     2c4:	d100      	bne.n	2c8 <adc_init+0xa8>
     2c6:	e0ab      	b.n	420 <STACK_SIZE+0x20>
     2c8:	2b20      	cmp	r3, #32
     2ca:	d100      	bne.n	2ce <adc_init+0xae>
     2cc:	e0ab      	b.n	426 <STACK_SIZE+0x26>
     2ce:	2b00      	cmp	r3, #0
     2d0:	d118      	bne.n	304 <adc_init+0xe4>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     2d2:	001a      	movs	r2, r3
     2d4:	e0a5      	b.n	422 <STACK_SIZE+0x22>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     2d6:	230f      	movs	r3, #15
     2d8:	4018      	ands	r0, r3
     2da:	7b23      	ldrb	r3, [r4, #12]
			start_pin++;
     2dc:	3601      	adds	r6, #1
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     2de:	18c0      	adds	r0, r0, r3
     2e0:	f7ff ff60 	bl	1a4 <_adc_configure_ain_pin>
			start_pin++;
     2e4:	b2f6      	uxtb	r6, r6
     2e6:	e7d4      	b.n	292 <adc_init+0x72>
		_adc_configure_ain_pin(config->positive_input);
     2e8:	9801      	ldr	r0, [sp, #4]
     2ea:	f7ff ff5b 	bl	1a4 <_adc_configure_ain_pin>
     2ee:	e7d6      	b.n	29e <adc_init+0x7e>
	switch (config->resolution) {
     2f0:	2b32      	cmp	r3, #50	; 0x32
     2f2:	d009      	beq.n	308 <adc_init+0xe8>
     2f4:	d200      	bcs.n	2f8 <adc_init+0xd8>
     2f6:	e098      	b.n	42a <STACK_SIZE+0x2a>
     2f8:	2b33      	cmp	r3, #51	; 0x33
     2fa:	d100      	bne.n	2fe <adc_init+0xde>
     2fc:	e08c      	b.n	418 <STACK_SIZE+0x18>
     2fe:	2b34      	cmp	r3, #52	; 0x34
     300:	d100      	bne.n	304 <adc_init+0xe4>
     302:	e085      	b.n	410 <STACK_SIZE+0x10>
		return STATUS_ERR_INVALID_ARG;
     304:	2017      	movs	r0, #23
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
     306:	e081      	b.n	40c <STACK_SIZE+0xc>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     308:	2204      	movs	r2, #4
		resolution = ADC_RESOLUTION_16BIT;
     30a:	2310      	movs	r3, #16
		adjres = ADC_DIVIDE_RESULT_4;
     30c:	2102      	movs	r1, #2
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     30e:	2070      	movs	r0, #112	; 0x70
     310:	0109      	lsls	r1, r1, #4
     312:	4001      	ands	r1, r0
     314:	430a      	orrs	r2, r1
     316:	70aa      	strb	r2, [r5, #2]
	if (config->sample_length > 63) {
     318:	7de2      	ldrb	r2, [r4, #23]
     31a:	2a3f      	cmp	r2, #63	; 0x3f
     31c:	d8f2      	bhi.n	304 <adc_init+0xe4>
		adc_module->SAMPCTRL.reg =
     31e:	70ea      	strb	r2, [r5, #3]
     320:	6839      	ldr	r1, [r7, #0]
     322:	7e4a      	ldrb	r2, [r1, #25]
     324:	b252      	sxtb	r2, r2
     326:	2a00      	cmp	r2, #0
     328:	dbfb      	blt.n	322 <adc_init+0x102>
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     32a:	8861      	ldrh	r1, [r4, #2]
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     32c:	7ce2      	ldrb	r2, [r4, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     32e:	430a      	orrs	r2, r1
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     330:	1d61      	adds	r1, r4, #5
     332:	7fc8      	ldrb	r0, [r1, #31]
     334:	00c0      	lsls	r0, r0, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     336:	4302      	orrs	r2, r0
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     338:	7d20      	ldrb	r0, [r4, #20]
     33a:	0080      	lsls	r0, r0, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     33c:	4302      	orrs	r2, r0
     33e:	7ca0      	ldrb	r0, [r4, #18]
     340:	0040      	lsls	r0, r0, #1
     342:	4302      	orrs	r2, r0
     344:	431a      	orrs	r2, r3
	adc_module->CTRLB.reg =
     346:	80aa      	strh	r2, [r5, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     348:	7e22      	ldrb	r2, [r4, #24]
     34a:	4694      	mov	ip, r2
     34c:	2a00      	cmp	r2, #0
     34e:	d007      	beq.n	360 <adc_init+0x140>
		switch (resolution) {
     350:	2b10      	cmp	r3, #16
     352:	d100      	bne.n	356 <adc_init+0x136>
     354:	e0af      	b.n	4b6 <STACK_SIZE+0xb6>
     356:	d900      	bls.n	35a <adc_init+0x13a>
     358:	e069      	b.n	42e <STACK_SIZE+0x2e>
     35a:	2b00      	cmp	r3, #0
     35c:	d100      	bne.n	360 <adc_init+0x140>
     35e:	e09b      	b.n	498 <STACK_SIZE+0x98>
     360:	6838      	ldr	r0, [r7, #0]
     362:	7e43      	ldrb	r3, [r0, #25]
     364:	b25b      	sxtb	r3, r3
     366:	2b00      	cmp	r3, #0
     368:	dbfb      	blt.n	362 <adc_init+0x142>
	adc_module->WINCTRL.reg = config->window.window_mode;
     36a:	4663      	mov	r3, ip
     36c:	722b      	strb	r3, [r5, #8]
     36e:	683a      	ldr	r2, [r7, #0]
     370:	7e53      	ldrb	r3, [r2, #25]
     372:	b25b      	sxtb	r3, r3
     374:	2b00      	cmp	r3, #0
     376:	dbfb      	blt.n	370 <adc_init+0x150>
	adc_module->WINLT.reg =
     378:	8ba3      	ldrh	r3, [r4, #28]
     37a:	83ab      	strh	r3, [r5, #28]
     37c:	683a      	ldr	r2, [r7, #0]
     37e:	7e53      	ldrb	r3, [r2, #25]
     380:	b25b      	sxtb	r3, r3
     382:	2b00      	cmp	r3, #0
     384:	dbfb      	blt.n	37e <adc_init+0x15e>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     386:	8c23      	ldrh	r3, [r4, #32]
     388:	842b      	strh	r3, [r5, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     38a:	9b02      	ldr	r3, [sp, #8]
     38c:	781a      	ldrb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
     38e:	2a00      	cmp	r2, #0
     390:	d003      	beq.n	39a <adc_init+0x17a>
		inputs_to_scan--;
     392:	3a01      	subs	r2, #1
     394:	b2d2      	uxtb	r2, r2
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     396:	2a0f      	cmp	r2, #15
     398:	d8b4      	bhi.n	304 <adc_init+0xe4>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     39a:	0023      	movs	r3, r4
     39c:	332b      	adds	r3, #43	; 0x2b
     39e:	7818      	ldrb	r0, [r3, #0]
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     3a0:	280f      	cmp	r0, #15
     3a2:	d8af      	bhi.n	304 <adc_init+0xe4>
     3a4:	683e      	ldr	r6, [r7, #0]
     3a6:	7e73      	ldrb	r3, [r6, #25]
     3a8:	b25b      	sxtb	r3, r3
     3aa:	2b00      	cmp	r3, #0
     3ac:	dbfb      	blt.n	3a6 <adc_init+0x186>
			config->positive_input;
     3ae:	7b26      	ldrb	r6, [r4, #12]
			config->negative_input |
     3b0:	89e3      	ldrh	r3, [r4, #14]
			(config->pin_scan.offset_start_scan <<
     3b2:	0500      	lsls	r0, r0, #20
			config->negative_input |
     3b4:	4333      	orrs	r3, r6
     3b6:	68a6      	ldr	r6, [r4, #8]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     3b8:	0412      	lsls	r2, r2, #16
			config->negative_input |
     3ba:	4333      	orrs	r3, r6
     3bc:	4303      	orrs	r3, r0
     3be:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     3c0:	612b      	str	r3, [r5, #16]
	adc_module->EVCTRL.reg = config->event_action;
     3c2:	0023      	movs	r3, r4
     3c4:	332a      	adds	r3, #42	; 0x2a
     3c6:	781b      	ldrb	r3, [r3, #0]
     3c8:	752b      	strb	r3, [r5, #20]
	adc_module->INTENCLR.reg =
     3ca:	230f      	movs	r3, #15
     3cc:	75ab      	strb	r3, [r5, #22]
	if (config->correction.correction_enable){
     3ce:	7fcb      	ldrb	r3, [r1, #31]
     3d0:	2b00      	cmp	r3, #0
     3d2:	d00c      	beq.n	3ee <adc_init+0x1ce>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     3d4:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
     3d6:	4941      	ldr	r1, [pc, #260]	; (4dc <STACK_SIZE+0xdc>)
     3d8:	428b      	cmp	r3, r1
     3da:	d893      	bhi.n	304 <adc_init+0xe4>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     3dc:	84ab      	strh	r3, [r5, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     3de:	2380      	movs	r3, #128	; 0x80
     3e0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
     3e2:	011b      	lsls	r3, r3, #4
     3e4:	18d3      	adds	r3, r2, r3
     3e6:	b29b      	uxth	r3, r3
     3e8:	428b      	cmp	r3, r1
     3ea:	d88b      	bhi.n	304 <adc_init+0xe4>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     3ec:	84ea      	strh	r2, [r5, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     3ee:	22e0      	movs	r2, #224	; 0xe0
     3f0:	4b3b      	ldr	r3, [pc, #236]	; (4e0 <STACK_SIZE+0xe0>)
	return STATUS_OK;
     3f2:	2000      	movs	r0, #0
			ADC_CALIB_BIAS_CAL(
     3f4:	6819      	ldr	r1, [r3, #0]
     3f6:	00d2      	lsls	r2, r2, #3
     3f8:	014b      	lsls	r3, r1, #5
			ADC_CALIB_LINEARITY_CAL(
     3fa:	0019      	movs	r1, r3
			ADC_CALIB_BIAS_CAL(
     3fc:	401a      	ands	r2, r3
			ADC_CALIB_LINEARITY_CAL(
     3fe:	4b39      	ldr	r3, [pc, #228]	; (4e4 <STACK_SIZE+0xe4>)
     400:	681b      	ldr	r3, [r3, #0]
     402:	0edb      	lsrs	r3, r3, #27
     404:	430b      	orrs	r3, r1
     406:	b2db      	uxtb	r3, r3
			) |
     408:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     40a:	852b      	strh	r3, [r5, #40]	; 0x28
}
     40c:	b007      	add	sp, #28
     40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		adjres = config->divide_result;
     410:	7c61      	ldrb	r1, [r4, #17]
		accumulate = config->accumulate_samples;
     412:	7c22      	ldrb	r2, [r4, #16]
		resolution = ADC_RESOLUTION_16BIT;
     414:	2310      	movs	r3, #16
     416:	e77a      	b.n	30e <adc_init+0xee>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     418:	2206      	movs	r2, #6
		resolution = ADC_RESOLUTION_16BIT;
     41a:	2310      	movs	r3, #16
		adjres = ADC_DIVIDE_RESULT_2;
     41c:	2101      	movs	r1, #1
     41e:	e776      	b.n	30e <adc_init+0xee>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     420:	2208      	movs	r2, #8
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     422:	2100      	movs	r1, #0
     424:	e773      	b.n	30e <adc_init+0xee>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     426:	2200      	movs	r2, #0
     428:	e7fb      	b.n	422 <STACK_SIZE+0x22>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     42a:	2202      	movs	r2, #2
     42c:	e7f5      	b.n	41a <STACK_SIZE+0x1a>
		switch (resolution) {
     42e:	2b20      	cmp	r3, #32
     430:	d018      	beq.n	464 <STACK_SIZE+0x64>
     432:	2b30      	cmp	r3, #48	; 0x30
     434:	d000      	beq.n	438 <STACK_SIZE+0x38>
     436:	e793      	b.n	360 <adc_init+0x140>
			if (config->differential_mode &&
     438:	7ce3      	ldrb	r3, [r4, #19]
     43a:	69e0      	ldr	r0, [r4, #28]
     43c:	2b00      	cmp	r3, #0
     43e:	d009      	beq.n	454 <STACK_SIZE+0x54>
					(config->window.window_lower_value > 127 ||
     440:	0003      	movs	r3, r0
     442:	3380      	adds	r3, #128	; 0x80
			if (config->differential_mode &&
     444:	2bff      	cmp	r3, #255	; 0xff
     446:	d900      	bls.n	44a <STACK_SIZE+0x4a>
     448:	e75c      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -128 ||
     44a:	6a23      	ldr	r3, [r4, #32]
     44c:	3380      	adds	r3, #128	; 0x80
     44e:	2bff      	cmp	r3, #255	; 0xff
     450:	d900      	bls.n	454 <STACK_SIZE+0x54>
     452:	e757      	b.n	304 <adc_init+0xe4>
			} else if (config->window.window_lower_value > 255 ||
     454:	28ff      	cmp	r0, #255	; 0xff
     456:	dd00      	ble.n	45a <STACK_SIZE+0x5a>
     458:	e754      	b.n	304 <adc_init+0xe4>
     45a:	6a23      	ldr	r3, [r4, #32]
     45c:	2bff      	cmp	r3, #255	; 0xff
     45e:	dd00      	ble.n	462 <STACK_SIZE+0x62>
     460:	e750      	b.n	304 <adc_init+0xe4>
     462:	e77d      	b.n	360 <adc_init+0x140>
			if (config->differential_mode &&
     464:	7ce0      	ldrb	r0, [r4, #19]
     466:	69e6      	ldr	r6, [r4, #28]
     468:	4b1f      	ldr	r3, [pc, #124]	; (4e8 <STACK_SIZE+0xe8>)
     46a:	2800      	cmp	r0, #0
     46c:	d00c      	beq.n	488 <STACK_SIZE+0x88>
					(config->window.window_lower_value > 511 ||
     46e:	2080      	movs	r0, #128	; 0x80
     470:	0080      	lsls	r0, r0, #2
     472:	1830      	adds	r0, r6, r0
			if (config->differential_mode &&
     474:	4298      	cmp	r0, r3
     476:	d900      	bls.n	47a <STACK_SIZE+0x7a>
     478:	e744      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -512 ||
     47a:	2280      	movs	r2, #128	; 0x80
     47c:	6a20      	ldr	r0, [r4, #32]
     47e:	0092      	lsls	r2, r2, #2
					config->window.window_lower_value < -2048 ||
     480:	1810      	adds	r0, r2, r0
     482:	4298      	cmp	r0, r3
     484:	d900      	bls.n	488 <STACK_SIZE+0x88>
     486:	e73d      	b.n	304 <adc_init+0xe4>
			} else if (config->window.window_lower_value > 65535 ||
     488:	429e      	cmp	r6, r3
     48a:	dd00      	ble.n	48e <STACK_SIZE+0x8e>
     48c:	e73a      	b.n	304 <adc_init+0xe4>
     48e:	6a22      	ldr	r2, [r4, #32]
     490:	429a      	cmp	r2, r3
     492:	dd00      	ble.n	496 <STACK_SIZE+0x96>
     494:	e736      	b.n	304 <adc_init+0xe4>
     496:	e763      	b.n	360 <adc_init+0x140>
			if (config->differential_mode &&
     498:	7ce0      	ldrb	r0, [r4, #19]
     49a:	69e6      	ldr	r6, [r4, #28]
     49c:	4b0f      	ldr	r3, [pc, #60]	; (4dc <STACK_SIZE+0xdc>)
     49e:	2800      	cmp	r0, #0
     4a0:	d0f2      	beq.n	488 <STACK_SIZE+0x88>
					(config->window.window_lower_value > 2047 ||
     4a2:	2280      	movs	r2, #128	; 0x80
     4a4:	0112      	lsls	r2, r2, #4
     4a6:	18b0      	adds	r0, r6, r2
			if (config->differential_mode &&
     4a8:	4298      	cmp	r0, r3
     4aa:	d900      	bls.n	4ae <STACK_SIZE+0xae>
     4ac:	e72a      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -2048 ||
     4ae:	2080      	movs	r0, #128	; 0x80
     4b0:	6a22      	ldr	r2, [r4, #32]
     4b2:	0100      	lsls	r0, r0, #4
     4b4:	e7e4      	b.n	480 <STACK_SIZE+0x80>
			if (config->differential_mode &&
     4b6:	7ce0      	ldrb	r0, [r4, #19]
     4b8:	69e6      	ldr	r6, [r4, #28]
     4ba:	4b0c      	ldr	r3, [pc, #48]	; (4ec <STACK_SIZE+0xec>)
     4bc:	2800      	cmp	r0, #0
     4be:	d0e3      	beq.n	488 <STACK_SIZE+0x88>
					(config->window.window_lower_value > 32767 ||
     4c0:	2280      	movs	r2, #128	; 0x80
     4c2:	0212      	lsls	r2, r2, #8
     4c4:	18b0      	adds	r0, r6, r2
			if (config->differential_mode &&
     4c6:	4298      	cmp	r0, r3
     4c8:	d900      	bls.n	4cc <STACK_SIZE+0xcc>
     4ca:	e71b      	b.n	304 <adc_init+0xe4>
					config->window.window_lower_value < -32768 ||
     4cc:	2080      	movs	r0, #128	; 0x80
     4ce:	6a22      	ldr	r2, [r4, #32]
     4d0:	0200      	lsls	r0, r0, #8
     4d2:	e7d5      	b.n	480 <STACK_SIZE+0x80>
     4d4:	40000400 	.word	0x40000400
     4d8:	40000800 	.word	0x40000800
     4dc:	00000fff 	.word	0x00000fff
     4e0:	00806024 	.word	0x00806024
     4e4:	00806020 	.word	0x00806020
     4e8:	000003ff 	.word	0x000003ff
     4ec:	0000ffff 	.word	0x0000ffff

000004f0 <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
     4f0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     4f2:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     4f4:	2a00      	cmp	r2, #0
     4f6:	d106      	bne.n	506 <extint_register_callback+0x16>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     4f8:	4b06      	ldr	r3, [pc, #24]	; (514 <extint_register_callback+0x24>)
     4fa:	0089      	lsls	r1, r1, #2
     4fc:	58cc      	ldr	r4, [r1, r3]
     4fe:	2c00      	cmp	r4, #0
     500:	d103      	bne.n	50a <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     502:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     504:	0023      	movs	r3, r4
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     506:	0018      	movs	r0, r3
     508:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     50a:	0013      	movs	r3, r2
	} else if (_extint_dev.callbacks[channel] == callback) {
     50c:	4284      	cmp	r4, r0
     50e:	d0fa      	beq.n	506 <extint_register_callback+0x16>
	return STATUS_ERR_ALREADY_INITIALIZED;
     510:	231d      	movs	r3, #29
     512:	e7f8      	b.n	506 <extint_register_callback+0x16>
     514:	20000098 	.word	0x20000098

00000518 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     518:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     51a:	2900      	cmp	r1, #0
     51c:	d106      	bne.n	52c <extint_chan_enable_callback+0x14>
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     51e:	281f      	cmp	r0, #31
     520:	d806      	bhi.n	530 <extint_chan_enable_callback+0x18>
		eic->INTENSET.reg = (1UL << channel);
     522:	3b16      	subs	r3, #22
     524:	4083      	lsls	r3, r0
     526:	4a03      	ldr	r2, [pc, #12]	; (534 <extint_chan_enable_callback+0x1c>)
     528:	60d3      	str	r3, [r2, #12]
	}

	return STATUS_OK;
     52a:	000b      	movs	r3, r1
}
     52c:	0018      	movs	r0, r3
     52e:	4770      	bx	lr
		eic->INTENSET.reg = (1UL << channel);
     530:	60c9      	str	r1, [r1, #12]
     532:	deff      	udf	#255	; 0xff
     534:	40001800 	.word	0x40001800

00000538 <EIC_Handler>:

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     538:	2300      	movs	r3, #0
{
     53a:	b570      	push	{r4, r5, r6, lr}
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     53c:	2501      	movs	r5, #1
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     53e:	4c0b      	ldr	r4, [pc, #44]	; (56c <EIC_Handler+0x34>)
     540:	7023      	strb	r3, [r4, #0]
     542:	7823      	ldrb	r3, [r4, #0]
     544:	2b0f      	cmp	r3, #15
     546:	d900      	bls.n	54a <EIC_Handler+0x12>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     548:	bd70      	pop	{r4, r5, r6, pc}
     54a:	0029      	movs	r1, r5
     54c:	4099      	lsls	r1, r3

	return (eic_module->INTFLAG.reg & eic_mask);
     54e:	4a08      	ldr	r2, [pc, #32]	; (570 <EIC_Handler+0x38>)
     550:	6910      	ldr	r0, [r2, #16]
		if (extint_chan_is_detected(_current_channel)) {
     552:	4208      	tst	r0, r1
     554:	d006      	beq.n	564 <EIC_Handler+0x2c>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     556:	6111      	str	r1, [r2, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     558:	4a06      	ldr	r2, [pc, #24]	; (574 <EIC_Handler+0x3c>)
     55a:	009b      	lsls	r3, r3, #2
     55c:	589b      	ldr	r3, [r3, r2]
     55e:	2b00      	cmp	r3, #0
     560:	d000      	beq.n	564 <EIC_Handler+0x2c>
				_extint_dev.callbacks[_current_channel]();
     562:	4798      	blx	r3
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     564:	7823      	ldrb	r3, [r4, #0]
     566:	3301      	adds	r3, #1
     568:	7023      	strb	r3, [r4, #0]
     56a:	e7ea      	b.n	542 <EIC_Handler+0xa>
     56c:	20000094 	.word	0x20000094
     570:	40001800 	.word	0x40001800
     574:	20000098 	.word	0x20000098

00000578 <extint_is_syncing>:
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     578:	4b01      	ldr	r3, [pc, #4]	; (580 <extint_is_syncing+0x8>)
     57a:	7858      	ldrb	r0, [r3, #1]
     57c:	09c0      	lsrs	r0, r0, #7
			return true;
		}
	}
	return false;
}
     57e:	4770      	bx	lr
     580:	40001800 	.word	0x40001800

00000584 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     584:	2302      	movs	r3, #2
{
     586:	b510      	push	{r4, lr}
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     588:	4a04      	ldr	r2, [pc, #16]	; (59c <_extint_enable+0x18>)
     58a:	7811      	ldrb	r1, [r2, #0]
     58c:	430b      	orrs	r3, r1
     58e:	7013      	strb	r3, [r2, #0]
	}

	while (extint_is_syncing()) {
     590:	f7ff fff2 	bl	578 <extint_is_syncing>
     594:	2800      	cmp	r0, #0
     596:	d1fb      	bne.n	590 <_extint_enable+0xc>
		/* Wait for all hardware modules to complete synchronization */
	}
}
     598:	bd10      	pop	{r4, pc}
     59a:	46c0      	nop			; (mov r8, r8)
     59c:	40001800 	.word	0x40001800

000005a0 <_system_extint_init>:
			PM->APBAMASK.reg |= mask;
     5a0:	2340      	movs	r3, #64	; 0x40
{
     5a2:	b507      	push	{r0, r1, r2, lr}
     5a4:	4a10      	ldr	r2, [pc, #64]	; (5e8 <_system_extint_init+0x48>)
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     5a6:	2005      	movs	r0, #5
     5a8:	6991      	ldr	r1, [r2, #24]
     5aa:	430b      	orrs	r3, r1
     5ac:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     5ae:	2300      	movs	r3, #0
     5b0:	a901      	add	r1, sp, #4
     5b2:	700b      	strb	r3, [r1, #0]
     5b4:	f001 f9d6 	bl	1964 <system_gclk_chan_set_config>
	system_gclk_chan_enable(EIC_GCLK_ID);
     5b8:	2005      	movs	r0, #5
     5ba:	f001 f997 	bl	18ec <system_gclk_chan_enable>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     5be:	2301      	movs	r3, #1
     5c0:	4a0a      	ldr	r2, [pc, #40]	; (5ec <_system_extint_init+0x4c>)
     5c2:	7811      	ldrb	r1, [r2, #0]
     5c4:	430b      	orrs	r3, r1
     5c6:	7013      	strb	r3, [r2, #0]
	while (extint_is_syncing()) {
     5c8:	f7ff ffd6 	bl	578 <extint_is_syncing>
     5cc:	2800      	cmp	r0, #0
     5ce:	d1fb      	bne.n	5c8 <_system_extint_init+0x28>
		_extint_dev.callbacks[j] = NULL;
     5d0:	0002      	movs	r2, r0
     5d2:	4b07      	ldr	r3, [pc, #28]	; (5f0 <_system_extint_init+0x50>)
     5d4:	501a      	str	r2, [r3, r0]
     5d6:	3004      	adds	r0, #4
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     5d8:	2840      	cmp	r0, #64	; 0x40
     5da:	d1fb      	bne.n	5d4 <_system_extint_init+0x34>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     5dc:	2210      	movs	r2, #16
     5de:	4b05      	ldr	r3, [pc, #20]	; (5f4 <_system_extint_init+0x54>)
     5e0:	601a      	str	r2, [r3, #0]
	_extint_enable();
     5e2:	f7ff ffcf 	bl	584 <_extint_enable>
}
     5e6:	bd07      	pop	{r0, r1, r2, pc}
     5e8:	40000400 	.word	0x40000400
     5ec:	40001800 	.word	0x40001800
     5f0:	20000098 	.word	0x20000098
     5f4:	e000e100 	.word	0xe000e100

000005f8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     5f8:	2300      	movs	r3, #0
	config->gpio_pin_mux        = 0;
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     5fa:	2201      	movs	r2, #1
	config->gpio_pin            = 0;
     5fc:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     5fe:	6043      	str	r3, [r0, #4]
	config->wake_if_sleeping    = true;
	config->filter_input_signal = false;
     600:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     602:	3302      	adds	r3, #2
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     604:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     606:	7242      	strb	r2, [r0, #9]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     608:	72c3      	strb	r3, [r0, #11]
}
     60a:	4770      	bx	lr

0000060c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     60c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     60e:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     610:	2600      	movs	r6, #0
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     612:	7923      	ldrb	r3, [r4, #4]
     614:	a901      	add	r1, sp, #4
     616:	704e      	strb	r6, [r1, #1]
	config->powersave    = false;
     618:	70ce      	strb	r6, [r1, #3]
     61a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     61c:	7a23      	ldrb	r3, [r4, #8]
{
     61e:	0005      	movs	r5, r0
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     620:	7820      	ldrb	r0, [r4, #0]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     622:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     624:	f001 fa00 	bl	1a28 <system_pinmux_pin_set_config>
		return NULL;
     628:	0033      	movs	r3, r6
	if (eic_index < EIC_INST_NUM) {
     62a:	2d1f      	cmp	r5, #31
     62c:	d800      	bhi.n	630 <extint_chan_set_config+0x24>
		return eics[eic_index];
     62e:	4b11      	ldr	r3, [pc, #68]	; (674 <extint_chan_set_config+0x68>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     630:	2107      	movs	r1, #7

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     632:	7aa2      	ldrb	r2, [r4, #10]
	uint32_t config_pos = (4 * (channel % 8));
     634:	4029      	ands	r1, r5
     636:	0089      	lsls	r1, r1, #2
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     638:	7ae6      	ldrb	r6, [r4, #11]
	if (config->filter_input_signal) {
     63a:	2a00      	cmp	r2, #0
     63c:	d001      	beq.n	642 <extint_chan_set_config+0x36>
     63e:	2208      	movs	r2, #8
     640:	4316      	orrs	r6, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     642:	270f      	movs	r7, #15
			(new_config << config_pos);
     644:	408e      	lsls	r6, r1
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     646:	408f      	lsls	r7, r1
			(new_config << config_pos);
     648:	0031      	movs	r1, r6
     64a:	08ea      	lsrs	r2, r5, #3
     64c:	0092      	lsls	r2, r2, #2
     64e:	189a      	adds	r2, r3, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     650:	6990      	ldr	r0, [r2, #24]
     652:	43b8      	bics	r0, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     654:	4301      	orrs	r1, r0
		= (EIC_module->CONFIG[channel / 8].reg &
     656:	6191      	str	r1, [r2, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     658:	7a61      	ldrb	r1, [r4, #9]
     65a:	2201      	movs	r2, #1
     65c:	2900      	cmp	r1, #0
     65e:	d004      	beq.n	66a <extint_chan_set_config+0x5e>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     660:	40aa      	lsls	r2, r5
     662:	6959      	ldr	r1, [r3, #20]
     664:	430a      	orrs	r2, r1
     666:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
     668:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     66a:	40aa      	lsls	r2, r5
     66c:	6959      	ldr	r1, [r3, #20]
     66e:	4391      	bics	r1, r2
     670:	6159      	str	r1, [r3, #20]
}
     672:	e7f9      	b.n	668 <extint_chan_set_config+0x5c>
     674:	40001800 	.word	0x40001800

00000678 <is_button_two_pressed>:
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     678:	4b14      	ldr	r3, [pc, #80]	; (6cc <is_button_two_pressed+0x54>)
     67a:	4915      	ldr	r1, [pc, #84]	; (6d0 <is_button_two_pressed+0x58>)
     67c:	6a18      	ldr	r0, [r3, #32]
     67e:	4a15      	ldr	r2, [pc, #84]	; (6d4 <is_button_two_pressed+0x5c>)
     680:	4b15      	ldr	r3, [pc, #84]	; (6d8 <is_button_two_pressed+0x60>)
/************************************************************************/
/* Button 2 function													*/
/************************************************************************/
bool is_button_two_pressed(void) {

  if (!port_pin_get_input_level(BUTTON_2)) {
     682:	0400      	lsls	r0, r0, #16
     684:	d418      	bmi.n	6b8 <is_button_two_pressed+0x40>
    BUTTON_TWO_PRESS_STATUS = true;
     686:	2001      	movs	r0, #1
     688:	7008      	strb	r0, [r1, #0]
    press_B2_delay_count--;
     68a:	6819      	ldr	r1, [r3, #0]
     68c:	3901      	subs	r1, #1
     68e:	6019      	str	r1, [r3, #0]
    long_press_B2_delay_count--;
     690:	6811      	ldr	r1, [r2, #0]
     692:	3901      	subs	r1, #1

  } else {
    BUTTON_TWO_PRESS_STATUS = false;
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
    long_press_B2_delay_count = DELAY_PRESS_CN;
     694:	6011      	str	r1, [r2, #0]

  }

  // long press delay logic
  if (long_press_B2_delay_count <= 0) {
     696:	6811      	ldr	r1, [r2, #0]
     698:	2900      	cmp	r1, #0
     69a:	dc04      	bgt.n	6a6 <is_button_two_pressed+0x2e>
    LongPressB2Flag = true;
     69c:	2001      	movs	r0, #1
     69e:	490f      	ldr	r1, [pc, #60]	; (6dc <is_button_two_pressed+0x64>)
     6a0:	7008      	strb	r0, [r1, #0]
    long_press_B2_delay_count = 0;
     6a2:	2100      	movs	r1, #0
     6a4:	6011      	str	r1, [r2, #0]
     6a6:	2000      	movs	r0, #0
  }

  // debounce logic
  if (press_B2_delay_count <= 0) {
     6a8:	6819      	ldr	r1, [r3, #0]
     6aa:	4a0d      	ldr	r2, [pc, #52]	; (6e0 <is_button_two_pressed+0x68>)
     6ac:	4281      	cmp	r1, r0
     6ae:	dc0a      	bgt.n	6c6 <is_button_two_pressed+0x4e>
    BUTTON_TWO_RELEASE_STATUS = false;
     6b0:	7010      	strb	r0, [r2, #0]
    press_B2_delay_count = 0;
     6b2:	6018      	str	r0, [r3, #0]
    return true;
     6b4:	3001      	adds	r0, #1

  } else {
    BUTTON_TWO_RELEASE_STATUS = true;
    return false;
  }
     6b6:	4770      	bx	lr
    BUTTON_TWO_PRESS_STATUS = false;
     6b8:	2000      	movs	r0, #0
     6ba:	7008      	strb	r0, [r1, #0]
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
     6bc:	210a      	movs	r1, #10
     6be:	6019      	str	r1, [r3, #0]
    long_press_B2_delay_count = DELAY_PRESS_CN;
     6c0:	3123      	adds	r1, #35	; 0x23
     6c2:	31ff      	adds	r1, #255	; 0xff
     6c4:	e7e6      	b.n	694 <is_button_two_pressed+0x1c>
    BUTTON_TWO_RELEASE_STATUS = true;
     6c6:	2301      	movs	r3, #1
     6c8:	7013      	strb	r3, [r2, #0]
    return false;
     6ca:	e7f4      	b.n	6b6 <is_button_two_pressed+0x3e>
     6cc:	41004400 	.word	0x41004400
     6d0:	20000034 	.word	0x20000034
     6d4:	20000000 	.word	0x20000000
     6d8:	20000004 	.word	0x20000004
     6dc:	20000036 	.word	0x20000036
     6e0:	20000035 	.word	0x20000035

000006e4 <set_pwm_color_channel>:
#include "pwm_led.h"

uint8_t pwm_led_toggle_count = 0;


void set_pwm_color_channel(uint8_t channel, bool enable) {
     6e4:	b510      	push	{r4, lr}
     6e6:	1e0a      	subs	r2, r1, #0
     6e8:	4c0a      	ldr	r4, [pc, #40]	; (714 <set_pwm_color_channel+0x30>)
	if (enable){
     6ea:	d000      	beq.n	6ee <set_pwm_color_channel+0xa>
		tcc_set_compare_value(&tcc_instance,
     6ec:	4a0a      	ldr	r2, [pc, #40]	; (718 <set_pwm_color_channel+0x34>)
		channel,
		INDICATION_LED_DUTY_CYCLE);
	}else{
		tcc_set_compare_value(&tcc_instance,
     6ee:	0001      	movs	r1, r0
     6f0:	0020      	movs	r0, r4
     6f2:	f001 fbb1 	bl	1e58 <tcc_set_compare_value>
	Tcc *const tcc_module = module_inst->hw;
	uint32_t last_cmd;

	/* Wait until last command is done */
	do {
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     6f6:	2104      	movs	r1, #4
     6f8:	201f      	movs	r0, #31
     6fa:	6822      	ldr	r2, [r4, #0]
     6fc:	6893      	ldr	r3, [r2, #8]
     6fe:	420b      	tst	r3, r1
     700:	d1fc      	bne.n	6fc <set_pwm_color_channel+0x18>
			/* Wait for sync */
		}
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     702:	7953      	ldrb	r3, [r2, #5]
     704:	4383      	bics	r3, r0
		if (last_cmd == TCC_CTRLBSET_CMD_NONE) {
     706:	d002      	beq.n	70e <set_pwm_color_channel+0x2a>
			break;
		} else if (last_cmd == TCC_CTRLBSET_CMD_UPDATE) {
     708:	2b60      	cmp	r3, #96	; 0x60
     70a:	d1f7      	bne.n	6fc <set_pwm_color_channel+0x18>
		channel,
		ZERO_DUTY_CYCLE);
	}
	
	tcc_force_double_buffer_update(&tcc_instance);
}
     70c:	bd10      	pop	{r4, pc}
			return;
		}
	} while (1);

	/* Write command to execute */
	tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_UPDATE;
     70e:	2360      	movs	r3, #96	; 0x60
     710:	7153      	strb	r3, [r2, #5]
     712:	e7fb      	b.n	70c <set_pwm_color_channel+0x28>
     714:	200000d8 	.word	0x200000d8
     718:	00000fff 	.word	0x00000fff

0000071c <pwm_led_system_cleanup>:



void pwm_led_system_cleanup(void) {
	set_pwm_color_channel(RED_CHANNEL, false);
     71c:	2100      	movs	r1, #0
void pwm_led_system_cleanup(void) {
     71e:	b510      	push	{r4, lr}
	set_pwm_color_channel(RED_CHANNEL, false);
     720:	0008      	movs	r0, r1
     722:	f7ff ffdf 	bl	6e4 <set_pwm_color_channel>
	set_pwm_color_channel(BLUE_CHANNEL, false);
     726:	2100      	movs	r1, #0
     728:	2002      	movs	r0, #2
     72a:	f7ff ffdb 	bl	6e4 <set_pwm_color_channel>
	set_pwm_color_channel(GREEN_CHANNEL, false);
     72e:	2100      	movs	r1, #0
     730:	2001      	movs	r0, #1
     732:	f7ff ffd7 	bl	6e4 <set_pwm_color_channel>
	set_pwm_color_channel(WHITE_CHANNEL, false);
     736:	2100      	movs	r1, #0
     738:	2003      	movs	r0, #3
     73a:	f7ff ffd3 	bl	6e4 <set_pwm_color_channel>
}
     73e:	bd10      	pop	{r4, pc}

00000740 <set_pwm_color>:



void set_pwm_color(int color) {
     740:	b510      	push	{r4, lr}
	
	
	
	switch (color) {
     742:	2806      	cmp	r0, #6
     744:	d809      	bhi.n	75a <set_pwm_color+0x1a>
		case 5:  // Purple (Red + Blue)
		set_pwm_color_channel(RED_CHANNEL, true);
		set_pwm_color_channel(BLUE_CHANNEL, true);
		break;
		case 6:  // Cyan (Blue + Green)
		set_pwm_color_channel(BLUE_CHANNEL, true);
     746:	2101      	movs	r1, #1
	switch (color) {
     748:	f001 ffae 	bl	26a8 <__gnu_thumb1_case_uqi>
     74c:	08140e04 	.word	0x08140e04
     750:	100a      	.short	0x100a
     752:	16          	.byte	0x16
     753:	00          	.byte	0x00
		set_pwm_color_channel(RED_CHANNEL, true);
     754:	2000      	movs	r0, #0
		set_pwm_color_channel(GREEN_CHANNEL, true);
     756:	f7ff ffc5 	bl	6e4 <set_pwm_color_channel>
		break;
		default:
		break;
	}
}
     75a:	bd10      	pop	{r4, pc}
		set_pwm_color_channel(WHITE_CHANNEL, true);
     75c:	2003      	movs	r0, #3
     75e:	e7fa      	b.n	756 <set_pwm_color+0x16>
		set_pwm_color_channel(RED_CHANNEL, true);
     760:	2000      	movs	r0, #0
		set_pwm_color_channel(BLUE_CHANNEL, true);
     762:	f7ff ffbf 	bl	6e4 <set_pwm_color_channel>
		set_pwm_color_channel(GREEN_CHANNEL, true);
     766:	2101      	movs	r1, #1
     768:	0008      	movs	r0, r1
     76a:	e7f4      	b.n	756 <set_pwm_color+0x16>
		set_pwm_color_channel(RED_CHANNEL, true);
     76c:	2000      	movs	r0, #0
     76e:	f7ff ffb9 	bl	6e4 <set_pwm_color_channel>
		set_pwm_color_channel(BLUE_CHANNEL, true);
     772:	2101      	movs	r1, #1
     774:	2002      	movs	r0, #2
     776:	e7ee      	b.n	756 <set_pwm_color+0x16>
		set_pwm_color_channel(BLUE_CHANNEL, true);
     778:	2002      	movs	r0, #2
     77a:	e7f2      	b.n	762 <set_pwm_color+0x22>

0000077c <configure_pwm_tcc>:


void configure_pwm_tcc(void)
{
     77c:	b570      	push	{r4, r5, r6, lr}
	tcc_get_config_defaults(&config_tcc, CONF_PWM_MODULE);
     77e:	4c1c      	ldr	r4, [pc, #112]	; (7f0 <configure_pwm_tcc+0x74>)
     780:	491c      	ldr	r1, [pc, #112]	; (7f4 <configure_pwm_tcc+0x78>)
     782:	0020      	movs	r0, r4
     784:	f001 f99a 	bl	1abc <tcc_get_config_defaults>
	config_tcc.compare.match[BLUE_CHANNEL]								= ZERO_DUTY_CYCLE;
	config_tcc.compare.match[GREEN_CHANNEL]								= ZERO_DUTY_CYCLE;
	config_tcc.compare.match[WHITE_CHANNEL]								= ZERO_DUTY_CYCLE;

	config_tcc.pins.wave_out_pin[RED_CHANNEL]							= PIN_PA04F_TCC0_WO0;		// RED
	config_tcc.pins.wave_out_pin_mux[RED_CHANNEL]						= MUX_PA04F_TCC0_WO0;
     788:	2105      	movs	r1, #5
	config_tcc.counter.period											= CONF_DEFAULT_PERIOD;
     78a:	4b1b      	ldr	r3, [pc, #108]	; (7f8 <configure_pwm_tcc+0x7c>)
	config_tcc.pins.wave_out_pin_mux[RED_CHANNEL]						= MUX_PA04F_TCC0_WO0;
     78c:	67a1      	str	r1, [r4, #120]	; 0x78
	config_tcc.counter.period											= CONF_DEFAULT_PERIOD;
     78e:	6063      	str	r3, [r4, #4]
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL]					= true;
	
	config_tcc.pins.wave_out_pin[GREEN_CHANNEL]							= PIN_PA05F_TCC0_WO1;		// GREEN
     790:	65e1      	str	r1, [r4, #92]	; 0x5c
	config_tcc.compare.match[RED_CHANNEL]								= ZERO_DUTY_CYCLE;
     792:	2300      	movs	r3, #0
	config_tcc.pins.wave_out_pin_mux[GREEN_CHANNEL]						= MUX_PA05F_TCC0_WO1;
     794:	67e1      	str	r1, [r4, #124]	; 0x7c
	config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL]					= true;
     796:	0021      	movs	r1, r4
	config_tcc.compare.match[RED_CHANNEL]								= ZERO_DUTY_CYCLE;
     798:	61e3      	str	r3, [r4, #28]
	config_tcc.compare.match[BLUE_CHANNEL]								= ZERO_DUTY_CYCLE;
     79a:	6263      	str	r3, [r4, #36]	; 0x24
	config_tcc.compare.match[GREEN_CHANNEL]								= ZERO_DUTY_CYCLE;
     79c:	6223      	str	r3, [r4, #32]
	config_tcc.compare.match[WHITE_CHANNEL]								= ZERO_DUTY_CYCLE;
     79e:	62a3      	str	r3, [r4, #40]	; 0x28
	config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL]					= true;
     7a0:	3199      	adds	r1, #153	; 0x99
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL]					= true;
     7a2:	3301      	adds	r3, #1
	config_tcc.pins.wave_out_pin[RED_CHANNEL]							= PIN_PA04F_TCC0_WO0;		// RED
     7a4:	2204      	movs	r2, #4
	config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL]					= true;
     7a6:	700b      	strb	r3, [r1, #0]

	config_tcc.pins.wave_out_pin[BLUE_CHANNEL]							= PIN_PA08E_TCC0_WO2;		// BLUE
     7a8:	2108      	movs	r1, #8
     7aa:	6621      	str	r1, [r4, #96]	; 0x60
	config_tcc.pins.wave_out_pin_mux[BLUE_CHANNEL]						= MUX_PA08E_TCC0_WO2;
     7ac:	18a1      	adds	r1, r4, r2
     7ae:	67ca      	str	r2, [r1, #124]	; 0x7c
	config_tcc.pins.enable_wave_out_pin[BLUE_CHANNEL]					= true;
     7b0:	0021      	movs	r1, r4
     7b2:	319a      	adds	r1, #154	; 0x9a
     7b4:	700b      	strb	r3, [r1, #0]

	config_tcc.pins.wave_out_pin[WHITE_CHANNEL]							= PIN_PA09E_TCC0_WO3;		// WHITE
     7b6:	2109      	movs	r1, #9
     7b8:	6661      	str	r1, [r4, #100]	; 0x64
	config_tcc.pins.wave_out_pin_mux[WHITE_CHANNEL]						= MUX_PA09E_TCC0_WO3;
     7ba:	0021      	movs	r1, r4
     7bc:	3108      	adds	r1, #8
     7be:	67ca      	str	r2, [r1, #124]	; 0x7c
	config_tcc.pins.wave_out_pin[RED_CHANNEL]							= PIN_PA04F_TCC0_WO0;		// RED
     7c0:	65a2      	str	r2, [r4, #88]	; 0x58
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL]					= true;
     7c2:	0020      	movs	r0, r4
	config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL]				    = true;
     7c4:	0022      	movs	r2, r4
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
     7c6:	2502      	movs	r5, #2
	
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     7c8:	4e0c      	ldr	r6, [pc, #48]	; (7fc <configure_pwm_tcc+0x80>)
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL]					= true;
     7ca:	3098      	adds	r0, #152	; 0x98
	config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL]				    = true;
     7cc:	329b      	adds	r2, #155	; 0x9b
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL]					= true;
     7ce:	7003      	strb	r3, [r0, #0]
	config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL]				    = true;
     7d0:	7013      	strb	r3, [r2, #0]
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     7d2:	4908      	ldr	r1, [pc, #32]	; (7f4 <configure_pwm_tcc+0x78>)
     7d4:	0022      	movs	r2, r4
     7d6:	0030      	movs	r0, r6
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
     7d8:	7625      	strb	r5, [r4, #24]
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     7da:	f001 f9e1 	bl	1ba0 <tcc_init>
     7de:	6833      	ldr	r3, [r6, #0]
	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
     7e0:	689a      	ldr	r2, [r3, #8]
     7e2:	422a      	tst	r2, r5
     7e4:	d1fc      	bne.n	7e0 <configure_pwm_tcc+0x64>
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
     7e6:	681a      	ldr	r2, [r3, #0]
     7e8:	4315      	orrs	r5, r2
     7ea:	601d      	str	r5, [r3, #0]
	tcc_enable(&tcc_instance);
	
}
     7ec:	bd70      	pop	{r4, r5, r6, pc}
     7ee:	46c0      	nop			; (mov r8, r8)
     7f0:	20000134 	.word	0x20000134
     7f4:	42001400 	.word	0x42001400
     7f8:	00000fff 	.word	0x00000fff
     7fc:	200000d8 	.word	0x200000d8

00000800 <cycle_pwm_led>:
void enter_sleep(void){
	system_set_sleepmode(SYSTEM_SLEEPMODE_IDLE_0);
	system_sleep();
}

void cycle_pwm_led(void) {
     800:	b510      	push	{r4, lr}
	switch (pwm_led_toggle_count) {
     802:	4b08      	ldr	r3, [pc, #32]	; (824 <cycle_pwm_led+0x24>)
     804:	781a      	ldrb	r2, [r3, #0]
     806:	2a01      	cmp	r2, #1
     808:	d002      	beq.n	810 <cycle_pwm_led+0x10>
     80a:	2a06      	cmp	r2, #6
     80c:	d004      	beq.n	818 <cycle_pwm_led+0x18>
		case 6:
		pwm_led_toggle_count = 0;
		pwm_led_system_cleanup();							// Reset to 1 for red
		break;
	}
     80e:	bd10      	pop	{r4, pc}
		SET_RED;
     810:	2000      	movs	r0, #0
     812:	f7ff ff95 	bl	740 <set_pwm_color>
		break;
     816:	e7fa      	b.n	80e <cycle_pwm_led+0xe>
		pwm_led_toggle_count = 0;
     818:	2200      	movs	r2, #0
     81a:	701a      	strb	r2, [r3, #0]
		pwm_led_system_cleanup();							// Reset to 1 for red
     81c:	f7ff ff7e 	bl	71c <pwm_led_system_cleanup>
     820:	e7f5      	b.n	80e <cycle_pwm_led+0xe>
     822:	46c0      	nop			; (mov r8, r8)
     824:	20000037 	.word	0x20000037

00000828 <configure_pwm_generator>:
	struct tc_config config_tc;
	tc_get_config_defaults (&config_tc);

	config_tc.clock_source = TC_CLOCK_SOURCE;
	config_tc.counter_size = TC_COUNTER_SIZE;
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     828:	21a0      	movs	r1, #160	; 0xa0
{
     82a:	b500      	push	{lr}
     82c:	b08f      	sub	sp, #60	; 0x3c
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
     82e:	aa01      	add	r2, sp, #4
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     830:	00c9      	lsls	r1, r1, #3
     832:	8091      	strh	r1, [r2, #4]

	config_tc.counter_8_bit.value = 0;
	config_tc.counter_8_bit.period = PWM_PERIOD_VALUE;
     834:	212d      	movs	r1, #45	; 0x2d
     836:	2300      	movs	r3, #0
     838:	2055      	movs	r0, #85	; 0x55
     83a:	4469      	add	r1, sp

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;

	config->counter_16_bit.value                   = 0x0000;
     83c:	8513      	strh	r3, [r2, #40]	; 0x28
     83e:	7008      	strb	r0, [r1, #0]

	config_tc.counter_8_bit.compare_capture_channel[0] = INITIAL_DUTY_CYCLE;
     840:	212e      	movs	r1, #46	; 0x2e
     842:	3840      	subs	r0, #64	; 0x40
     844:	4469      	add	r1, sp
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     846:	8553      	strh	r3, [r2, #42]	; 0x2a
     848:	7008      	strb	r0, [r1, #0]

	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     84a:	2140      	movs	r1, #64	; 0x40
	config->clock_source               = GCLK_GENERATOR_0;
     84c:	7013      	strb	r3, [r2, #0]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     84e:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     850:	7053      	strb	r3, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     852:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     854:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     856:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     858:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     85a:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     85c:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     85e:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     860:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     862:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.counter_size = TC_COUNTER_SIZE;
     864:	3304      	adds	r3, #4
     866:	7093      	strb	r3, [r2, #2]
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     868:	7191      	strb	r1, [r2, #6]
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
	config_tc.pwm_channel[0].pin_mux = PWM_MUX_OUT;
     86a:	6193      	str	r3, [r2, #24]
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     86c:	3936      	subs	r1, #54	; 0x36

	config_tc.pwm_channel[0].enabled = true;
     86e:	3b03      	subs	r3, #3
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     870:	6151      	str	r1, [r2, #20]
	config_tc.pwm_channel[0].enabled = true;
     872:	7413      	strb	r3, [r2, #16]
	
	tc_init (&pwm_generator_instance, PWM_GENERATOR, &config_tc);
     874:	4902      	ldr	r1, [pc, #8]	; (880 <configure_pwm_generator+0x58>)
     876:	4803      	ldr	r0, [pc, #12]	; (884 <configure_pwm_generator+0x5c>)
     878:	f001 fb76 	bl	1f68 <tc_init>
}
     87c:	b00f      	add	sp, #60	; 0x3c
     87e:	bd00      	pop	{pc}
     880:	42001c00 	.word	0x42001c00
     884:	200001d8 	.word	0x200001d8

00000888 <motor_enable>:



void motor_enable(void){
     888:	b510      	push	{r4, lr}
     88a:	4b09      	ldr	r3, [pc, #36]	; (8b0 <motor_enable+0x28>)
     88c:	681b      	ldr	r3, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     88e:	7bda      	ldrb	r2, [r3, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     890:	b252      	sxtb	r2, r2
     892:	2a00      	cmp	r2, #0
     894:	dbfb      	blt.n	88e <motor_enable+0x6>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     896:	2202      	movs	r2, #2
     898:	8819      	ldrh	r1, [r3, #0]
     89a:	430a      	orrs	r2, r1
     89c:	801a      	strh	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     89e:	2240      	movs	r2, #64	; 0x40
     8a0:	4b04      	ldr	r3, [pc, #16]	; (8b4 <motor_enable+0x2c>)
     8a2:	619a      	str	r2, [r3, #24]
	tc_enable(&pwm_generator_instance);
	port_pin_set_output_level(MOTOR_NSLEEP_PIN, HIGH);
	motor_running = true;
     8a4:	4b04      	ldr	r3, [pc, #16]	; (8b8 <motor_enable+0x30>)
     8a6:	3a3f      	subs	r2, #63	; 0x3f
     8a8:	701a      	strb	r2, [r3, #0]
	set_motor_speed_1_indication();
     8aa:	f001 fdd7 	bl	245c <set_motor_speed_1_indication>
}
     8ae:	bd10      	pop	{r4, pc}
     8b0:	200001d8 	.word	0x200001d8
     8b4:	41004400 	.word	0x41004400
     8b8:	20000039 	.word	0x20000039

000008bc <motor_disable>:


void motor_disable(void){
	pulsating_motor_routine = false;
     8bc:	2100      	movs	r1, #0
	motor_toggle_count = -1;
     8be:	22ff      	movs	r2, #255	; 0xff
	pulsating_motor_routine = false;
     8c0:	4b0d      	ldr	r3, [pc, #52]	; (8f8 <motor_disable+0x3c>)
void motor_disable(void){
     8c2:	b510      	push	{r4, lr}
	pulsating_motor_routine = false;
     8c4:	7019      	strb	r1, [r3, #0]
	motor_toggle_count = -1;
     8c6:	4b0d      	ldr	r3, [pc, #52]	; (8fc <motor_disable+0x40>)
	motor_running = false;
	tc_set_compare_value (&pwm_generator_instance,TC_COMPARE_CAPTURE_CHANNEL_0,INITIAL_DUTY_CYCLE);
     8c8:	4c0d      	ldr	r4, [pc, #52]	; (900 <motor_disable+0x44>)
	motor_toggle_count = -1;
     8ca:	701a      	strb	r2, [r3, #0]
	motor_running = false;
     8cc:	4b0d      	ldr	r3, [pc, #52]	; (904 <motor_disable+0x48>)
	tc_set_compare_value (&pwm_generator_instance,TC_COMPARE_CAPTURE_CHANNEL_0,INITIAL_DUTY_CYCLE);
     8ce:	3aea      	subs	r2, #234	; 0xea
     8d0:	0020      	movs	r0, r4
	motor_running = false;
     8d2:	7019      	strb	r1, [r3, #0]
	tc_set_compare_value (&pwm_generator_instance,TC_COMPARE_CAPTURE_CHANNEL_0,INITIAL_DUTY_CYCLE);
     8d4:	f001 fc5c 	bl	2190 <tc_set_compare_value>
     8d8:	6823      	ldr	r3, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     8da:	7bda      	ldrb	r2, [r3, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     8dc:	b252      	sxtb	r2, r2
     8de:	2a00      	cmp	r2, #0
     8e0:	dbfb      	blt.n	8da <motor_disable+0x1e>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     8e2:	223b      	movs	r2, #59	; 0x3b
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     8e4:	2102      	movs	r1, #2
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     8e6:	731a      	strb	r2, [r3, #12]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
     8e8:	739a      	strb	r2, [r3, #14]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     8ea:	881a      	ldrh	r2, [r3, #0]
     8ec:	438a      	bics	r2, r1
     8ee:	801a      	strh	r2, [r3, #0]
	} else {
		port_base->OUTCLR.reg = pin_mask;
     8f0:	2240      	movs	r2, #64	; 0x40
     8f2:	4b05      	ldr	r3, [pc, #20]	; (908 <motor_disable+0x4c>)
     8f4:	615a      	str	r2, [r3, #20]
	tc_disable (&pwm_generator_instance);
	port_pin_set_output_level(MOTOR_NSLEEP_PIN,LOW);
}
     8f6:	bd10      	pop	{r4, pc}
     8f8:	2000003a 	.word	0x2000003a
     8fc:	20000008 	.word	0x20000008
     900:	200001d8 	.word	0x200001d8
     904:	20000039 	.word	0x20000039
     908:	41004400 	.word	0x41004400

0000090c <cycle_pwm_motor>:



void cycle_pwm_motor (void)
{
     90c:	b510      	push	{r4, lr}
	{
		if (motor_running)
     90e:	4b16      	ldr	r3, [pc, #88]	; (968 <cycle_pwm_motor+0x5c>)
     910:	781b      	ldrb	r3, [r3, #0]
     912:	2b00      	cmp	r3, #0
     914:	d00a      	beq.n	92c <cycle_pwm_motor+0x20>
		{
			if (motor_toggle_count == 2)
     916:	4b15      	ldr	r3, [pc, #84]	; (96c <cycle_pwm_motor+0x60>)
     918:	781b      	ldrb	r3, [r3, #0]
     91a:	2b02      	cmp	r3, #2
     91c:	d107      	bne.n	92e <cycle_pwm_motor+0x22>
			{
				tc_set_compare_value (&pwm_generator_instance,
     91e:	2222      	movs	r2, #34	; 0x22
     920:	2100      	movs	r1, #0
     922:	4813      	ldr	r0, [pc, #76]	; (970 <cycle_pwm_motor+0x64>)
     924:	f001 fc34 	bl	2190 <tc_set_compare_value>
				TC_COMPARE_CAPTURE_CHANNEL_0, FIRST_DUTY_CYCLE);
				set_motor_speed_2_indication();
     928:	f001 fdc4 	bl	24b4 <set_motor_speed_2_indication>
					motor_disable();
			}
		}
	}

}
     92c:	bd10      	pop	{r4, pc}
			else if (motor_toggle_count == 3)
     92e:	2b03      	cmp	r3, #3
     930:	d107      	bne.n	942 <cycle_pwm_motor+0x36>
				tc_set_compare_value (&pwm_generator_instance,
     932:	224d      	movs	r2, #77	; 0x4d
     934:	2100      	movs	r1, #0
     936:	480e      	ldr	r0, [pc, #56]	; (970 <cycle_pwm_motor+0x64>)
     938:	f001 fc2a 	bl	2190 <tc_set_compare_value>
				set_motor_speed_3_indication();
     93c:	f001 fde6 	bl	250c <set_motor_speed_3_indication>
     940:	e7f4      	b.n	92c <cycle_pwm_motor+0x20>
			else if (motor_toggle_count == 4)
     942:	2b04      	cmp	r3, #4
     944:	d10a      	bne.n	95c <cycle_pwm_motor+0x50>
				pulsating_motor_routine = true;
     946:	2201      	movs	r2, #1
     948:	4b0a      	ldr	r3, [pc, #40]	; (974 <cycle_pwm_motor+0x68>)
				tc_set_compare_value (&pwm_generator_instance,
     94a:	2100      	movs	r1, #0
				pulsating_motor_routine = true;
     94c:	701a      	strb	r2, [r3, #0]
				tc_set_compare_value (&pwm_generator_instance,
     94e:	4808      	ldr	r0, [pc, #32]	; (970 <cycle_pwm_motor+0x64>)
     950:	324c      	adds	r2, #76	; 0x4c
     952:	f001 fc1d 	bl	2190 <tc_set_compare_value>
				set_motor_pulsating_indication();
     956:	f001 fe05 	bl	2564 <set_motor_pulsating_indication>
     95a:	e7e7      	b.n	92c <cycle_pwm_motor+0x20>
			else if (motor_toggle_count > 4)
     95c:	2b04      	cmp	r3, #4
     95e:	d9e5      	bls.n	92c <cycle_pwm_motor+0x20>
					motor_disable();
     960:	f7ff ffac 	bl	8bc <motor_disable>
}
     964:	e7e2      	b.n	92c <cycle_pwm_motor+0x20>
     966:	46c0      	nop			; (mov r8, r8)
     968:	20000039 	.word	0x20000039
     96c:	20000008 	.word	0x20000008
     970:	200001d8 	.word	0x200001d8
     974:	2000003a 	.word	0x2000003a

00000978 <toggle_nsleep>:



 void toggle_nsleep(void){
	 static bool PULSATING_MOTOR = false;
	 if (pulsating_motor_routine){
     978:	4b08      	ldr	r3, [pc, #32]	; (99c <toggle_nsleep+0x24>)
     97a:	781b      	ldrb	r3, [r3, #0]
     97c:	2b00      	cmp	r3, #0
     97e:	d008      	beq.n	992 <toggle_nsleep+0x1a>
		 if (PULSATING_MOTOR){
     980:	4b07      	ldr	r3, [pc, #28]	; (9a0 <toggle_nsleep+0x28>)
     982:	4a08      	ldr	r2, [pc, #32]	; (9a4 <toggle_nsleep+0x2c>)
     984:	7818      	ldrb	r0, [r3, #0]
     986:	2140      	movs	r1, #64	; 0x40
     988:	2800      	cmp	r0, #0
     98a:	d003      	beq.n	994 <toggle_nsleep+0x1c>
     98c:	6151      	str	r1, [r2, #20]
			 port_pin_set_output_level(MOTOR_NSLEEP_PIN,LOW);
			 PULSATING_MOTOR = false;
     98e:	2200      	movs	r2, #0
     990:	701a      	strb	r2, [r3, #0]
			 }else{
			 PULSATING_MOTOR = true;
			 port_pin_set_output_level(MOTOR_NSLEEP_PIN,HIGH);
		 }
	 }
 }
     992:	4770      	bx	lr
			 PULSATING_MOTOR = true;
     994:	2001      	movs	r0, #1
     996:	7018      	strb	r0, [r3, #0]
		port_base->OUTSET.reg = pin_mask;
     998:	6191      	str	r1, [r2, #24]
 }
     99a:	e7fa      	b.n	992 <toggle_nsleep+0x1a>
     99c:	2000003a 	.word	0x2000003a
     9a0:	20000038 	.word	0x20000038
     9a4:	41004400 	.word	0x41004400

000009a8 <system_inactive>:
bool Vbus_State;
bool Chargn_On_State;
bool Chargn_Off_State;


 void system_inactive(void) {
     9a8:	b510      	push	{r4, lr}
	 motor_disable();							// shutdown PWM motor
     9aa:	f7ff ff87 	bl	8bc <motor_disable>
	 pwm_led_system_cleanup();					// shutdown illumination led
     9ae:	f7ff feb5 	bl	71c <pwm_led_system_cleanup>
	 pwm_led_toggle_count = 0;					// reset counter to start the routine from beginning
     9b2:	2200      	movs	r2, #0
     9b4:	4b01      	ldr	r3, [pc, #4]	; (9bc <system_inactive+0x14>)
     9b6:	701a      	strb	r2, [r3, #0]
 }
     9b8:	bd10      	pop	{r4, pc}
     9ba:	46c0      	nop			; (mov r8, r8)
     9bc:	20000037 	.word	0x20000037

000009c0 <regular_routine>:


void regular_routine(void) {
     9c0:	b570      	push	{r4, r5, r6, lr}

	/** shift from button 1 --> 2 11/17
	
	**/
	
		if (is_button_two_pressed()) {
     9c2:	f7ff fe59 	bl	678 <is_button_two_pressed>
     9c6:	4d26      	ldr	r5, [pc, #152]	; (a60 <regular_routine+0xa0>)
     9c8:	2800      	cmp	r0, #0
     9ca:	d007      	beq.n	9dc <regular_routine+0x1c>
		if (LongPressB2Flag) {
     9cc:	4c25      	ldr	r4, [pc, #148]	; (a64 <regular_routine+0xa4>)
     9ce:	7823      	ldrb	r3, [r4, #0]
     9d0:	2b00      	cmp	r3, #0
     9d2:	d01d      	beq.n	a10 <regular_routine+0x50>
			system_inactive();
     9d4:	f7ff ffe8 	bl	9a8 <system_inactive>
			LongPressB2Flag = false;															// ALLOW IT TO CYCLE AGAIN
     9d8:	2300      	movs	r3, #0
     9da:	7023      	strb	r3, [r4, #0]
				}
			}
		}
	}

	if (BUTTON_TWO_RELEASE_STATUS) {
     9dc:	4b22      	ldr	r3, [pc, #136]	; (a68 <regular_routine+0xa8>)
     9de:	781b      	ldrb	r3, [r3, #0]
     9e0:	2b00      	cmp	r3, #0
     9e2:	d004      	beq.n	9ee <regular_routine+0x2e>
		motor_status_changed = false;
     9e4:	2300      	movs	r3, #0
     9e6:	4a21      	ldr	r2, [pc, #132]	; (a6c <regular_routine+0xac>)
     9e8:	7013      	strb	r3, [r2, #0]
		led_button_status_changed = false;
     9ea:	4a21      	ldr	r2, [pc, #132]	; (a70 <regular_routine+0xb0>)
     9ec:	7013      	strb	r3, [r2, #0]
	//}
	//if (BUTTON_TWO_RELEASE_STATUS) {
		//led_button_status_changed = false;
	//}

	if (Vbus_State == false) {
     9ee:	782b      	ldrb	r3, [r5, #0]
     9f0:	2b00      	cmp	r3, #0
     9f2:	d00c      	beq.n	a0e <regular_routine+0x4e>
		;																						// Enable Motor PWM
		} else {
		
		if (motor_running){
     9f4:	4b1f      	ldr	r3, [pc, #124]	; (a74 <regular_routine+0xb4>)
     9f6:	781b      	ldrb	r3, [r3, #0]
     9f8:	2b00      	cmp	r3, #0
     9fa:	d001      	beq.n	a00 <regular_routine+0x40>
			system_inactive();
     9fc:	f7ff ffd4 	bl	9a8 <system_inactive>
		}
		// ITS PLUGGED IN
		if (Chargn_On_State == false) {															// battery charging (plugged in)
     a00:	4b1d      	ldr	r3, [pc, #116]	; (a78 <regular_routine+0xb8>)
     a02:	781a      	ldrb	r2, [r3, #0]
     a04:	4b1d      	ldr	r3, [pc, #116]	; (a7c <regular_routine+0xbc>)
     a06:	2a00      	cmp	r2, #0
     a08:	d127      	bne.n	a5a <regular_routine+0x9a>
			BATTERY_CHARGING = true;															// show battery charge routine
     a0a:	3201      	adds	r2, #1
			} else {
			BATTERY_CHARGING = false;
     a0c:	701a      	strb	r2, [r3, #0]
		}
		
	}
}
     a0e:	bd70      	pop	{r4, r5, r6, pc}
			if (!motor_status_changed && !led_button_status_changed && !Vbus_State) {			// makeshift to stop led array working when connected
     a10:	4b16      	ldr	r3, [pc, #88]	; (a6c <regular_routine+0xac>)
     a12:	781a      	ldrb	r2, [r3, #0]
     a14:	2a00      	cmp	r2, #0
     a16:	d1e1      	bne.n	9dc <regular_routine+0x1c>
     a18:	4915      	ldr	r1, [pc, #84]	; (a70 <regular_routine+0xb0>)
     a1a:	780a      	ldrb	r2, [r1, #0]
     a1c:	2a00      	cmp	r2, #0
     a1e:	d1dd      	bne.n	9dc <regular_routine+0x1c>
     a20:	782a      	ldrb	r2, [r5, #0]
     a22:	2a00      	cmp	r2, #0
     a24:	d1da      	bne.n	9dc <regular_routine+0x1c>
				led_button_status_changed = true;
     a26:	3201      	adds	r2, #1
				motor_status_changed = true;
     a28:	701a      	strb	r2, [r3, #0]
				led_button_status_changed = true;
     a2a:	700a      	strb	r2, [r1, #0]
				pwm_led_toggle_count++;
     a2c:	4a14      	ldr	r2, [pc, #80]	; (a80 <regular_routine+0xc0>)
				motor_toggle_count++;
     a2e:	4c15      	ldr	r4, [pc, #84]	; (a84 <regular_routine+0xc4>)
				pwm_led_toggle_count++;
     a30:	7813      	ldrb	r3, [r2, #0]
     a32:	3301      	adds	r3, #1
     a34:	7013      	strb	r3, [r2, #0]
				motor_toggle_count++;
     a36:	7823      	ldrb	r3, [r4, #0]
     a38:	3301      	adds	r3, #1
     a3a:	7023      	strb	r3, [r4, #0]
				cycle_pwm_led();
     a3c:	f7ff fee0 	bl	800 <cycle_pwm_led>
				if (!motor_running && motor_toggle_count == 1) {
     a40:	4b0c      	ldr	r3, [pc, #48]	; (a74 <regular_routine+0xb4>)
     a42:	781b      	ldrb	r3, [r3, #0]
     a44:	2b00      	cmp	r3, #0
     a46:	d105      	bne.n	a54 <regular_routine+0x94>
     a48:	7823      	ldrb	r3, [r4, #0]
     a4a:	2b01      	cmp	r3, #1
     a4c:	d102      	bne.n	a54 <regular_routine+0x94>
					motor_enable();
     a4e:	f7ff ff1b 	bl	888 <motor_enable>
     a52:	e7c3      	b.n	9dc <regular_routine+0x1c>
					cycle_pwm_motor();
     a54:	f7ff ff5a 	bl	90c <cycle_pwm_motor>
     a58:	e7c0      	b.n	9dc <regular_routine+0x1c>
			BATTERY_CHARGING = false;
     a5a:	2200      	movs	r2, #0
     a5c:	e7d6      	b.n	a0c <regular_routine+0x4c>
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	200001f5 	.word	0x200001f5
     a64:	20000036 	.word	0x20000036
     a68:	20000035 	.word	0x20000035
     a6c:	20000040 	.word	0x20000040
     a70:	2000003f 	.word	0x2000003f
     a74:	20000039 	.word	0x20000039
     a78:	200001f6 	.word	0x200001f6
     a7c:	2000003c 	.word	0x2000003c
     a80:	20000037 	.word	0x20000037
     a84:	20000008 	.word	0x20000008

00000a88 <get_battery_level>:
		//
	//}
 //}


void get_battery_level(void) {
     a88:	b530      	push	{r4, r5, lr}

	if (!motor_running) {
     a8a:	4b0f      	ldr	r3, [pc, #60]	; (ac8 <get_battery_level+0x40>)
     a8c:	781b      	ldrb	r3, [r3, #0]
     a8e:	2b00      	cmp	r3, #0
     a90:	d10b      	bne.n	aaa <get_battery_level+0x22>
		if (adc_result <= VOLTAGE_THRESH_LOWEST) {
     a92:	4a0e      	ldr	r2, [pc, #56]	; (acc <get_battery_level+0x44>)
     a94:	4d0e      	ldr	r5, [pc, #56]	; (ad0 <get_battery_level+0x48>)
     a96:	8814      	ldrh	r4, [r2, #0]
     a98:	480e      	ldr	r0, [pc, #56]	; (ad4 <get_battery_level+0x4c>)
     a9a:	490f      	ldr	r1, [pc, #60]	; (ad8 <get_battery_level+0x50>)
     a9c:	4a0f      	ldr	r2, [pc, #60]	; (adc <get_battery_level+0x54>)
     a9e:	42ac      	cmp	r4, r5
     aa0:	d804      	bhi.n	aac <get_battery_level+0x24>
			// LOWEST SITUATION
			BATTERY_LOWEST = true;
     aa2:	2401      	movs	r4, #1
			BATTERY_LOW = false;
     aa4:	700b      	strb	r3, [r1, #0]
			BATTERY_LOWEST = true;
     aa6:	7004      	strb	r4, [r0, #0]
		}
		else { // adc_result > VOLTAGE_THRESH_MAX
			// FULLY CHARGED SITUATION
			BATTERY_LOWEST = false;
			BATTERY_LOW = false;
			BATTERY_CHARGED = true;
     aa8:	7013      	strb	r3, [r2, #0]
		}
	}
}
     aaa:	bd30      	pop	{r4, r5, pc}
		else if (adc_result <= VOLTAGE_THRESH_LOW) { // Ensure adc_result > VOLTAGE_THRESH_LOWEST
     aac:	4d0c      	ldr	r5, [pc, #48]	; (ae0 <get_battery_level+0x58>)
     aae:	42ac      	cmp	r4, r5
     ab0:	d803      	bhi.n	aba <get_battery_level+0x32>
			BATTERY_LOWEST = false;
     ab2:	7003      	strb	r3, [r0, #0]
			BATTERY_LOW = true;
     ab4:	2001      	movs	r0, #1
     ab6:	7008      	strb	r0, [r1, #0]
     ab8:	e7f6      	b.n	aa8 <get_battery_level+0x20>
		else if (adc_result < VOLTAGE_THRESH_MAX) { // Ensure adc_result > VOLTAGE_THRESH_LOW
     aba:	4d0a      	ldr	r5, [pc, #40]	; (ae4 <get_battery_level+0x5c>)
			BATTERY_LOWEST = false;
     abc:	7003      	strb	r3, [r0, #0]
			BATTERY_LOW = false;
     abe:	700b      	strb	r3, [r1, #0]
		else if (adc_result < VOLTAGE_THRESH_MAX) { // Ensure adc_result > VOLTAGE_THRESH_LOW
     ac0:	42ac      	cmp	r4, r5
     ac2:	d9f1      	bls.n	aa8 <get_battery_level+0x20>
			BATTERY_CHARGED = true;
     ac4:	2301      	movs	r3, #1
     ac6:	e7ef      	b.n	aa8 <get_battery_level+0x20>
     ac8:	20000039 	.word	0x20000039
     acc:	20000088 	.word	0x20000088
     ad0:	00000c7a 	.word	0x00000c7a
     ad4:	2000003e 	.word	0x2000003e
     ad8:	2000003d 	.word	0x2000003d
     adc:	2000003b 	.word	0x2000003b
     ae0:	00000d2c 	.word	0x00000d2c
     ae4:	00000e8e 	.word	0x00000e8e

00000ae8 <system_logic>:
 /************************************************************************/
 /* LOGIC MACHINE		                                                */
 /************************************************************************/


 void system_logic(void) {
     ae8:	b510      	push	{r4, lr}
	 if (SYS_TICK_10MS) {
     aea:	4b0b      	ldr	r3, [pc, #44]	; (b18 <system_logic+0x30>)
     aec:	781a      	ldrb	r2, [r3, #0]
     aee:	2a00      	cmp	r2, #0
     af0:	d005      	beq.n	afe <system_logic+0x16>
		 SYS_TICK_10MS = false;
     af2:	2200      	movs	r2, #0
     af4:	701a      	strb	r2, [r3, #0]
		 system_state();						// Get latest system_state
     af6:	f000 f99d 	bl	e34 <system_state>
		 regular_routine();
     afa:	f7ff ff61 	bl	9c0 <regular_routine>
	 }
	 if (SYS_TICK_200MS) {
     afe:	4b07      	ldr	r3, [pc, #28]	; (b1c <system_logic+0x34>)
     b00:	781a      	ldrb	r2, [r3, #0]
     b02:	2a00      	cmp	r2, #0
     b04:	d007      	beq.n	b16 <system_logic+0x2e>
		 SYS_TICK_200MS = false;
     b06:	2200      	movs	r2, #0
     b08:	701a      	strb	r2, [r3, #0]
		 toggle_nsleep();
     b0a:	f7ff ff35 	bl	978 <toggle_nsleep>
		 sample_adc();
     b0e:	f7ff fb1d 	bl	14c <sample_adc>
		 get_battery_level();
     b12:	f7ff ffb9 	bl	a88 <get_battery_level>
	 }
 }
     b16:	bd10      	pop	{r4, pc}
     b18:	20000042 	.word	0x20000042
     b1c:	20000043 	.word	0x20000043

00000b20 <sys_tc_callback>:
	static int tick_count_100ms;
	static int tick_count_200ms;
	//static int tick_count_500ms;
	//static int tick_count_1000ms;

	tick_count_1ms++;
     b20:	4919      	ldr	r1, [pc, #100]	; (b88 <sys_tc_callback+0x68>)
     b22:	680b      	ldr	r3, [r1, #0]
     b24:	1c5a      	adds	r2, r3, #1
     b26:	600a      	str	r2, [r1, #0]
     b28:	4b18      	ldr	r3, [pc, #96]	; (b8c <sys_tc_callback+0x6c>)
	
	
	//port_pin_toggle_output_level (LED0_PIN);					// visually check sys clock on PA16
	
	// Check for 10ms interval
	if (tick_count_1ms >= 10)
     b2a:	2a09      	cmp	r2, #9
     b2c:	dd07      	ble.n	b3e <sys_tc_callback+0x1e>
	{
		tick_count_10ms++;
     b2e:	681a      	ldr	r2, [r3, #0]
     b30:	3201      	adds	r2, #1
     b32:	601a      	str	r2, [r3, #0]
		tick_count_1ms = 0;
     b34:	2200      	movs	r2, #0
     b36:	600a      	str	r2, [r1, #0]
		SYS_TICK_10MS = true;									// Flag for 10ms interval
     b38:	2101      	movs	r1, #1
     b3a:	4a15      	ldr	r2, [pc, #84]	; (b90 <sys_tc_callback+0x70>)
     b3c:	7011      	strb	r1, [r2, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	// Check for 50ms interval
	if (tick_count_10ms >= 5)
     b3e:	6819      	ldr	r1, [r3, #0]
     b40:	4a14      	ldr	r2, [pc, #80]	; (b94 <sys_tc_callback+0x74>)
     b42:	2904      	cmp	r1, #4
     b44:	dd07      	ble.n	b56 <sys_tc_callback+0x36>
	{
		tick_count_50ms++;
     b46:	6811      	ldr	r1, [r2, #0]
     b48:	3101      	adds	r1, #1
     b4a:	6011      	str	r1, [r2, #0]
		tick_count_10ms = 0;
     b4c:	2100      	movs	r1, #0
     b4e:	6019      	str	r1, [r3, #0]
		SYS_TICK_50MS = true;									// Flag for 50ms interval
     b50:	4b11      	ldr	r3, [pc, #68]	; (b98 <sys_tc_callback+0x78>)
     b52:	3101      	adds	r1, #1
     b54:	7019      	strb	r1, [r3, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	// Check for 100ms interval
	if (tick_count_50ms >= 2)
     b56:	6811      	ldr	r1, [r2, #0]
     b58:	4b10      	ldr	r3, [pc, #64]	; (b9c <sys_tc_callback+0x7c>)
     b5a:	2901      	cmp	r1, #1
     b5c:	dd07      	ble.n	b6e <sys_tc_callback+0x4e>
	{
		tick_count_100ms++;
     b5e:	6819      	ldr	r1, [r3, #0]
     b60:	3101      	adds	r1, #1
     b62:	6019      	str	r1, [r3, #0]
		tick_count_50ms = 0;
     b64:	2100      	movs	r1, #0
     b66:	6011      	str	r1, [r2, #0]
		SYS_TICK_100MS = true;									// Flag for 100ms interval
     b68:	4a0d      	ldr	r2, [pc, #52]	; (ba0 <sys_tc_callback+0x80>)
     b6a:	3101      	adds	r1, #1
     b6c:	7011      	strb	r1, [r2, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	
	// Check for 200ms interval
	if (tick_count_100ms >= 2)
     b6e:	681a      	ldr	r2, [r3, #0]
     b70:	2a01      	cmp	r2, #1
     b72:	dd08      	ble.n	b86 <sys_tc_callback+0x66>
	{
		tick_count_200ms++;
     b74:	490b      	ldr	r1, [pc, #44]	; (ba4 <sys_tc_callback+0x84>)
     b76:	680a      	ldr	r2, [r1, #0]
     b78:	3201      	adds	r2, #1
     b7a:	600a      	str	r2, [r1, #0]
		tick_count_100ms = 0;
     b7c:	2200      	movs	r2, #0
     b7e:	601a      	str	r2, [r3, #0]
		SYS_TICK_200MS = true;									// Flag for 200ms interval
     b80:	4b09      	ldr	r3, [pc, #36]	; (ba8 <sys_tc_callback+0x88>)
     b82:	3201      	adds	r2, #1
     b84:	701a      	strb	r2, [r3, #0]
		//tick_count_500ms = 0;
		//SYS_TICK_1000MS = true;                                 // Flag for 1000ms interval
		////port_pin_toggle_output_level (LED0_PIN);               // visually check sys clock on PA16
	//}
	
}
     b86:	4770      	bx	lr
     b88:	20000050 	.word	0x20000050
     b8c:	2000004c 	.word	0x2000004c
     b90:	20000042 	.word	0x20000042
     b94:	20000058 	.word	0x20000058
     b98:	20000044 	.word	0x20000044
     b9c:	20000048 	.word	0x20000048
     ba0:	20000041 	.word	0x20000041
     ba4:	20000054 	.word	0x20000054
     ba8:	20000043 	.word	0x20000043

00000bac <extint_detection_callback>:
void extint_detection_callback(void)
{
	//motor_enable();
	//LED_Off(LED0_PIN);
	//set_color_cyan_indication();
}
     bac:	4770      	bx	lr

00000bae <configure_port_pins>:
{
     bae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	config->direction  = PORT_PIN_DIR_INPUT;
     bb0:	2600      	movs	r6, #0
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     bb2:	2702      	movs	r7, #2
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     bb4:	2501      	movs	r5, #1
     bb6:	ac01      	add	r4, sp, #4
	port_pin_set_config(VBUS_PIN, &config_port_pin);
     bb8:	0021      	movs	r1, r4
     bba:	201b      	movs	r0, #27
     bbc:	7026      	strb	r6, [r4, #0]
	config->powersave  = false;
     bbe:	70a6      	strb	r6, [r4, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     bc0:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(VBUS_PIN, &config_port_pin);
     bc2:	f000 f96f 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     bc6:	0021      	movs	r1, r4
     bc8:	2006      	movs	r0, #6
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     bca:	7025      	strb	r5, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     bcc:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     bce:	f000 f969 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     bd2:	0021      	movs	r1, r4
     bd4:	2007      	movs	r0, #7
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     bd6:	7025      	strb	r5, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;								// START AT PULL UP.
     bd8:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     bda:	f000 f963 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(BUTTON_2, &config_port_pin);
     bde:	0021      	movs	r1, r4
     be0:	200f      	movs	r0, #15
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     be2:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;							// START AT PULL DOWN.
     be4:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_2, &config_port_pin);
     be6:	f000 f95d 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(BAT_CHARGED_PIN, &config_port_pin);
     bea:	0021      	movs	r1, r4
     bec:	200b      	movs	r0, #11
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     bee:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     bf0:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(BAT_CHARGED_PIN, &config_port_pin);
     bf2:	f000 f957 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     bf6:	0021      	movs	r1, r4
     bf8:	2003      	movs	r0, #3
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     bfa:	7025      	strb	r5, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     bfc:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     bfe:	f000 f951 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(SAMPLE_ADC_PIN, &config_port_pin);
     c02:	0038      	movs	r0, r7
     c04:	0021      	movs	r1, r4
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     c06:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     c08:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(SAMPLE_ADC_PIN, &config_port_pin);
     c0a:	f000 f94b 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(XPLAINED_LED, &config_port_pin);
     c0e:	0021      	movs	r1, r4
     c10:	2010      	movs	r0, #16
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     c12:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(XPLAINED_LED, &config_port_pin);
     c14:	f000 f946 	bl	ea4 <port_pin_set_config>
	port_pin_set_config(BUTTON_1, &config_port_pin);
     c18:	0021      	movs	r1, r4
     c1a:	200e      	movs	r0, #14
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     c1c:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
     c1e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_1, &config_port_pin);
     c20:	f000 f940 	bl	ea4 <port_pin_set_config>
}
     c24:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	...

00000c28 <configure_system_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
     c28:	2300      	movs	r3, #0
 {
     c2a:	b510      	push	{r4, lr}
     c2c:	b08e      	sub	sp, #56	; 0x38
     c2e:	aa01      	add	r2, sp, #4
	config->counter_16_bit.value                   = 0x0000;
     c30:	8513      	strh	r3, [r2, #40]	; 0x28
	config->clock_source               = GCLK_GENERATOR_0;
     c32:	7013      	strb	r3, [r2, #0]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     c34:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     c36:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     c38:	7053      	strb	r3, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     c3a:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     c3c:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     c3e:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     c40:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     c42:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     c44:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     c46:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     c48:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     c4a:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     c4c:	6253      	str	r3, [r2, #36]	; 0x24
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     c4e:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     c50:	8593      	strh	r3, [r2, #44]	; 0x2c
	 config_tc.counter_size = TC_COUNTER_SIZE;
     c52:	3304      	adds	r3, #4
     c54:	7093      	strb	r3, [r2, #2]
	 config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     c56:	23a0      	movs	r3, #160	; 0xa0
     c58:	00db      	lsls	r3, r3, #3
     c5a:	8093      	strh	r3, [r2, #4]
	 config_tc.counter_8_bit.period = SYSTEM_TC_PERIOD_VALUE;
     c5c:	232d      	movs	r3, #45	; 0x2d
     c5e:	216f      	movs	r1, #111	; 0x6f
     c60:	446b      	add	r3, sp
     c62:	7019      	strb	r1, [r3, #0]
	 config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     c64:	2301      	movs	r3, #1
	 tc_init (&system_timer_instance, SYSTEM_TC, &config_tc);
     c66:	4c08      	ldr	r4, [pc, #32]	; (c88 <configure_system_tc+0x60>)
	 config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     c68:	7413      	strb	r3, [r2, #16]
	 tc_init (&system_timer_instance, SYSTEM_TC, &config_tc);
     c6a:	4908      	ldr	r1, [pc, #32]	; (c8c <configure_system_tc+0x64>)
     c6c:	0020      	movs	r0, r4
     c6e:	f001 f97b 	bl	1f68 <tc_init>
     c72:	6823      	ldr	r3, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     c74:	7bda      	ldrb	r2, [r3, #15]
	while (tc_is_syncing(module_inst)) {
     c76:	b252      	sxtb	r2, r2
     c78:	2a00      	cmp	r2, #0
     c7a:	dbfb      	blt.n	c74 <configure_system_tc+0x4c>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     c7c:	2202      	movs	r2, #2
     c7e:	8819      	ldrh	r1, [r3, #0]
     c80:	430a      	orrs	r2, r1
     c82:	801a      	strh	r2, [r3, #0]
 }
     c84:	b00e      	add	sp, #56	; 0x38
     c86:	bd10      	pop	{r4, pc}
     c88:	20000118 	.word	0x20000118
     c8c:	42001800 	.word	0x42001800

00000c90 <system_tc_callbacks>:
{
     c90:	b510      	push	{r4, lr}
	tc_register_callback (&system_timer_instance, sys_tc_callback,
     c92:	4c0c      	ldr	r4, [pc, #48]	; (cc4 <system_tc_callbacks+0x34>)
     c94:	2200      	movs	r2, #0
     c96:	490c      	ldr	r1, [pc, #48]	; (cc8 <system_tc_callbacks+0x38>)
     c98:	0020      	movs	r0, r4
     c9a:	f001 f908 	bl	1eae <tc_register_callback>
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     c9e:	6820      	ldr	r0, [r4, #0]
     ca0:	f001 f950 	bl	1f44 <_tc_get_inst_index>
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     ca4:	4b09      	ldr	r3, [pc, #36]	; (ccc <system_tc_callbacks+0x3c>)
     ca6:	5c1a      	ldrb	r2, [r3, r0]
     ca8:	231f      	movs	r3, #31
     caa:	401a      	ands	r2, r3
     cac:	3b1e      	subs	r3, #30
     cae:	0019      	movs	r1, r3
     cb0:	4091      	lsls	r1, r2
     cb2:	4a07      	ldr	r2, [pc, #28]	; (cd0 <system_tc_callbacks+0x40>)
     cb4:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     cb6:	7e62      	ldrb	r2, [r4, #25]
     cb8:	431a      	orrs	r2, r3
     cba:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     cbc:	6822      	ldr	r2, [r4, #0]
     cbe:	7353      	strb	r3, [r2, #13]
}
     cc0:	bd10      	pop	{r4, pc}
     cc2:	46c0      	nop			; (mov r8, r8)
     cc4:	20000118 	.word	0x20000118
     cc8:	00000b21 	.word	0x00000b21
     ccc:	00002880 	.word	0x00002880
     cd0:	e000e100 	.word	0xe000e100

00000cd4 <configure_extint_channel>:
{
     cd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	extint_chan_get_config_defaults(&config_extint_chan);
     cd6:	ac01      	add	r4, sp, #4
     cd8:	0020      	movs	r0, r4
     cda:	f7ff fc8d 	bl	5f8 <extint_chan_get_config_defaults>
	config_extint_chan.gpio_pin           = PIN_PA15A_EIC_EXTINT1;
     cde:	230f      	movs	r3, #15
     ce0:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA15A_EIC_EXTINT1;
     ce2:	2300      	movs	r3, #0
	config_extint_chan.wake_if_sleeping   = true;
     ce4:	2001      	movs	r0, #1
	config_extint_chan.gpio_pin_mux       = MUX_PA15A_EIC_EXTINT1;
     ce6:	6063      	str	r3, [r4, #4]
	extint_chan_set_config(BUTTON_0_EIC_LINE_custom, &config_extint_chan);
     ce8:	0021      	movs	r1, r4
	config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;
     cea:	3303      	adds	r3, #3
	config_extint_chan.wake_if_sleeping   = true;
     cec:	7260      	strb	r0, [r4, #9]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
     cee:	7220      	strb	r0, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;
     cf0:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(BUTTON_0_EIC_LINE_custom, &config_extint_chan);
     cf2:	f7ff fc8b 	bl	60c <extint_chan_set_config>
}
     cf6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00000cf8 <configure_extint_callbacks>:
{
     cf8:	b510      	push	{r4, lr}
	extint_register_callback(extint_detection_callback,
     cfa:	2200      	movs	r2, #0
     cfc:	2101      	movs	r1, #1
     cfe:	4804      	ldr	r0, [pc, #16]	; (d10 <configure_extint_callbacks+0x18>)
     d00:	f7ff fbf6 	bl	4f0 <extint_register_callback>
	extint_chan_enable_callback(BUTTON_0_EIC_LINE_custom,
     d04:	2100      	movs	r1, #0
     d06:	2001      	movs	r0, #1
     d08:	f7ff fc06 	bl	518 <extint_chan_enable_callback>
}
     d0c:	bd10      	pop	{r4, pc}
     d0e:	46c0      	nop			; (mov r8, r8)
     d10:	00000bad 	.word	0x00000bad

00000d14 <configure_sleep_clock>:
     d14:	2340      	movs	r3, #64	; 0x40
     d16:	4a02      	ldr	r2, [pc, #8]	; (d20 <configure_sleep_clock+0xc>)
     d18:	6991      	ldr	r1, [r2, #24]
     d1a:	430b      	orrs	r3, r1
     d1c:	6193      	str	r3, [r2, #24]
	enum status_code result = system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, mask);

	if (result != STATUS_OK) {
		Assert(false);
	}
}
     d1e:	4770      	bx	lr
     d20:	40000400 	.word	0x40000400

00000d24 <startup_default_pin_state>:
		port_base->OUTCLR.reg = pin_mask;
     d24:	2240      	movs	r2, #64	; 0x40
     d26:	4b07      	ldr	r3, [pc, #28]	; (d44 <startup_default_pin_state+0x20>)
     d28:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
     d2a:	1892      	adds	r2, r2, r2
     d2c:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
     d2e:	2280      	movs	r2, #128	; 0x80
     d30:	0212      	lsls	r2, r2, #8
     d32:	615a      	str	r2, [r3, #20]
     d34:	2280      	movs	r2, #128	; 0x80
     d36:	0112      	lsls	r2, r2, #4
     d38:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
     d3a:	2208      	movs	r2, #8
     d3c:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
     d3e:	3a04      	subs	r2, #4
     d40:	615a      	str	r2, [r3, #20]
	 port_pin_set_output_level(SWITCH_OFF_PIN,HIGH); // at high rev 2
	 port_pin_set_output_level(BUTTON_2,LOW);
	 port_pin_set_output_level(BAT_CHARGED_PIN,LOW);
	 port_pin_set_output_level(CHARGN_OFF_PIN,HIGH);
	 port_pin_set_output_level(SAMPLE_ADC_PIN,LOW);
 }
     d42:	4770      	bx	lr
     d44:	41004400 	.word	0x41004400

00000d48 <startup_sys_configs>:


/************************************************************************/
/* SYSTEM startup function call (config functions)						*/
/************************************************************************/
void startup_sys_configs(void){
     d48:	b510      	push	{r4, lr}
	system_init();												// System Initialize
     d4a:	f000 fe82 	bl	1a52 <system_init>
	cpu_irq_enable();
     d4e:	2201      	movs	r2, #1
     d50:	4b11      	ldr	r3, [pc, #68]	; (d98 <startup_sys_configs+0x50>)
     d52:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     d54:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     d58:	b662      	cpsie	i
	system_interrupt_enable_global();							// System Interrupts
	configure_port_pins();										// System PORTs
     d5a:	f7ff ff28 	bl	bae <configure_port_pins>
	startup_default_pin_state();
     d5e:	f7ff ffe1 	bl	d24 <startup_default_pin_state>
	i2c_master_setup();											// Startup I2C
     d62:	f001 fc49 	bl	25f8 <i2c_master_setup>
	configure_system_tc();										// System Clock
     d66:	f7ff ff5f 	bl	c28 <configure_system_tc>
	system_tc_callbacks();										// System Clock Callback
     d6a:	f7ff ff91 	bl	c90 <system_tc_callbacks>
	configure_pwm_tcc();										// Startup PWM
     d6e:	f7ff fd05 	bl	77c <configure_pwm_tcc>
	configure_adc();
     d72:	f7ff f9c9 	bl	108 <configure_adc>
	configure_pwm_generator();
     d76:	f7ff fd57 	bl	828 <configure_pwm_generator>
	
	
	
	configure_sleep_clock();
     d7a:	f7ff ffcb 	bl	d14 <configure_sleep_clock>
	configure_extint_channel();
     d7e:	f7ff ffa9 	bl	cd4 <configure_extint_channel>
	configure_extint_callbacks();
     d82:	f7ff ffb9 	bl	cf8 <configure_extint_callbacks>
			SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
			PM->SLEEP.reg = sleep_mode;
			break;

		case SYSTEM_SLEEPMODE_STANDBY:
			SCB->SCR |=  SCB_SCR_SLEEPDEEP_Msk;
     d86:	2304      	movs	r3, #4
     d88:	4a04      	ldr	r2, [pc, #16]	; (d9c <startup_sys_configs+0x54>)
     d8a:	6911      	ldr	r1, [r2, #16]
     d8c:	430b      	orrs	r3, r1
     d8e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
     d90:	f3bf 8f4f 	dsb	sy
 * \ref system_set_sleepmode until woken by an interrupt.
 */
static inline void system_sleep(void)
{
	__DSB();
	__WFI();
     d94:	bf30      	wfi
	extint_detection_callback();
	system_set_sleepmode(SYSTEM_SLEEPMODE_STANDBY);						// set sleep mode 0
	system_sleep();
}
     d96:	bd10      	pop	{r4, pc}
     d98:	20000009 	.word	0x20000009
     d9c:	e000ed00 	.word	0xe000ed00

00000da0 <update_battery_states>:
	return (port_base->IN.reg & pin_mask);
     da0:	2101      	movs	r1, #1
     da2:	4b06      	ldr	r3, [pc, #24]	; (dbc <update_battery_states+0x1c>)
#define CHARGED_STATE port_pin_get_input_level(BAT_CHARGED_PIN)
//#define CHARGN_OFF_STATE port_pin_get_input_level(CHARGN_OFF_PIN)


void update_battery_states(void) {
  Vbus_State = VBUS_STATE;
     da4:	4806      	ldr	r0, [pc, #24]	; (dc0 <update_battery_states+0x20>)
     da6:	6a1a      	ldr	r2, [r3, #32]
     da8:	0ed2      	lsrs	r2, r2, #27
     daa:	400a      	ands	r2, r1
     dac:	7002      	strb	r2, [r0, #0]
     dae:	6a1b      	ldr	r3, [r3, #32]
  Charged_State = CHARGED_STATE;
     db0:	4a04      	ldr	r2, [pc, #16]	; (dc4 <update_battery_states+0x24>)
     db2:	0adb      	lsrs	r3, r3, #11
     db4:	400b      	ands	r3, r1
     db6:	7013      	strb	r3, [r2, #0]
}
     db8:	4770      	bx	lr
     dba:	46c0      	nop			; (mov r8, r8)
     dbc:	41004400 	.word	0x41004400
     dc0:	200001f5 	.word	0x200001f5
     dc4:	200001f7 	.word	0x200001f7

00000dc8 <display_battery_state>:

/************************************************************************/
/* Indication LED Control                                               */
/************************************************************************/

void display_battery_state(void) {
     dc8:	b510      	push	{r4, lr}
  2. Steady red light when device has a low battery
  3. Blinking green light when device is charging
  4. Steady green light when the device is at least 100% charged.
  */

	if (Vbus_State) {
     dca:	4b14      	ldr	r3, [pc, #80]	; (e1c <display_battery_state+0x54>)
     dcc:	781b      	ldrb	r3, [r3, #0]
     dce:	2b00      	cmp	r3, #0
     dd0:	d00b      	beq.n	dea <display_battery_state+0x22>
		system_inactive();										// turn  off all motor/ led array if plugged in
     dd2:	f7ff fde9 	bl	9a8 <system_inactive>
		if (!Charged_State) {
     dd6:	4b12      	ldr	r3, [pc, #72]	; (e20 <display_battery_state+0x58>)
     dd8:	781b      	ldrb	r3, [r3, #0]
     dda:	2b00      	cmp	r3, #0
     ddc:	d102      	bne.n	de4 <display_battery_state+0x1c>
			set_battery_charge_routine();						//  blink
     dde:	f001 faa9 	bl	2334 <set_battery_charge_routine>
					set_color_yellow_indication();			// ideal situation
					}	
		}else{
		}
	}
}
     de2:	bd10      	pop	{r4, pc}
			set_color_green_indication();
     de4:	f001 fa54 	bl	2290 <set_color_green_indication>
     de8:	e7fb      	b.n	de2 <display_battery_state+0x1a>
		if (!motor_running){
     dea:	4b0e      	ldr	r3, [pc, #56]	; (e24 <display_battery_state+0x5c>)
     dec:	781b      	ldrb	r3, [r3, #0]
     dee:	2b00      	cmp	r3, #0
     df0:	d1f7      	bne.n	de2 <display_battery_state+0x1a>
				if (BATTERY_LOWEST) {
     df2:	4b0d      	ldr	r3, [pc, #52]	; (e28 <display_battery_state+0x60>)
     df4:	781b      	ldrb	r3, [r3, #0]
     df6:	2b00      	cmp	r3, #0
     df8:	d002      	beq.n	e00 <display_battery_state+0x38>
					set_battery_low_routine();					//  blink
     dfa:	f001 fae5 	bl	23c8 <set_battery_low_routine>
     dfe:	e7f0      	b.n	de2 <display_battery_state+0x1a>
					} else if (BATTERY_LOW) {
     e00:	4b0a      	ldr	r3, [pc, #40]	; (e2c <display_battery_state+0x64>)
     e02:	781b      	ldrb	r3, [r3, #0]
     e04:	2b00      	cmp	r3, #0
     e06:	d002      	beq.n	e0e <display_battery_state+0x46>
					set_color_red_indication();
     e08:	f001 fa5c 	bl	22c4 <set_color_red_indication>
     e0c:	e7e9      	b.n	de2 <display_battery_state+0x1a>
					} else if (BATTERY_CHARGED) {
     e0e:	4b08      	ldr	r3, [pc, #32]	; (e30 <display_battery_state+0x68>)
     e10:	781b      	ldrb	r3, [r3, #0]
     e12:	2b00      	cmp	r3, #0
     e14:	d1e6      	bne.n	de4 <display_battery_state+0x1c>
					set_color_yellow_indication();			// ideal situation
     e16:	f001 fa71 	bl	22fc <set_color_yellow_indication>
}
     e1a:	e7e2      	b.n	de2 <display_battery_state+0x1a>
     e1c:	200001f5 	.word	0x200001f5
     e20:	200001f7 	.word	0x200001f7
     e24:	20000039 	.word	0x20000039
     e28:	2000003e 	.word	0x2000003e
     e2c:	2000003d 	.word	0x2000003d
     e30:	2000003b 	.word	0x2000003b

00000e34 <system_state>:

/************************************************************************/
/* STATE MACHINE		                                                */
/************************************************************************/

void system_state(void) {
     e34:	b510      	push	{r4, lr}
  update_battery_states();
     e36:	f7ff ffb3 	bl	da0 <update_battery_states>
  display_battery_state();
     e3a:	f7ff ffc5 	bl	dc8 <display_battery_state>
     e3e:	bd10      	pop	{r4, pc}

00000e40 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     e40:	4b09      	ldr	r3, [pc, #36]	; (e68 <cpu_irq_enter_critical+0x28>)
     e42:	6819      	ldr	r1, [r3, #0]
     e44:	2900      	cmp	r1, #0
     e46:	d10b      	bne.n	e60 <cpu_irq_enter_critical+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     e48:	f3ef 8010 	mrs	r0, PRIMASK
     e4c:	4a07      	ldr	r2, [pc, #28]	; (e6c <cpu_irq_enter_critical+0x2c>)
		if (cpu_irq_is_enabled()) {
     e4e:	2800      	cmp	r0, #0
     e50:	d105      	bne.n	e5e <cpu_irq_enter_critical+0x1e>
  __ASM volatile ("cpsid i" : : : "memory");
     e52:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     e54:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     e58:	4905      	ldr	r1, [pc, #20]	; (e70 <cpu_irq_enter_critical+0x30>)
     e5a:	7008      	strb	r0, [r1, #0]
			cpu_irq_prev_interrupt_state = true;
     e5c:	2101      	movs	r1, #1
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     e5e:	7011      	strb	r1, [r2, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     e60:	681a      	ldr	r2, [r3, #0]
     e62:	3201      	adds	r2, #1
     e64:	601a      	str	r2, [r3, #0]
}
     e66:	4770      	bx	lr
     e68:	2000005c 	.word	0x2000005c
     e6c:	20000060 	.word	0x20000060
     e70:	20000009 	.word	0x20000009

00000e74 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     e74:	4b08      	ldr	r3, [pc, #32]	; (e98 <cpu_irq_leave_critical+0x24>)
     e76:	681a      	ldr	r2, [r3, #0]
     e78:	3a01      	subs	r2, #1
     e7a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     e7c:	681b      	ldr	r3, [r3, #0]
     e7e:	2b00      	cmp	r3, #0
     e80:	d109      	bne.n	e96 <cpu_irq_leave_critical+0x22>
     e82:	4b06      	ldr	r3, [pc, #24]	; (e9c <cpu_irq_leave_critical+0x28>)
     e84:	781b      	ldrb	r3, [r3, #0]
     e86:	2b00      	cmp	r3, #0
     e88:	d005      	beq.n	e96 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     e8a:	2201      	movs	r2, #1
     e8c:	4b04      	ldr	r3, [pc, #16]	; (ea0 <cpu_irq_leave_critical+0x2c>)
     e8e:	701a      	strb	r2, [r3, #0]
     e90:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     e94:	b662      	cpsie	i
	}
}
     e96:	4770      	bx	lr
     e98:	2000005c 	.word	0x2000005c
     e9c:	20000060 	.word	0x20000060
     ea0:	20000009 	.word	0x20000009

00000ea4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ea4:	b507      	push	{r0, r1, r2, lr}
	config->mux_position = SYSTEM_PINMUX_GPIO;
     ea6:	2280      	movs	r2, #128	; 0x80
     ea8:	ab01      	add	r3, sp, #4
     eaa:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     eac:	780a      	ldrb	r2, [r1, #0]
     eae:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     eb0:	784a      	ldrb	r2, [r1, #1]
     eb2:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     eb4:	788a      	ldrb	r2, [r1, #2]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     eb6:	0019      	movs	r1, r3
	pinmux_config.powersave    = config->powersave;
     eb8:	70da      	strb	r2, [r3, #3]
	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     eba:	f000 fdb5 	bl	1a28 <system_pinmux_pin_set_config>
}
     ebe:	bd07      	pop	{r0, r1, r2, pc}

00000ec0 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     ec0:	2307      	movs	r3, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     ec2:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     ec4:	69ca      	ldr	r2, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     ec6:	421a      	tst	r2, r3
     ec8:	d1fc      	bne.n	ec4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     eca:	4770      	bx	lr

00000ecc <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
     ece:	0005      	movs	r5, r0
     ed0:	b085      	sub	sp, #20
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     ed2:	6029      	str	r1, [r5, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     ed4:	0008      	movs	r0, r1
{
     ed6:	0014      	movs	r4, r2
     ed8:	000e      	movs	r6, r1
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     eda:	f000 faf7 	bl	14cc <_sercom_get_sercom_inst_index>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     ede:	2701      	movs	r7, #1
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     ee0:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     ee2:	409f      	lsls	r7, r3
     ee4:	003b      	movs	r3, r7
			PM->APBCMASK.reg |= mask;
     ee6:	4a5c      	ldr	r2, [pc, #368]	; (1058 <i2c_master_init+0x18c>)
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     ee8:	300e      	adds	r0, #14
     eea:	6a11      	ldr	r1, [r2, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     eec:	b2c7      	uxtb	r7, r0
     eee:	430b      	orrs	r3, r1
     ef0:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     ef2:	7b23      	ldrb	r3, [r4, #12]
     ef4:	aa02      	add	r2, sp, #8
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     ef6:	0011      	movs	r1, r2
     ef8:	0038      	movs	r0, r7
	gclk_chan_conf.source_generator = config->generator_source;
     efa:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     efc:	f000 fd32 	bl	1964 <system_gclk_chan_set_config>
	system_gclk_chan_enable(gclk_index);
     f00:	0038      	movs	r0, r7
     f02:	f000 fcf3 	bl	18ec <system_gclk_chan_enable>
	sercom_set_gclk_generator(config->generator_source, false);
     f06:	7b20      	ldrb	r0, [r4, #12]
     f08:	2100      	movs	r1, #0
     f0a:	f000 fa67 	bl	13dc <sercom_set_gclk_generator>

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     f0e:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
     f10:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     f12:	079b      	lsls	r3, r3, #30
     f14:	d500      	bpl.n	f18 <i2c_master_init+0x4c>
     f16:	e09d      	b.n	1054 <i2c_master_init+0x188>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     f18:	2201      	movs	r2, #1
     f1a:	6833      	ldr	r3, [r6, #0]
		return STATUS_BUSY;
     f1c:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     f1e:	401a      	ands	r2, r3
     f20:	9200      	str	r2, [sp, #0]
     f22:	d000      	beq.n	f26 <i2c_master_init+0x5a>
     f24:	e096      	b.n	1054 <i2c_master_init+0x188>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     f26:	6828      	ldr	r0, [r5, #0]
     f28:	f000 fad0 	bl	14cc <_sercom_get_sercom_inst_index>
     f2c:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     f2e:	494b      	ldr	r1, [pc, #300]	; (105c <i2c_master_init+0x190>)
     f30:	f000 faea 	bl	1508 <_sercom_set_handler>
	_sercom_instances[instance_index] = module;
     f34:	4b4a      	ldr	r3, [pc, #296]	; (1060 <i2c_master_init+0x194>)
     f36:	00bf      	lsls	r7, r7, #2
     f38:	50fd      	str	r5, [r7, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
     f3a:	466b      	mov	r3, sp
     f3c:	781b      	ldrb	r3, [r3, #0]
	module->enabled_callback = 0;
	module->buffer_length = 0;
	module->buffer_remaining = 0;

	module->status = STATUS_OK;
     f3e:	466a      	mov	r2, sp
	module->registered_callback = 0;
     f40:	762b      	strb	r3, [r5, #24]
	module->enabled_callback = 0;
     f42:	466b      	mov	r3, sp
     f44:	781b      	ldrb	r3, [r3, #0]
	module->status = STATUS_OK;
     f46:	7812      	ldrb	r2, [r2, #0]
	module->enabled_callback = 0;
     f48:	766b      	strb	r3, [r5, #25]
	module->buffer_length = 0;
     f4a:	466b      	mov	r3, sp
     f4c:	881b      	ldrh	r3, [r3, #0]
     f4e:	836b      	strh	r3, [r5, #26]
	module->buffer_remaining = 0;
     f50:	466b      	mov	r3, sp
     f52:	881b      	ldrh	r3, [r3, #0]
     f54:	83ab      	strh	r3, [r5, #28]
	module->status = STATUS_OK;
     f56:	1dab      	adds	r3, r5, #6
     f58:	77da      	strb	r2, [r3, #31]
	module->buffer = NULL;
     f5a:	9b00      	ldr	r3, [sp, #0]
     f5c:	622b      	str	r3, [r5, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     f5e:	2314      	movs	r3, #20
     f60:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     f62:	682f      	ldr	r7, [r5, #0]
     f64:	ae03      	add	r6, sp, #12
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     f66:	0038      	movs	r0, r7
     f68:	f000 fab0 	bl	14cc <_sercom_get_sercom_inst_index>
     f6c:	2380      	movs	r3, #128	; 0x80
     f6e:	7033      	strb	r3, [r6, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f70:	466b      	mov	r3, sp
     f72:	781b      	ldrb	r3, [r3, #0]
     f74:	9001      	str	r0, [sp, #4]
     f76:	7073      	strb	r3, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     f78:	2301      	movs	r3, #1
     f7a:	70b3      	strb	r3, [r6, #2]
	config->powersave    = false;
     f7c:	466b      	mov	r3, sp
     f7e:	781b      	ldrb	r3, [r3, #0]
	uint32_t pad0 = config->pinmux_pad0;
     f80:	69e0      	ldr	r0, [r4, #28]
     f82:	70f3      	strb	r3, [r6, #3]
	uint32_t pad1 = config->pinmux_pad1;
     f84:	6a23      	ldr	r3, [r4, #32]
     f86:	9300      	str	r3, [sp, #0]
	if (pad0 == PINMUX_DEFAULT) {
     f88:	2800      	cmp	r0, #0
     f8a:	d103      	bne.n	f94 <i2c_master_init+0xc8>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     f8c:	0001      	movs	r1, r0
     f8e:	0038      	movs	r0, r7
     f90:	f000 fa42 	bl	1418 <_sercom_get_default_pad>
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     f94:	2302      	movs	r3, #2
	pin_conf.mux_position = pad0 & 0xFFFF;
     f96:	7030      	strb	r0, [r6, #0]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     f98:	0c00      	lsrs	r0, r0, #16
     f9a:	b2c0      	uxtb	r0, r0
     f9c:	0031      	movs	r1, r6
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     f9e:	7073      	strb	r3, [r6, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     fa0:	f000 fd42 	bl	1a28 <system_pinmux_pin_set_config>
	if (pad1 == PINMUX_DEFAULT) {
     fa4:	9b00      	ldr	r3, [sp, #0]
     fa6:	2b00      	cmp	r3, #0
     fa8:	d104      	bne.n	fb4 <i2c_master_init+0xe8>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     faa:	2101      	movs	r1, #1
     fac:	0038      	movs	r0, r7
     fae:	f000 fa33 	bl	1418 <_sercom_get_default_pad>
     fb2:	9000      	str	r0, [sp, #0]
	pin_conf.mux_position = pad1 & 0xFFFF;
     fb4:	466b      	mov	r3, sp
     fb6:	781b      	ldrb	r3, [r3, #0]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     fb8:	0031      	movs	r1, r6
	pin_conf.mux_position = pad1 & 0xFFFF;
     fba:	7033      	strb	r3, [r6, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     fbc:	2302      	movs	r3, #2
     fbe:	7073      	strb	r3, [r6, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     fc0:	9b00      	ldr	r3, [sp, #0]
     fc2:	0c18      	lsrs	r0, r3, #16
     fc4:	b2c0      	uxtb	r0, r0
     fc6:	f000 fd2f 	bl	1a28 <system_pinmux_pin_set_config>
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     fca:	8aa3      	ldrh	r3, [r4, #20]
     fcc:	80eb      	strh	r3, [r5, #6]
	module->buffer_timeout = config->buffer_timeout;
     fce:	8ae3      	ldrh	r3, [r4, #22]
     fd0:	812b      	strh	r3, [r5, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     fd2:	7e22      	ldrb	r2, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     fd4:	2380      	movs	r3, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     fd6:	2a00      	cmp	r2, #0
     fd8:	d106      	bne.n	fe8 <i2c_master_init+0x11c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     fda:	4b22      	ldr	r3, [pc, #136]	; (1064 <i2c_master_init+0x198>)
     fdc:	3202      	adds	r2, #2
     fde:	789b      	ldrb	r3, [r3, #2]
     fe0:	4013      	ands	r3, r2
		tmp_ctrla = 0;
     fe2:	1e5a      	subs	r2, r3, #1
     fe4:	4193      	sbcs	r3, r2
     fe6:	01db      	lsls	r3, r3, #7
	tmp_ctrla |= config->transfer_speed;
     fe8:	68a1      	ldr	r1, [r4, #8]
     fea:	6922      	ldr	r2, [r4, #16]
     fec:	430a      	orrs	r2, r1
     fee:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     ff0:	1d62      	adds	r2, r4, #5
     ff2:	7fd2      	ldrb	r2, [r2, #31]
     ff4:	2a00      	cmp	r2, #0
     ff6:	d002      	beq.n	ffe <i2c_master_init+0x132>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     ff8:	2280      	movs	r2, #128	; 0x80
     ffa:	05d2      	lsls	r2, r2, #23
     ffc:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     ffe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    1000:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    1002:	0022      	movs	r2, r4
    1004:	322c      	adds	r2, #44	; 0x2c
    1006:	7812      	ldrb	r2, [r2, #0]
    1008:	2a00      	cmp	r2, #0
    100a:	d103      	bne.n	1014 <i2c_master_init+0x148>
    100c:	2280      	movs	r2, #128	; 0x80
    100e:	0492      	lsls	r2, r2, #18
    1010:	4291      	cmp	r1, r2
    1012:	d102      	bne.n	101a <i2c_master_init+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1014:	2280      	movs	r2, #128	; 0x80
    1016:	0512      	lsls	r2, r2, #20
    1018:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
    101a:	0022      	movs	r2, r4
    101c:	322d      	adds	r2, #45	; 0x2d
    101e:	7812      	ldrb	r2, [r2, #0]
    1020:	2a00      	cmp	r2, #0
    1022:	d002      	beq.n	102a <i2c_master_init+0x15e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    1024:	2280      	movs	r2, #128	; 0x80
    1026:	0412      	lsls	r2, r2, #16
    1028:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
    102a:	342e      	adds	r4, #46	; 0x2e
    102c:	7822      	ldrb	r2, [r4, #0]
    102e:	2a00      	cmp	r2, #0
    1030:	d002      	beq.n	1038 <i2c_master_init+0x16c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    1032:	2280      	movs	r2, #128	; 0x80
    1034:	03d2      	lsls	r2, r2, #15
    1036:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1038:	683a      	ldr	r2, [r7, #0]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    103a:	9801      	ldr	r0, [sp, #4]
	i2c_module->CTRLA.reg |= tmp_ctrla;
    103c:	4313      	orrs	r3, r2
    103e:	603b      	str	r3, [r7, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1040:	2380      	movs	r3, #128	; 0x80
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1042:	300e      	adds	r0, #14
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1044:	005b      	lsls	r3, r3, #1
    1046:	607b      	str	r3, [r7, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1048:	b2c0      	uxtb	r0, r0
    104a:	f000 fc97 	bl	197c <system_gclk_chan_get_hz>
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    104e:	2323      	movs	r3, #35	; 0x23

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    1050:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    1052:	60fb      	str	r3, [r7, #12]
}
    1054:	b005      	add	sp, #20
    1056:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1058:	40000400 	.word	0x40000400
    105c:	0000125d 	.word	0x0000125d
    1060:	200001f8 	.word	0x200001f8
    1064:	41002000 	.word	0x41002000

00001068 <_i2c_master_address_response>:

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1068:	2202      	movs	r2, #2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    106a:	6803      	ldr	r3, [r0, #0]
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    106c:	7e19      	ldrb	r1, [r3, #24]
    106e:	4211      	tst	r1, r2
    1070:	d006      	beq.n	1080 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1072:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1074:	8b5b      	ldrh	r3, [r3, #26]
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    1076:	2041      	movs	r0, #65	; 0x41
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1078:	4213      	tst	r3, r2
    107a:	d10a      	bne.n	1092 <_i2c_master_address_response+0x2a>

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    107c:	2000      	movs	r0, #0
    107e:	e008      	b.n	1092 <_i2c_master_address_response+0x2a>
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1080:	8b5a      	ldrh	r2, [r3, #26]
    1082:	0752      	lsls	r2, r2, #29
    1084:	d5fa      	bpl.n	107c <_i2c_master_address_response+0x14>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1086:	22c0      	movs	r2, #192	; 0xc0
		return STATUS_ERR_BAD_ADDRESS;
    1088:	2018      	movs	r0, #24
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    108a:	6859      	ldr	r1, [r3, #4]
    108c:	0292      	lsls	r2, r2, #10
    108e:	430a      	orrs	r2, r1
    1090:	605a      	str	r2, [r3, #4]
}
    1092:	4770      	bx	lr

00001094 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    1094:	b570      	push	{r4, r5, r6, lr}
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    1096:	2200      	movs	r2, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1098:	2601      	movs	r6, #1
    109a:	2402      	movs	r4, #2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    109c:	6801      	ldr	r1, [r0, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    109e:	7e0b      	ldrb	r3, [r1, #24]
    10a0:	4033      	ands	r3, r6
    10a2:	d102      	bne.n	10aa <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    10a4:	7e0d      	ldrb	r5, [r1, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    10a6:	4225      	tst	r5, r4
    10a8:	d001      	beq.n	10ae <_i2c_master_wait_for_bus+0x1a>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    10aa:	2000      	movs	r0, #0
    10ac:	e005      	b.n	10ba <_i2c_master_wait_for_bus+0x26>
		if (++timeout_counter >= module->buffer_timeout) {
    10ae:	3201      	adds	r2, #1
    10b0:	8903      	ldrh	r3, [r0, #8]
    10b2:	b292      	uxth	r2, r2
    10b4:	4293      	cmp	r3, r2
    10b6:	d8f2      	bhi.n	109e <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
    10b8:	2012      	movs	r0, #18
}
    10ba:	bd70      	pop	{r4, r5, r6, pc}

000010bc <_i2c_master_send_hs_master_code>:
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    10bc:	2380      	movs	r3, #128	; 0x80
{
    10be:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    10c0:	6804      	ldr	r4, [r0, #0]
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    10c2:	02db      	lsls	r3, r3, #11
    10c4:	6862      	ldr	r2, [r4, #4]
    10c6:	4313      	orrs	r3, r2
    10c8:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    10ca:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    10cc:	f7ff ffe2 	bl	1094 <_i2c_master_wait_for_bus>
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    10d0:	2301      	movs	r3, #1
    10d2:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    10d4:	bd10      	pop	{r4, pc}
	...

000010d8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    10d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    10da:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    10dc:	884b      	ldrh	r3, [r1, #2]
{
    10de:	0005      	movs	r5, r0
	uint16_t tmp_data_length = packet->data_length;
    10e0:	9301      	str	r3, [sp, #4]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    10e2:	6804      	ldr	r4, [r0, #0]

	_i2c_master_wait_for_sync(module);
    10e4:	f7ff feec 	bl	ec0 <_i2c_master_wait_for_sync>

	/* Switch to high speed mode */
	if (packet->high_speed) {
    10e8:	7a7b      	ldrb	r3, [r7, #9]
    10ea:	2b00      	cmp	r3, #0
    10ec:	d003      	beq.n	10f6 <_i2c_master_write_packet+0x1e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    10ee:	7ab9      	ldrb	r1, [r7, #10]
    10f0:	0028      	movs	r0, r5
    10f2:	f7ff ffe3 	bl	10bc <_i2c_master_send_hs_master_code>
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    10f6:	6863      	ldr	r3, [r4, #4]
    10f8:	4a24      	ldr	r2, [pc, #144]	; (118c <_i2c_master_write_packet+0xb4>)
    10fa:	4013      	ands	r3, r2
    10fc:	6063      	str	r3, [r4, #4]
    10fe:	7a7a      	ldrb	r2, [r7, #9]
    1100:	883b      	ldrh	r3, [r7, #0]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    1102:	7a39      	ldrb	r1, [r7, #8]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1104:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1106:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1108:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
    110a:	2900      	cmp	r1, #0
    110c:	d002      	beq.n	1114 <_i2c_master_write_packet+0x3c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    110e:	2280      	movs	r2, #128	; 0x80
    1110:	0212      	lsls	r2, r2, #8
    1112:	4313      	orrs	r3, r2
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1114:	6263      	str	r3, [r4, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1116:	0028      	movs	r0, r5
    1118:	f7ff ffbc 	bl	1094 <_i2c_master_wait_for_bus>
    111c:	1e06      	subs	r6, r0, #0

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    111e:	d115      	bne.n	114c <_i2c_master_write_packet+0x74>
		tmp_status = _i2c_master_address_response(module);
    1120:	0028      	movs	r0, r5
    1122:	f7ff ffa1 	bl	1068 <_i2c_master_address_response>
    1126:	1e06      	subs	r6, r0, #0
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    1128:	d110      	bne.n	114c <_i2c_master_write_packet+0x74>
    112a:	9000      	str	r0, [sp, #0]
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
    112c:	9b00      	ldr	r3, [sp, #0]
    112e:	9a01      	ldr	r2, [sp, #4]
    1130:	4293      	cmp	r3, r2
    1132:	d10d      	bne.n	1150 <_i2c_master_write_packet+0x78>
    1134:	2600      	movs	r6, #0
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
    1136:	7aab      	ldrb	r3, [r5, #10]
    1138:	2b00      	cmp	r3, #0
    113a:	d007      	beq.n	114c <_i2c_master_write_packet+0x74>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    113c:	0028      	movs	r0, r5
    113e:	f7ff febf 	bl	ec0 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1142:	23c0      	movs	r3, #192	; 0xc0
    1144:	6862      	ldr	r2, [r4, #4]
    1146:	029b      	lsls	r3, r3, #10
    1148:	4313      	orrs	r3, r2
    114a:	6063      	str	r3, [r4, #4]
		}
	}

	return tmp_status;
}
    114c:	0030      	movs	r0, r6
    114e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1150:	2220      	movs	r2, #32
    1152:	8b63      	ldrh	r3, [r4, #26]
    1154:	4213      	tst	r3, r2
    1156:	d016      	beq.n	1186 <_i2c_master_write_packet+0xae>
			_i2c_master_wait_for_sync(module);
    1158:	0028      	movs	r0, r5
    115a:	f7ff feb1 	bl	ec0 <_i2c_master_wait_for_sync>
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    115e:	687b      	ldr	r3, [r7, #4]
    1160:	9a00      	ldr	r2, [sp, #0]
			tmp_status = _i2c_master_wait_for_bus(module);
    1162:	0028      	movs	r0, r5
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    1164:	5c9a      	ldrb	r2, [r3, r2]
    1166:	0023      	movs	r3, r4
    1168:	3328      	adds	r3, #40	; 0x28
    116a:	701a      	strb	r2, [r3, #0]
			tmp_status = _i2c_master_wait_for_bus(module);
    116c:	f7ff ff92 	bl	1094 <_i2c_master_wait_for_bus>
    1170:	1e06      	subs	r6, r0, #0
			if (tmp_status != STATUS_OK) {
    1172:	d1e0      	bne.n	1136 <_i2c_master_write_packet+0x5e>
    1174:	9a00      	ldr	r2, [sp, #0]
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1176:	8b63      	ldrh	r3, [r4, #26]
    1178:	3201      	adds	r2, #1
    117a:	9200      	str	r2, [sp, #0]
    117c:	2204      	movs	r2, #4
    117e:	4213      	tst	r3, r2
    1180:	d0d4      	beq.n	112c <_i2c_master_write_packet+0x54>
				tmp_status = STATUS_ERR_OVERFLOW;
    1182:	261e      	movs	r6, #30
    1184:	e7d7      	b.n	1136 <_i2c_master_write_packet+0x5e>
				return STATUS_ERR_PACKET_COLLISION;
    1186:	2641      	movs	r6, #65	; 0x41
    1188:	e7e0      	b.n	114c <_i2c_master_write_packet+0x74>
    118a:	46c0      	nop			; (mov r8, r8)
    118c:	fffbffff 	.word	0xfffbffff

00001190 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1190:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
    1192:	8b82      	ldrh	r2, [r0, #28]
{
    1194:	0003      	movs	r3, r0
		return STATUS_BUSY;
    1196:	2005      	movs	r0, #5
	if (module->buffer_remaining > 0) {
    1198:	2a00      	cmp	r2, #0
    119a:	d105      	bne.n	11a8 <i2c_master_write_packet_wait+0x18>
	}
#endif

	module->send_stop = true;
    119c:	3201      	adds	r2, #1
    119e:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    11a0:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    11a2:	0018      	movs	r0, r3
    11a4:	f7ff ff98 	bl	10d8 <_i2c_master_write_packet>
}
    11a8:	bd10      	pop	{r4, pc}

000011aa <_i2c_master_wait_for_sync>:
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    11aa:	2307      	movs	r3, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    11ac:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    11ae:	69ca      	ldr	r2, [r1, #28]
	while (i2c_master_is_syncing(module)) {
    11b0:	421a      	tst	r2, r3
    11b2:	d1fc      	bne.n	11ae <_i2c_master_wait_for_sync+0x4>
}
    11b4:	4770      	bx	lr

000011b6 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    11b6:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    11b8:	6805      	ldr	r5, [r0, #0]
{
    11ba:	0004      	movs	r4, r0
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    11bc:	682a      	ldr	r2, [r5, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    11be:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
    11c0:	8b83      	ldrh	r3, [r0, #28]
    11c2:	1af6      	subs	r6, r6, r3

	module->buffer_remaining--;
    11c4:	8b83      	ldrh	r3, [r0, #28]
	buffer_index -= module->buffer_remaining;
    11c6:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
    11c8:	3b01      	subs	r3, #1
    11ca:	b29b      	uxth	r3, r3
    11cc:	8383      	strh	r3, [r0, #28]
    11ce:	7ac3      	ldrb	r3, [r0, #11]

	if (sclsm_flag) {
    11d0:	0112      	lsls	r2, r2, #4
    11d2:	d50a      	bpl.n	11ea <_i2c_master_read+0x34>
		if (module->send_nack && module->buffer_remaining == 1) {
    11d4:	2b00      	cmp	r3, #0
    11d6:	d00d      	beq.n	11f4 <_i2c_master_read+0x3e>
    11d8:	8b83      	ldrh	r3, [r0, #28]
    11da:	2b01      	cmp	r3, #1
    11dc:	d10a      	bne.n	11f4 <_i2c_master_read+0x3e>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    11de:	2380      	movs	r3, #128	; 0x80
    11e0:	686a      	ldr	r2, [r5, #4]
    11e2:	02db      	lsls	r3, r3, #11
    11e4:	4313      	orrs	r3, r2
    11e6:	606b      	str	r3, [r5, #4]
    11e8:	e004      	b.n	11f4 <_i2c_master_read+0x3e>
		if (module->send_nack && module->buffer_remaining == 0) {
    11ea:	2b00      	cmp	r3, #0
    11ec:	d002      	beq.n	11f4 <_i2c_master_read+0x3e>
    11ee:	8b83      	ldrh	r3, [r0, #28]
    11f0:	2b00      	cmp	r3, #0
    11f2:	d0f4      	beq.n	11de <_i2c_master_read+0x28>
		}
	}

	if (module->buffer_remaining == 0) {
    11f4:	8ba3      	ldrh	r3, [r4, #28]
    11f6:	2b00      	cmp	r3, #0
    11f8:	d10a      	bne.n	1210 <_i2c_master_read+0x5a>
		if (module->send_stop) {
    11fa:	7aa3      	ldrb	r3, [r4, #10]
    11fc:	2b00      	cmp	r3, #0
    11fe:	d007      	beq.n	1210 <_i2c_master_read+0x5a>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1200:	0020      	movs	r0, r4
    1202:	f7ff ffd2 	bl	11aa <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1206:	23c0      	movs	r3, #192	; 0xc0
    1208:	686a      	ldr	r2, [r5, #4]
    120a:	029b      	lsls	r3, r3, #10
    120c:	4313      	orrs	r3, r2
    120e:	606b      	str	r3, [r5, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    1210:	0020      	movs	r0, r4
    1212:	f7ff ffca 	bl	11aa <_i2c_master_wait_for_sync>
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1216:	6a23      	ldr	r3, [r4, #32]
    1218:	3528      	adds	r5, #40	; 0x28
    121a:	199e      	adds	r6, r3, r6
    121c:	782b      	ldrb	r3, [r5, #0]
    121e:	b2db      	uxtb	r3, r3
    1220:	7033      	strb	r3, [r6, #0]
}
    1222:	bd70      	pop	{r4, r5, r6, pc}

00001224 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1224:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1226:	6806      	ldr	r6, [r0, #0]
{
    1228:	0004      	movs	r4, r0

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    122a:	8b73      	ldrh	r3, [r6, #26]
    122c:	075b      	lsls	r3, r3, #29
    122e:	d503      	bpl.n	1238 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1230:	231e      	movs	r3, #30
    1232:	3406      	adds	r4, #6
    1234:	77e3      	strb	r3, [r4, #31]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
    1236:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
    1238:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
    123a:	8b83      	ldrh	r3, [r0, #28]
	i2c_module->DATA.reg = module->buffer[buffer_index];
    123c:	3628      	adds	r6, #40	; 0x28
	buffer_index -= module->buffer_remaining;
    123e:	1aed      	subs	r5, r5, r3
	module->buffer_remaining--;
    1240:	8b83      	ldrh	r3, [r0, #28]
	buffer_index -= module->buffer_remaining;
    1242:	b2ad      	uxth	r5, r5
	module->buffer_remaining--;
    1244:	3b01      	subs	r3, #1
    1246:	b29b      	uxth	r3, r3
    1248:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
    124a:	f7ff ffae 	bl	11aa <_i2c_master_wait_for_sync>
	i2c_module->DATA.reg = module->buffer[buffer_index];
    124e:	6a23      	ldr	r3, [r4, #32]
    1250:	195d      	adds	r5, r3, r5
    1252:	782b      	ldrb	r3, [r5, #0]
    1254:	b2db      	uxtb	r3, r3
    1256:	7033      	strb	r3, [r6, #0]
    1258:	e7ed      	b.n	1236 <_i2c_master_write+0x12>
	...

0000125c <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    125c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    125e:	4b5e      	ldr	r3, [pc, #376]	; (13d8 <_i2c_master_interrupt_handler+0x17c>)
    1260:	0080      	lsls	r0, r0, #2
    1262:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1264:	6825      	ldr	r5, [r4, #0]
    1266:	1da6      	adds	r6, r4, #6
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1268:	682b      	ldr	r3, [r5, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    126a:	7e62      	ldrb	r2, [r4, #25]
	callback_mask &= module->registered_callback;
    126c:	7e27      	ldrb	r7, [r4, #24]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    126e:	011b      	lsls	r3, r3, #4
	callback_mask &= module->registered_callback;
    1270:	4017      	ands	r7, r2

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1272:	8b62      	ldrh	r2, [r4, #26]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1274:	0fdb      	lsrs	r3, r3, #31
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1276:	2a00      	cmp	r2, #0
    1278:	d12e      	bne.n	12d8 <_i2c_master_interrupt_handler+0x7c>
    127a:	8ba2      	ldrh	r2, [r4, #28]
    127c:	2a00      	cmp	r2, #0
    127e:	d02b      	beq.n	12d8 <_i2c_master_interrupt_handler+0x7c>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1280:	2301      	movs	r3, #1
    1282:	7e2a      	ldrb	r2, [r5, #24]
    1284:	421a      	tst	r2, r3
    1286:	d006      	beq.n	1296 <_i2c_master_interrupt_handler+0x3a>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1288:	2202      	movs	r2, #2
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    128a:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    128c:	8b6b      	ldrh	r3, [r5, #26]
    128e:	4013      	ands	r3, r2
    1290:	d010      	beq.n	12b4 <_i2c_master_interrupt_handler+0x58>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1292:	2341      	movs	r3, #65	; 0x41
    1294:	77f3      	strb	r3, [r6, #31]
	module->buffer_length = module->buffer_remaining;
    1296:	8ba3      	ldrh	r3, [r4, #28]
    1298:	b29b      	uxth	r3, r3
    129a:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
    129c:	7ff3      	ldrb	r3, [r6, #31]
    129e:	2b05      	cmp	r3, #5
    12a0:	d13c      	bne.n	131c <_i2c_master_interrupt_handler+0xc0>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
			module->status = STATUS_ERR_PACKET_COLLISION;
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    12a2:	1d63      	adds	r3, r4, #5
    12a4:	7fdb      	ldrb	r3, [r3, #31]
			_i2c_master_write(module);
    12a6:	0020      	movs	r0, r4
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    12a8:	2b00      	cmp	r3, #0
    12aa:	d000      	beq.n	12ae <_i2c_master_interrupt_handler+0x52>
    12ac:	e08a      	b.n	13c4 <_i2c_master_interrupt_handler+0x168>
			_i2c_master_write(module);
    12ae:	f7ff ffb9 	bl	1224 <_i2c_master_write>
    12b2:	e033      	b.n	131c <_i2c_master_interrupt_handler+0xc0>
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    12b4:	8b6a      	ldrh	r2, [r5, #26]
    12b6:	0752      	lsls	r2, r2, #29
    12b8:	d5ed      	bpl.n	1296 <_i2c_master_interrupt_handler+0x3a>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    12ba:	2218      	movs	r2, #24
    12bc:	77f2      	strb	r2, [r6, #31]
			module->buffer_remaining = 0;
    12be:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
    12c0:	7aa3      	ldrb	r3, [r4, #10]
    12c2:	2b00      	cmp	r3, #0
    12c4:	d0e7      	beq.n	1296 <_i2c_master_interrupt_handler+0x3a>
				_i2c_master_wait_for_sync(module);
    12c6:	0020      	movs	r0, r4
    12c8:	f7ff ff6f 	bl	11aa <_i2c_master_wait_for_sync>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    12cc:	23c0      	movs	r3, #192	; 0xc0
    12ce:	686a      	ldr	r2, [r5, #4]
    12d0:	029b      	lsls	r3, r3, #10
    12d2:	4313      	orrs	r3, r2
    12d4:	606b      	str	r3, [r5, #4]
    12d6:	e7de      	b.n	1296 <_i2c_master_interrupt_handler+0x3a>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    12d8:	8b62      	ldrh	r2, [r4, #26]
    12da:	2a00      	cmp	r2, #0
    12dc:	d05f      	beq.n	139e <_i2c_master_interrupt_handler+0x142>
    12de:	8ba2      	ldrh	r2, [r4, #28]
    12e0:	2a00      	cmp	r2, #0
    12e2:	d15c      	bne.n	139e <_i2c_master_interrupt_handler+0x142>
			(module->status == STATUS_BUSY) &&
    12e4:	7ff2      	ldrb	r2, [r6, #31]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    12e6:	2a05      	cmp	r2, #5
    12e8:	d159      	bne.n	139e <_i2c_master_interrupt_handler+0x142>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    12ea:	1d62      	adds	r2, r4, #5
    12ec:	7fd2      	ldrb	r2, [r2, #31]
    12ee:	b2d2      	uxtb	r2, r2
			(module->status == STATUS_BUSY) &&
    12f0:	2a00      	cmp	r2, #0
    12f2:	d154      	bne.n	139e <_i2c_master_interrupt_handler+0x142>
		i2c_module->INTENCLR.reg =
    12f4:	2303      	movs	r3, #3
    12f6:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
    12f8:	8362      	strh	r2, [r4, #26]
		module->status        = STATUS_OK;
    12fa:	77f2      	strb	r2, [r6, #31]
		if (module->send_stop) {
    12fc:	7aa3      	ldrb	r3, [r4, #10]
    12fe:	2b00      	cmp	r3, #0
    1300:	d04a      	beq.n	1398 <_i2c_master_interrupt_handler+0x13c>
			_i2c_master_wait_for_sync(module);
    1302:	0020      	movs	r0, r4
    1304:	f7ff ff51 	bl	11aa <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1308:	23c0      	movs	r3, #192	; 0xc0
    130a:	686a      	ldr	r2, [r5, #4]
    130c:	029b      	lsls	r3, r3, #10
    130e:	4313      	orrs	r3, r2
    1310:	606b      	str	r3, [r5, #4]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1312:	07fb      	lsls	r3, r7, #31
    1314:	d502      	bpl.n	131c <_i2c_master_interrupt_handler+0xc0>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1316:	68e3      	ldr	r3, [r4, #12]
    1318:	0020      	movs	r0, r4
    131a:	4798      	blx	r3
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    131c:	8b63      	ldrh	r3, [r4, #26]
    131e:	2b00      	cmp	r3, #0
    1320:	d01b      	beq.n	135a <_i2c_master_interrupt_handler+0xfe>
    1322:	8ba3      	ldrh	r3, [r4, #28]
    1324:	2b00      	cmp	r3, #0
    1326:	d118      	bne.n	135a <_i2c_master_interrupt_handler+0xfe>
			(module->status == STATUS_BUSY) &&
    1328:	7ff3      	ldrb	r3, [r6, #31]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    132a:	2b05      	cmp	r3, #5
    132c:	d115      	bne.n	135a <_i2c_master_interrupt_handler+0xfe>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    132e:	1d63      	adds	r3, r4, #5
    1330:	7fda      	ldrb	r2, [r3, #31]
			(module->status == STATUS_BUSY) &&
    1332:	2a01      	cmp	r2, #1
    1334:	d111      	bne.n	135a <_i2c_master_interrupt_handler+0xfe>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1336:	7e29      	ldrb	r1, [r5, #24]
    1338:	3201      	adds	r2, #1
    133a:	4211      	tst	r1, r2
    133c:	d000      	beq.n	1340 <_i2c_master_interrupt_handler+0xe4>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    133e:	762a      	strb	r2, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1340:	2203      	movs	r2, #3
    1342:	752a      	strb	r2, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1344:	2200      	movs	r2, #0
    1346:	8362      	strh	r2, [r4, #26]
		module->status        = STATUS_OK;
    1348:	77f2      	strb	r2, [r6, #31]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    134a:	07ba      	lsls	r2, r7, #30
    134c:	d53d      	bpl.n	13ca <_i2c_master_interrupt_handler+0x16e>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    134e:	7fda      	ldrb	r2, [r3, #31]
    1350:	2a01      	cmp	r2, #1
    1352:	d13a      	bne.n	13ca <_i2c_master_interrupt_handler+0x16e>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1354:	6923      	ldr	r3, [r4, #16]
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1356:	0020      	movs	r0, r4
    1358:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    135a:	7ff3      	ldrb	r3, [r6, #31]
    135c:	2b05      	cmp	r3, #5
    135e:	d01a      	beq.n	1396 <_i2c_master_interrupt_handler+0x13a>
    1360:	7ff3      	ldrb	r3, [r6, #31]
    1362:	2b00      	cmp	r3, #0
    1364:	d017      	beq.n	1396 <_i2c_master_interrupt_handler+0x13a>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1366:	2303      	movs	r3, #3
    1368:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    136a:	2300      	movs	r3, #0
    136c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    136e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1370:	7ff3      	ldrb	r3, [r6, #31]
    1372:	2b41      	cmp	r3, #65	; 0x41
    1374:	d00a      	beq.n	138c <_i2c_master_interrupt_handler+0x130>
    1376:	7aa3      	ldrb	r3, [r4, #10]
    1378:	2b00      	cmp	r3, #0
    137a:	d007      	beq.n	138c <_i2c_master_interrupt_handler+0x130>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    137c:	0020      	movs	r0, r4
    137e:	f7ff ff14 	bl	11aa <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1382:	23e0      	movs	r3, #224	; 0xe0
    1384:	686a      	ldr	r2, [r5, #4]
    1386:	02db      	lsls	r3, r3, #11
    1388:	4313      	orrs	r3, r2
    138a:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    138c:	077b      	lsls	r3, r7, #29
    138e:	d502      	bpl.n	1396 <_i2c_master_interrupt_handler+0x13a>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1390:	6963      	ldr	r3, [r4, #20]
    1392:	0020      	movs	r0, r4
    1394:	4798      	blx	r3
		}
	}
}
    1396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1398:	2301      	movs	r3, #1
    139a:	762b      	strb	r3, [r5, #24]
    139c:	e7b9      	b.n	1312 <_i2c_master_interrupt_handler+0xb6>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    139e:	8b62      	ldrh	r2, [r4, #26]
    13a0:	2a00      	cmp	r2, #0
    13a2:	d0bb      	beq.n	131c <_i2c_master_interrupt_handler+0xc0>
    13a4:	8ba2      	ldrh	r2, [r4, #28]
    13a6:	2a00      	cmp	r2, #0
    13a8:	d0b8      	beq.n	131c <_i2c_master_interrupt_handler+0xc0>
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    13aa:	8b6a      	ldrh	r2, [r5, #26]
    13ac:	0692      	lsls	r2, r2, #26
    13ae:	d500      	bpl.n	13b2 <_i2c_master_interrupt_handler+0x156>
    13b0:	e777      	b.n	12a2 <_i2c_master_interrupt_handler+0x46>
    13b2:	2b00      	cmp	r3, #0
    13b4:	d003      	beq.n	13be <_i2c_master_interrupt_handler+0x162>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    13b6:	8ba3      	ldrh	r3, [r4, #28]
    13b8:	2b01      	cmp	r3, #1
    13ba:	d100      	bne.n	13be <_i2c_master_interrupt_handler+0x162>
    13bc:	e771      	b.n	12a2 <_i2c_master_interrupt_handler+0x46>
			module->status = STATUS_ERR_PACKET_COLLISION;
    13be:	2341      	movs	r3, #65	; 0x41
    13c0:	77f3      	strb	r3, [r6, #31]
    13c2:	e7ab      	b.n	131c <_i2c_master_interrupt_handler+0xc0>
			_i2c_master_read(module);
    13c4:	f7ff fef7 	bl	11b6 <_i2c_master_read>
    13c8:	e7a8      	b.n	131c <_i2c_master_interrupt_handler+0xc0>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    13ca:	07fa      	lsls	r2, r7, #31
    13cc:	d5c5      	bpl.n	135a <_i2c_master_interrupt_handler+0xfe>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    13ce:	7fdb      	ldrb	r3, [r3, #31]
    13d0:	2b00      	cmp	r3, #0
    13d2:	d1c2      	bne.n	135a <_i2c_master_interrupt_handler+0xfe>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    13d4:	68e3      	ldr	r3, [r4, #12]
    13d6:	e7be      	b.n	1356 <_i2c_master_interrupt_handler+0xfa>
    13d8:	200001f8 	.word	0x200001f8

000013dc <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    13dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    13de:	4c0d      	ldr	r4, [pc, #52]	; (1414 <sercom_set_gclk_generator+0x38>)
{
    13e0:	0005      	movs	r5, r0
	if (!_sercom_config.generator_is_set || force_change) {
    13e2:	7823      	ldrb	r3, [r4, #0]
    13e4:	2b00      	cmp	r3, #0
    13e6:	d001      	beq.n	13ec <sercom_set_gclk_generator+0x10>
    13e8:	2900      	cmp	r1, #0
    13ea:	d00c      	beq.n	1406 <sercom_set_gclk_generator+0x2a>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    13ec:	a901      	add	r1, sp, #4
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    13ee:	200d      	movs	r0, #13
		gclk_chan_conf.source_generator = generator_source;
    13f0:	700d      	strb	r5, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    13f2:	f000 fab7 	bl	1964 <system_gclk_chan_set_config>
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    13f6:	200d      	movs	r0, #13
    13f8:	f000 fa78 	bl	18ec <system_gclk_chan_enable>

		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;
    13fc:	2301      	movs	r3, #1

		return STATUS_OK;
    13fe:	2000      	movs	r0, #0
		_sercom_config.generator_source = generator_source;
    1400:	7065      	strb	r5, [r4, #1]
		_sercom_config.generator_is_set = true;
    1402:	7023      	strb	r3, [r4, #0]
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1404:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	} else if (generator_source == _sercom_config.generator_source) {
    1406:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
    1408:	0008      	movs	r0, r1
	} else if (generator_source == _sercom_config.generator_source) {
    140a:	42ab      	cmp	r3, r5
    140c:	d0fa      	beq.n	1404 <sercom_set_gclk_generator+0x28>
	return STATUS_ERR_ALREADY_INITIALIZED;
    140e:	201d      	movs	r0, #29
    1410:	e7f8      	b.n	1404 <sercom_set_gclk_generator+0x28>
    1412:	46c0      	nop			; (mov r8, r8)
    1414:	20000061 	.word	0x20000061

00001418 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1418:	4a1d      	ldr	r2, [pc, #116]	; (1490 <_sercom_get_default_pad+0x78>)
{
    141a:	0003      	movs	r3, r0
    141c:	b500      	push	{lr}
    141e:	0008      	movs	r0, r1
	switch ((uintptr_t)sercom_module) {
    1420:	4293      	cmp	r3, r2
    1422:	d013      	beq.n	144c <_sercom_get_default_pad+0x34>
    1424:	4a1b      	ldr	r2, [pc, #108]	; (1494 <_sercom_get_default_pad+0x7c>)
    1426:	4293      	cmp	r3, r2
    1428:	d01d      	beq.n	1466 <_sercom_get_default_pad+0x4e>
    142a:	4a1b      	ldr	r2, [pc, #108]	; (1498 <_sercom_get_default_pad+0x80>)
    142c:	4293      	cmp	r3, r2
    142e:	d127      	bne.n	1480 <_sercom_get_default_pad+0x68>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1430:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1432:	2903      	cmp	r1, #3
    1434:	d804      	bhi.n	1440 <_sercom_get_default_pad+0x28>
    1436:	f001 f937 	bl	26a8 <__gnu_thumb1_case_uqi>
    143a:	0225      	.short	0x0225
    143c:	0705      	.short	0x0705
    143e:	4b17      	ldr	r3, [pc, #92]	; (149c <_sercom_get_default_pad+0x84>)
}
    1440:	0018      	movs	r0, r3
    1442:	bd00      	pop	{pc}
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1444:	4b16      	ldr	r3, [pc, #88]	; (14a0 <_sercom_get_default_pad+0x88>)
    1446:	e7fb      	b.n	1440 <_sercom_get_default_pad+0x28>
    1448:	4b16      	ldr	r3, [pc, #88]	; (14a4 <_sercom_get_default_pad+0x8c>)
    144a:	e7f9      	b.n	1440 <_sercom_get_default_pad+0x28>
	return 0;
    144c:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    144e:	2903      	cmp	r1, #3
    1450:	d8f6      	bhi.n	1440 <_sercom_get_default_pad+0x28>
    1452:	f001 f929 	bl	26a8 <__gnu_thumb1_case_uqi>
    1456:	0219      	.short	0x0219
    1458:	0604      	.short	0x0604
    145a:	4b13      	ldr	r3, [pc, #76]	; (14a8 <_sercom_get_default_pad+0x90>)
    145c:	e7f0      	b.n	1440 <_sercom_get_default_pad+0x28>
    145e:	4b13      	ldr	r3, [pc, #76]	; (14ac <_sercom_get_default_pad+0x94>)
    1460:	e7ee      	b.n	1440 <_sercom_get_default_pad+0x28>
    1462:	4b13      	ldr	r3, [pc, #76]	; (14b0 <_sercom_get_default_pad+0x98>)
    1464:	e7ec      	b.n	1440 <_sercom_get_default_pad+0x28>
	return 0;
    1466:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1468:	2903      	cmp	r1, #3
    146a:	d8e9      	bhi.n	1440 <_sercom_get_default_pad+0x28>
    146c:	f001 f91c 	bl	26a8 <__gnu_thumb1_case_uqi>
    1470:	0604020e 	.word	0x0604020e
    1474:	4b0f      	ldr	r3, [pc, #60]	; (14b4 <_sercom_get_default_pad+0x9c>)
    1476:	e7e3      	b.n	1440 <_sercom_get_default_pad+0x28>
    1478:	4b0f      	ldr	r3, [pc, #60]	; (14b8 <_sercom_get_default_pad+0xa0>)
    147a:	e7e1      	b.n	1440 <_sercom_get_default_pad+0x28>
    147c:	4b0f      	ldr	r3, [pc, #60]	; (14bc <_sercom_get_default_pad+0xa4>)
    147e:	e7df      	b.n	1440 <_sercom_get_default_pad+0x28>
	return 0;
    1480:	2300      	movs	r3, #0
    1482:	e7dd      	b.n	1440 <_sercom_get_default_pad+0x28>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1484:	4b0e      	ldr	r3, [pc, #56]	; (14c0 <_sercom_get_default_pad+0xa8>)
    1486:	e7db      	b.n	1440 <_sercom_get_default_pad+0x28>
    1488:	4b0e      	ldr	r3, [pc, #56]	; (14c4 <_sercom_get_default_pad+0xac>)
    148a:	e7d9      	b.n	1440 <_sercom_get_default_pad+0x28>
    148c:	4b0e      	ldr	r3, [pc, #56]	; (14c8 <_sercom_get_default_pad+0xb0>)
    148e:	e7d7      	b.n	1440 <_sercom_get_default_pad+0x28>
    1490:	42000c00 	.word	0x42000c00
    1494:	42001000 	.word	0x42001000
    1498:	42000800 	.word	0x42000800
    149c:	00050003 	.word	0x00050003
    14a0:	00060003 	.word	0x00060003
    14a4:	00070003 	.word	0x00070003
    14a8:	00170002 	.word	0x00170002
    14ac:	001e0003 	.word	0x001e0003
    14b0:	001f0003 	.word	0x001f0003
    14b4:	00170003 	.word	0x00170003
    14b8:	00100003 	.word	0x00100003
    14bc:	00190003 	.word	0x00190003
    14c0:	00040003 	.word	0x00040003
    14c4:	00160002 	.word	0x00160002
    14c8:	00160003 	.word	0x00160003

000014cc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    14cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    14ce:	4b0c      	ldr	r3, [pc, #48]	; (1500 <_sercom_get_sercom_inst_index+0x34>)
{
    14d0:	0001      	movs	r1, r0
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    14d2:	0018      	movs	r0, r3
    14d4:	aa01      	add	r2, sp, #4
    14d6:	c870      	ldmia	r0!, {r4, r5, r6}
    14d8:	c270      	stmia	r2!, {r4, r5, r6}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    14da:	9a01      	ldr	r2, [sp, #4]
    14dc:	428a      	cmp	r2, r1
    14de:	d00a      	beq.n	14f6 <_sercom_get_sercom_inst_index+0x2a>
    14e0:	685a      	ldr	r2, [r3, #4]
    14e2:	428a      	cmp	r2, r1
    14e4:	d009      	beq.n	14fa <_sercom_get_sercom_inst_index+0x2e>
    14e6:	689b      	ldr	r3, [r3, #8]
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    14e8:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    14ea:	428b      	cmp	r3, r1
    14ec:	d101      	bne.n	14f2 <_sercom_get_sercom_inst_index+0x26>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14ee:	3002      	adds	r0, #2
			return i;
    14f0:	b2c0      	uxtb	r0, r0
}
    14f2:	b004      	add	sp, #16
    14f4:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14f6:	2000      	movs	r0, #0
    14f8:	e7fa      	b.n	14f0 <_sercom_get_sercom_inst_index+0x24>
    14fa:	2001      	movs	r0, #1
    14fc:	e7f8      	b.n	14f0 <_sercom_get_sercom_inst_index+0x24>
    14fe:	46c0      	nop			; (mov r8, r8)
    1500:	00002884 	.word	0x00002884

00001504 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1504:	4770      	bx	lr
	...

00001508 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1508:	b570      	push	{r4, r5, r6, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    150a:	4e09      	ldr	r6, [pc, #36]	; (1530 <_sercom_set_handler+0x28>)
    150c:	4b09      	ldr	r3, [pc, #36]	; (1534 <_sercom_set_handler+0x2c>)
    150e:	7832      	ldrb	r2, [r6, #0]
    1510:	2a00      	cmp	r2, #0
    1512:	d109      	bne.n	1528 <_sercom_set_handler+0x20>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
    1514:	4c08      	ldr	r4, [pc, #32]	; (1538 <_sercom_set_handler+0x30>)
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1516:	4d09      	ldr	r5, [pc, #36]	; (153c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1518:	6022      	str	r2, [r4, #0]
    151a:	6062      	str	r2, [r4, #4]
    151c:	60a2      	str	r2, [r4, #8]
		}

		_handler_table_initialized = true;
    151e:	3201      	adds	r2, #1
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1520:	601d      	str	r5, [r3, #0]
    1522:	605d      	str	r5, [r3, #4]
    1524:	609d      	str	r5, [r3, #8]
		_handler_table_initialized = true;
    1526:	7032      	strb	r2, [r6, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1528:	0080      	lsls	r0, r0, #2
    152a:	5019      	str	r1, [r3, r0]
}
    152c:	bd70      	pop	{r4, r5, r6, pc}
    152e:	46c0      	nop			; (mov r8, r8)
    1530:	20000063 	.word	0x20000063
    1534:	20000064 	.word	0x20000064
    1538:	200001f8 	.word	0x200001f8
    153c:	00001505 	.word	0x00001505

00001540 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1540:	2309      	movs	r3, #9
{
    1542:	b513      	push	{r0, r1, r4, lr}
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1544:	ac01      	add	r4, sp, #4
    1546:	7023      	strb	r3, [r4, #0]
    1548:	3301      	adds	r3, #1
    154a:	7063      	strb	r3, [r4, #1]
    154c:	3301      	adds	r3, #1
    154e:	70a3      	strb	r3, [r4, #2]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1550:	f7ff ffbc 	bl	14cc <_sercom_get_sercom_inst_index>

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1554:	5620      	ldrsb	r0, [r4, r0]
}
    1556:	bd16      	pop	{r1, r2, r4, pc}

00001558 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1558:	b510      	push	{r4, lr}
    155a:	4b02      	ldr	r3, [pc, #8]	; (1564 <SERCOM0_Handler+0xc>)
    155c:	2000      	movs	r0, #0
    155e:	681b      	ldr	r3, [r3, #0]
    1560:	4798      	blx	r3
    1562:	bd10      	pop	{r4, pc}
    1564:	20000064 	.word	0x20000064

00001568 <SERCOM1_Handler>:
    1568:	b510      	push	{r4, lr}
    156a:	4b02      	ldr	r3, [pc, #8]	; (1574 <SERCOM1_Handler+0xc>)
    156c:	2001      	movs	r0, #1
    156e:	685b      	ldr	r3, [r3, #4]
    1570:	4798      	blx	r3
    1572:	bd10      	pop	{r4, pc}
    1574:	20000064 	.word	0x20000064

00001578 <SERCOM2_Handler>:
    1578:	b510      	push	{r4, lr}
    157a:	4b02      	ldr	r3, [pc, #8]	; (1584 <SERCOM2_Handler+0xc>)
    157c:	2002      	movs	r0, #2
    157e:	689b      	ldr	r3, [r3, #8]
    1580:	4798      	blx	r3
    1582:	bd10      	pop	{r4, pc}
    1584:	20000064 	.word	0x20000064

00001588 <_system_dfll_wait_for_sync>:
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1588:	2310      	movs	r3, #16
    158a:	4902      	ldr	r1, [pc, #8]	; (1594 <_system_dfll_wait_for_sync+0xc>)
    158c:	68ca      	ldr	r2, [r1, #12]
    158e:	421a      	tst	r2, r3
    1590:	d0fc      	beq.n	158c <_system_dfll_wait_for_sync+0x4>
		/* Wait for DFLL sync */
	}
}
    1592:	4770      	bx	lr
    1594:	40000800 	.word	0x40000800

00001598 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1598:	b570      	push	{r4, r5, r6, lr}
	switch (clock_source) {
    159a:	2808      	cmp	r0, #8
    159c:	d806      	bhi.n	15ac <system_clock_source_get_hz+0x14>
    159e:	f001 f883 	bl	26a8 <__gnu_thumb1_case_uqi>
    15a2:	0508      	.short	0x0508
    15a4:	12303005 	.word	0x12303005
    15a8:	150b      	.short	0x150b
    15aa:	28          	.byte	0x28
    15ab:	00          	.byte	0x00

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    15ac:	2400      	movs	r4, #0
	}
}
    15ae:	0020      	movs	r0, r4
    15b0:	bd70      	pop	{r4, r5, r6, pc}
		return _system_clock_inst.xosc.frequency;
    15b2:	4b16      	ldr	r3, [pc, #88]	; (160c <system_clock_source_get_hz+0x74>)
    15b4:	691c      	ldr	r4, [r3, #16]
    15b6:	e7fa      	b.n	15ae <system_clock_source_get_hz+0x16>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    15b8:	4b15      	ldr	r3, [pc, #84]	; (1610 <system_clock_source_get_hz+0x78>)
    15ba:	4c16      	ldr	r4, [pc, #88]	; (1614 <system_clock_source_get_hz+0x7c>)
    15bc:	6a1b      	ldr	r3, [r3, #32]
    15be:	059b      	lsls	r3, r3, #22
    15c0:	0f9b      	lsrs	r3, r3, #30
    15c2:	40dc      	lsrs	r4, r3
    15c4:	e7f3      	b.n	15ae <system_clock_source_get_hz+0x16>
		return _system_clock_inst.xosc32k.frequency;
    15c6:	4b11      	ldr	r3, [pc, #68]	; (160c <system_clock_source_get_hz+0x74>)
    15c8:	695c      	ldr	r4, [r3, #20]
    15ca:	e7f0      	b.n	15ae <system_clock_source_get_hz+0x16>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    15cc:	4d0f      	ldr	r5, [pc, #60]	; (160c <system_clock_source_get_hz+0x74>)
			return 0;
    15ce:	2400      	movs	r4, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    15d0:	682b      	ldr	r3, [r5, #0]
    15d2:	079b      	lsls	r3, r3, #30
    15d4:	d5eb      	bpl.n	15ae <system_clock_source_get_hz+0x16>
		_system_dfll_wait_for_sync();
    15d6:	f7ff ffd7 	bl	1588 <_system_dfll_wait_for_sync>
		switch(_system_clock_inst.dfll.control &
    15da:	2224      	movs	r2, #36	; 0x24
    15dc:	682b      	ldr	r3, [r5, #0]
    15de:	4013      	ands	r3, r2
    15e0:	2b04      	cmp	r3, #4
    15e2:	d111      	bne.n	1608 <system_clock_source_get_hz+0x70>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    15e4:	0020      	movs	r0, r4
    15e6:	f000 f9c9 	bl	197c <system_gclk_chan_get_hz>
					(_system_clock_inst.dfll.mul & 0xffff);
    15ea:	68ac      	ldr	r4, [r5, #8]
    15ec:	b2a4      	uxth	r4, r4
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    15ee:	4344      	muls	r4, r0
    15f0:	e7dd      	b.n	15ae <system_clock_source_get_hz+0x16>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    15f2:	4b09      	ldr	r3, [pc, #36]	; (1618 <system_clock_source_get_hz+0x80>)
			return 0;
    15f4:	2400      	movs	r4, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    15f6:	781b      	ldrb	r3, [r3, #0]
    15f8:	075b      	lsls	r3, r3, #29
    15fa:	d5d8      	bpl.n	15ae <system_clock_source_get_hz+0x16>
		return _system_clock_inst.dpll.frequency;
    15fc:	4b03      	ldr	r3, [pc, #12]	; (160c <system_clock_source_get_hz+0x74>)
    15fe:	68dc      	ldr	r4, [r3, #12]
    1600:	e7d5      	b.n	15ae <system_clock_source_get_hz+0x16>
		return 32768UL;
    1602:	2480      	movs	r4, #128	; 0x80
    1604:	0224      	lsls	r4, r4, #8
    1606:	e7d2      	b.n	15ae <system_clock_source_get_hz+0x16>
			return 48000000UL;
    1608:	4c04      	ldr	r4, [pc, #16]	; (161c <system_clock_source_get_hz+0x84>)
    160a:	e7d0      	b.n	15ae <system_clock_source_get_hz+0x16>
    160c:	20000070 	.word	0x20000070
    1610:	40000800 	.word	0x40000800
    1614:	007a1200 	.word	0x007a1200
    1618:	40000850 	.word	0x40000850
    161c:	02dc6c00 	.word	0x02dc6c00

00001620 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1620:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
	temp.bit.ONDEMAND = config->on_demand;
    1622:	7884      	ldrb	r4, [r0, #2]
	temp.bit.PRESC    = config->prescaler;
    1624:	7802      	ldrb	r2, [r0, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1626:	7845      	ldrb	r5, [r0, #1]
    1628:	2001      	movs	r0, #1
    162a:	2640      	movs	r6, #64	; 0x40
    162c:	4005      	ands	r5, r0
    162e:	4020      	ands	r0, r4
    1630:	2480      	movs	r4, #128	; 0x80
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1632:	4908      	ldr	r1, [pc, #32]	; (1654 <system_clock_source_osc8m_set_config+0x34>)
	SYSCTRL->OSC8M = temp;
    1634:	01ad      	lsls	r5, r5, #6
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1636:	6a0b      	ldr	r3, [r1, #32]
	SYSCTRL->OSC8M = temp;
    1638:	01c0      	lsls	r0, r0, #7
    163a:	43b3      	bics	r3, r6
    163c:	432b      	orrs	r3, r5
    163e:	43a3      	bics	r3, r4
    1640:	4303      	orrs	r3, r0
    1642:	2003      	movs	r0, #3
    1644:	4002      	ands	r2, r0
    1646:	4804      	ldr	r0, [pc, #16]	; (1658 <system_clock_source_osc8m_set_config+0x38>)
    1648:	0212      	lsls	r2, r2, #8
    164a:	4003      	ands	r3, r0
    164c:	4313      	orrs	r3, r2
    164e:	620b      	str	r3, [r1, #32]
}
    1650:	bd70      	pop	{r4, r5, r6, pc}
    1652:	46c0      	nop			; (mov r8, r8)
    1654:	40000800 	.word	0x40000800
    1658:	fffffcff 	.word	0xfffffcff

0000165c <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    165c:	b570      	push	{r4, r5, r6, lr}
	switch (clock_source) {
    165e:	2808      	cmp	r0, #8
    1660:	d806      	bhi.n	1670 <system_clock_source_enable+0x14>
    1662:	f001 f821 	bl	26a8 <__gnu_thumb1_case_uqi>
    1666:	0514      	.short	0x0514
    1668:	1a0e0c05 	.word	0x1a0e0c05
    166c:	2007      	.short	0x2007
    166e:	35          	.byte	0x35
    166f:	00          	.byte	0x00
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1670:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    1672:	bd70      	pop	{r4, r5, r6, pc}
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1674:	2302      	movs	r3, #2
    1676:	4a19      	ldr	r2, [pc, #100]	; (16dc <system_clock_source_enable+0x80>)
    1678:	6a11      	ldr	r1, [r2, #32]
    167a:	430b      	orrs	r3, r1
    167c:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    167e:	2000      	movs	r0, #0
    1680:	e7f7      	b.n	1672 <system_clock_source_enable+0x16>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1682:	2302      	movs	r3, #2
    1684:	4a15      	ldr	r2, [pc, #84]	; (16dc <system_clock_source_enable+0x80>)
    1686:	6991      	ldr	r1, [r2, #24]
    1688:	430b      	orrs	r3, r1
    168a:	6193      	str	r3, [r2, #24]
    168c:	e7f7      	b.n	167e <system_clock_source_enable+0x22>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    168e:	2302      	movs	r3, #2
    1690:	4a12      	ldr	r2, [pc, #72]	; (16dc <system_clock_source_enable+0x80>)
    1692:	8a11      	ldrh	r1, [r2, #16]
    1694:	430b      	orrs	r3, r1
    1696:	8213      	strh	r3, [r2, #16]
    1698:	e7f1      	b.n	167e <system_clock_source_enable+0x22>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    169a:	2302      	movs	r3, #2
    169c:	4a0f      	ldr	r2, [pc, #60]	; (16dc <system_clock_source_enable+0x80>)
    169e:	8a91      	ldrh	r1, [r2, #20]
    16a0:	430b      	orrs	r3, r1
    16a2:	8293      	strh	r3, [r2, #20]
    16a4:	e7eb      	b.n	167e <system_clock_source_enable+0x22>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16a6:	2202      	movs	r2, #2
	SYSCTRL->DFLLCTRL.reg = 0;
    16a8:	2400      	movs	r4, #0
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16aa:	4e0d      	ldr	r6, [pc, #52]	; (16e0 <system_clock_source_enable+0x84>)
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    16ac:	4d0b      	ldr	r5, [pc, #44]	; (16dc <system_clock_source_enable+0x80>)
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    16ae:	6833      	ldr	r3, [r6, #0]
    16b0:	4313      	orrs	r3, r2
    16b2:	6033      	str	r3, [r6, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    16b4:	84aa      	strh	r2, [r5, #36]	; 0x24
	_system_dfll_wait_for_sync();
    16b6:	f7ff ff67 	bl	1588 <_system_dfll_wait_for_sync>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    16ba:	68b3      	ldr	r3, [r6, #8]
    16bc:	62eb      	str	r3, [r5, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    16be:	6873      	ldr	r3, [r6, #4]
    16c0:	62ab      	str	r3, [r5, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    16c2:	84ac      	strh	r4, [r5, #36]	; 0x24
	_system_dfll_wait_for_sync();
    16c4:	f7ff ff60 	bl	1588 <_system_dfll_wait_for_sync>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    16c8:	6833      	ldr	r3, [r6, #0]
    16ca:	b29b      	uxth	r3, r3
    16cc:	84ab      	strh	r3, [r5, #36]	; 0x24
    16ce:	e7d6      	b.n	167e <system_clock_source_enable+0x22>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    16d0:	2302      	movs	r3, #2
    16d2:	4a04      	ldr	r2, [pc, #16]	; (16e4 <system_clock_source_enable+0x88>)
    16d4:	7811      	ldrb	r1, [r2, #0]
    16d6:	430b      	orrs	r3, r1
    16d8:	7013      	strb	r3, [r2, #0]
    16da:	e7d0      	b.n	167e <system_clock_source_enable+0x22>
    16dc:	40000800 	.word	0x40000800
    16e0:	20000070 	.word	0x20000070
    16e4:	40000844 	.word	0x40000844

000016e8 <system_clock_init>:
 */
void system_clock_init(void)
{
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    16e8:	22c2      	movs	r2, #194	; 0xc2
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    16ea:	211e      	movs	r1, #30
{
    16ec:	b5f0      	push	{r4, r5, r6, r7, lr}
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    16ee:	4b20      	ldr	r3, [pc, #128]	; (1770 <system_clock_init+0x88>)
    16f0:	00d2      	lsls	r2, r2, #3
    16f2:	609a      	str	r2, [r3, #8]
    16f4:	4a1f      	ldr	r2, [pc, #124]	; (1774 <system_clock_init+0x8c>)
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    16f6:	2500      	movs	r5, #0
    16f8:	6853      	ldr	r3, [r2, #4]
{
    16fa:	b085      	sub	sp, #20
    16fc:	438b      	bics	r3, r1
    16fe:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1700:	2301      	movs	r3, #1
    1702:	ac01      	add	r4, sp, #4
    1704:	7023      	strb	r3, [r4, #0]
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1706:	b2e8      	uxtb	r0, r5
    1708:	0021      	movs	r1, r4
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    170a:	3501      	adds	r5, #1
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    170c:	f000 f92a 	bl	1964 <system_gclk_chan_set_config>
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1710:	2d18      	cmp	r5, #24
    1712:	d1f8      	bne.n	1706 <system_clock_init+0x1e>

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1714:	2500      	movs	r5, #0
    1716:	466b      	mov	r3, sp
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    1718:	2601      	movs	r6, #1
	config->source_clock       = GCLK_SOURCE_OSC8M;
    171a:	2706      	movs	r7, #6

	system_clock_source_osc8m_set_config(&osc8m_conf);
    171c:	4668      	mov	r0, sp
	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    171e:	701d      	strb	r5, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1720:	709d      	strb	r5, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    1722:	705e      	strb	r6, [r3, #1]
	system_clock_source_osc8m_set_config(&osc8m_conf);
    1724:	f7ff ff7c 	bl	1620 <system_clock_source_osc8m_set_config>
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1728:	2006      	movs	r0, #6
    172a:	f7ff ff97 	bl	165c <system_clock_source_enable>


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    172e:	f000 f82b 	bl	1788 <system_gclk_init>

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1732:	0021      	movs	r1, r4
    1734:	2005      	movs	r0, #5
	config->division_factor    = 1;
    1736:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1738:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    173a:	7027      	strb	r7, [r4, #0]
	config->run_in_standby     = false;
    173c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    173e:	7265      	strb	r5, [r4, #9]
    1740:	f000 f832 	bl	17a8 <system_gclk_gen_set_config>
    1744:	2005      	movs	r0, #5
    1746:	f000 f87d 	bl	1844 <system_gclk_gen_enable>
	PM->CPUSEL.reg = (uint32_t)divider;
    174a:	4b0b      	ldr	r3, [pc, #44]	; (1778 <system_clock_init+0x90>)
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    174c:	0021      	movs	r1, r4
    174e:	721d      	strb	r5, [r3, #8]
    1750:	0028      	movs	r0, r5
			PM->APBASEL.reg = (uint32_t)divider;
    1752:	725d      	strb	r5, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1754:	729d      	strb	r5, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1756:	72dd      	strb	r5, [r3, #11]
	config->division_factor    = 1;
    1758:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    175a:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    175c:	7027      	strb	r7, [r4, #0]
	config->output_enable      = false;
    175e:	7265      	strb	r5, [r4, #9]
    1760:	7226      	strb	r6, [r4, #8]
    1762:	f000 f821 	bl	17a8 <system_gclk_gen_set_config>
    1766:	0028      	movs	r0, r5
    1768:	f000 f86c 	bl	1844 <system_gclk_gen_enable>
#endif
}
    176c:	b005      	add	sp, #20
    176e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1770:	40000800 	.word	0x40000800
    1774:	41004000 	.word	0x41004000
    1778:	40000400 	.word	0x40000400

0000177c <system_gclk_is_syncing>:
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    177c:	4b01      	ldr	r3, [pc, #4]	; (1784 <system_gclk_is_syncing+0x8>)
    177e:	7858      	ldrb	r0, [r3, #1]
    1780:	09c0      	lsrs	r0, r0, #7
		return true;
	}

	return false;
}
    1782:	4770      	bx	lr
    1784:	40000c00 	.word	0x40000c00

00001788 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1788:	2308      	movs	r3, #8
    178a:	4a05      	ldr	r2, [pc, #20]	; (17a0 <system_gclk_init+0x18>)
    178c:	6991      	ldr	r1, [r2, #24]
    178e:	430b      	orrs	r3, r1
    1790:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1792:	2301      	movs	r3, #1
    1794:	4a03      	ldr	r2, [pc, #12]	; (17a4 <system_gclk_init+0x1c>)
    1796:	7013      	strb	r3, [r2, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1798:	7811      	ldrb	r1, [r2, #0]
    179a:	4219      	tst	r1, r3
    179c:	d1fc      	bne.n	1798 <system_gclk_init+0x10>
		/* Wait for reset to complete */
	}
}
    179e:	4770      	bx	lr
    17a0:	40000400 	.word	0x40000400
    17a4:	40000c00 	.word	0x40000c00

000017a8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    17a8:	b570      	push	{r4, r5, r6, lr}
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    17aa:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    17ac:	784b      	ldrb	r3, [r1, #1]
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    17ae:	0224      	lsls	r4, r4, #8
{
    17b0:	0006      	movs	r6, r0
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    17b2:	0005      	movs	r5, r0
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    17b4:	4304      	orrs	r4, r0
	if (config->high_when_disabled) {
    17b6:	2b00      	cmp	r3, #0
    17b8:	d002      	beq.n	17c0 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    17ba:	2380      	movs	r3, #128	; 0x80
    17bc:	02db      	lsls	r3, r3, #11
    17be:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    17c0:	7a4b      	ldrb	r3, [r1, #9]
    17c2:	2b00      	cmp	r3, #0
    17c4:	d002      	beq.n	17cc <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    17c6:	2380      	movs	r3, #128	; 0x80
    17c8:	031b      	lsls	r3, r3, #12
    17ca:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    17cc:	684b      	ldr	r3, [r1, #4]
    17ce:	2b01      	cmp	r3, #1
    17d0:	d912      	bls.n	17f8 <system_gclk_gen_set_config+0x50>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    17d2:	1e5d      	subs	r5, r3, #1
    17d4:	401d      	ands	r5, r3
    17d6:	2202      	movs	r2, #2
    17d8:	2d00      	cmp	r5, #0
    17da:	d006      	beq.n	17ea <system_gclk_gen_set_config+0x42>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    17dc:	021d      	lsls	r5, r3, #8

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    17de:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |=
    17e0:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    17e2:	029b      	lsls	r3, r3, #10
    17e4:	e007      	b.n	17f6 <system_gclk_gen_set_config+0x4e>
				div2_count++;
    17e6:	3501      	adds	r5, #1
						mask <<= 1) {
    17e8:	0052      	lsls	r2, r2, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    17ea:	429a      	cmp	r2, r3
    17ec:	d3fb      	bcc.n	17e6 <system_gclk_gen_set_config+0x3e>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    17ee:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    17f0:	022d      	lsls	r5, r5, #8
    17f2:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    17f4:	035b      	lsls	r3, r3, #13
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    17f6:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    17f8:	7a0b      	ldrb	r3, [r1, #8]
    17fa:	2b00      	cmp	r3, #0
    17fc:	d002      	beq.n	1804 <system_gclk_gen_set_config+0x5c>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    17fe:	2380      	movs	r3, #128	; 0x80
    1800:	039b      	lsls	r3, r3, #14
    1802:	431c      	orrs	r4, r3
	}

	while (system_gclk_is_syncing()) {
    1804:	f7ff ffba 	bl	177c <system_gclk_is_syncing>
    1808:	2800      	cmp	r0, #0
    180a:	d1fb      	bne.n	1804 <system_gclk_gen_set_config+0x5c>
	cpu_irq_enter_critical();
    180c:	f7ff fb18 	bl	e40 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1810:	4b0a      	ldr	r3, [pc, #40]	; (183c <system_gclk_gen_set_config+0x94>)
    1812:	701e      	strb	r6, [r3, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1814:	f7ff ffb2 	bl	177c <system_gclk_is_syncing>
    1818:	2800      	cmp	r0, #0
    181a:	d1fb      	bne.n	1814 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    181c:	4b08      	ldr	r3, [pc, #32]	; (1840 <system_gclk_gen_set_config+0x98>)
    181e:	609d      	str	r5, [r3, #8]
    1820:	001d      	movs	r5, r3

	while (system_gclk_is_syncing()) {
    1822:	f7ff ffab 	bl	177c <system_gclk_is_syncing>
    1826:	2800      	cmp	r0, #0
    1828:	d1fb      	bne.n	1822 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    182a:	2280      	movs	r2, #128	; 0x80
    182c:	686b      	ldr	r3, [r5, #4]
    182e:	0252      	lsls	r2, r2, #9
    1830:	4013      	ands	r3, r2
    1832:	431c      	orrs	r4, r3
    1834:	606c      	str	r4, [r5, #4]
	cpu_irq_leave_critical();
    1836:	f7ff fb1d 	bl	e74 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    183a:	bd70      	pop	{r4, r5, r6, pc}
    183c:	40000c08 	.word	0x40000c08
    1840:	40000c00 	.word	0x40000c00

00001844 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1844:	b510      	push	{r4, lr}
    1846:	0004      	movs	r4, r0
	while (system_gclk_is_syncing()) {
    1848:	f7ff ff98 	bl	177c <system_gclk_is_syncing>
    184c:	2800      	cmp	r0, #0
    184e:	d1fb      	bne.n	1848 <system_gclk_gen_enable+0x4>
	cpu_irq_enter_critical();
    1850:	f7ff faf6 	bl	e40 <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1854:	4b07      	ldr	r3, [pc, #28]	; (1874 <system_gclk_gen_enable+0x30>)
    1856:	701c      	strb	r4, [r3, #0]
	while (system_gclk_is_syncing()) {
    1858:	f7ff ff90 	bl	177c <system_gclk_is_syncing>
    185c:	2800      	cmp	r0, #0
    185e:	d1fb      	bne.n	1858 <system_gclk_gen_enable+0x14>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1860:	2380      	movs	r3, #128	; 0x80
    1862:	4a05      	ldr	r2, [pc, #20]	; (1878 <system_gclk_gen_enable+0x34>)
    1864:	025b      	lsls	r3, r3, #9
    1866:	6851      	ldr	r1, [r2, #4]
    1868:	430b      	orrs	r3, r1
    186a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    186c:	f7ff fb02 	bl	e74 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1870:	bd10      	pop	{r4, pc}
    1872:	46c0      	nop			; (mov r8, r8)
    1874:	40000c04 	.word	0x40000c04
    1878:	40000c00 	.word	0x40000c00

0000187c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    187c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    187e:	0007      	movs	r7, r0
	while (system_gclk_is_syncing()) {
    1880:	f7ff ff7c 	bl	177c <system_gclk_is_syncing>
    1884:	2800      	cmp	r0, #0
    1886:	d1fb      	bne.n	1880 <system_gclk_gen_get_hz+0x4>
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1888:	4e15      	ldr	r6, [pc, #84]	; (18e0 <system_gclk_gen_get_hz+0x64>)
	cpu_irq_enter_critical();
    188a:	f7ff fad9 	bl	e40 <cpu_irq_enter_critical>
    188e:	7037      	strb	r7, [r6, #0]
	while (system_gclk_is_syncing()) {
    1890:	f7ff ff74 	bl	177c <system_gclk_is_syncing>
    1894:	2800      	cmp	r0, #0
    1896:	d1fb      	bne.n	1890 <system_gclk_gen_get_hz+0x14>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1898:	4c12      	ldr	r4, [pc, #72]	; (18e4 <system_gclk_gen_get_hz+0x68>)
    189a:	6860      	ldr	r0, [r4, #4]
    189c:	04c0      	lsls	r0, r0, #19
    189e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    18a0:	f7ff fe7a 	bl	1598 <system_clock_source_get_hz>
    18a4:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    18a6:	7037      	strb	r7, [r6, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    18a8:	6866      	ldr	r6, [r4, #4]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    18aa:	4b0f      	ldr	r3, [pc, #60]	; (18e8 <system_gclk_gen_get_hz+0x6c>)
	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    18ac:	02f6      	lsls	r6, r6, #11
    18ae:	0ff6      	lsrs	r6, r6, #31
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    18b0:	701f      	strb	r7, [r3, #0]
	while (system_gclk_is_syncing()) {
    18b2:	f7ff ff63 	bl	177c <system_gclk_is_syncing>
    18b6:	2800      	cmp	r0, #0
    18b8:	d1fb      	bne.n	18b2 <system_gclk_gen_get_hz+0x36>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    18ba:	68a4      	ldr	r4, [r4, #8]
    18bc:	0224      	lsls	r4, r4, #8
    18be:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    18c0:	f7ff fad8 	bl	e74 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    18c4:	2e00      	cmp	r6, #0
    18c6:	d108      	bne.n	18da <system_gclk_gen_get_hz+0x5e>
    18c8:	2c01      	cmp	r4, #1
    18ca:	d904      	bls.n	18d6 <system_gclk_gen_get_hz+0x5a>
		gen_input_hz /= divider;
    18cc:	0028      	movs	r0, r5
    18ce:	0021      	movs	r1, r4
    18d0:	f000 fef4 	bl	26bc <__udivsi3>
    18d4:	0005      	movs	r5, r0
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
	}

	return gen_input_hz;
}
    18d6:	0028      	movs	r0, r5
    18d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gen_input_hz >>= (divider+1);
    18da:	3401      	adds	r4, #1
    18dc:	40e5      	lsrs	r5, r4
	return gen_input_hz;
    18de:	e7fa      	b.n	18d6 <system_gclk_gen_get_hz+0x5a>
    18e0:	40000c04 	.word	0x40000c04
    18e4:	40000c00 	.word	0x40000c00
    18e8:	40000c08 	.word	0x40000c08

000018ec <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    18ec:	b510      	push	{r4, lr}
    18ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    18f0:	f7ff faa6 	bl	e40 <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    18f4:	4b05      	ldr	r3, [pc, #20]	; (190c <system_gclk_chan_enable+0x20>)

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    18f6:	4a06      	ldr	r2, [pc, #24]	; (1910 <system_gclk_chan_enable+0x24>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    18f8:	701c      	strb	r4, [r3, #0]
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    18fa:	2380      	movs	r3, #128	; 0x80
    18fc:	8851      	ldrh	r1, [r2, #2]
    18fe:	01db      	lsls	r3, r3, #7
    1900:	430b      	orrs	r3, r1
    1902:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1904:	f7ff fab6 	bl	e74 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1908:	bd10      	pop	{r4, pc}
    190a:	46c0      	nop			; (mov r8, r8)
    190c:	40000c02 	.word	0x40000c02
    1910:	40000c00 	.word	0x40000c00

00001914 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1914:	b510      	push	{r4, lr}
    1916:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1918:	f7ff fa92 	bl	e40 <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    191c:	4b0d      	ldr	r3, [pc, #52]	; (1954 <system_gclk_chan_disable+0x40>)
	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
	GCLK->CLKCTRL.bit.GEN = 0;
    191e:	4a0e      	ldr	r2, [pc, #56]	; (1958 <system_gclk_chan_disable+0x44>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1920:	701c      	strb	r4, [r3, #0]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1922:	4b0e      	ldr	r3, [pc, #56]	; (195c <system_gclk_chan_disable+0x48>)

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1924:	4c0e      	ldr	r4, [pc, #56]	; (1960 <system_gclk_chan_disable+0x4c>)
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1926:	8858      	ldrh	r0, [r3, #2]
	GCLK->CLKCTRL.bit.GEN = 0;
    1928:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    192a:	0500      	lsls	r0, r0, #20
	GCLK->CLKCTRL.bit.GEN = 0;
    192c:	4011      	ands	r1, r2
    192e:	8059      	strh	r1, [r3, #2]
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1930:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1932:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1934:	4021      	ands	r1, r4
    1936:	8059      	strh	r1, [r3, #2]
    1938:	0011      	movs	r1, r2
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    193a:	2280      	movs	r2, #128	; 0x80
    193c:	01d2      	lsls	r2, r2, #7
    193e:	885c      	ldrh	r4, [r3, #2]
    1940:	4214      	tst	r4, r2
    1942:	d1fc      	bne.n	193e <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1944:	885a      	ldrh	r2, [r3, #2]
    1946:	0200      	lsls	r0, r0, #8
    1948:	400a      	ands	r2, r1
    194a:	4302      	orrs	r2, r0
    194c:	805a      	strh	r2, [r3, #2]
	cpu_irq_leave_critical();
    194e:	f7ff fa91 	bl	e74 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1952:	bd10      	pop	{r4, pc}
    1954:	40000c02 	.word	0x40000c02
    1958:	fffff0ff 	.word	0xfffff0ff
    195c:	40000c00 	.word	0x40000c00
    1960:	ffffbfff 	.word	0xffffbfff

00001964 <system_gclk_chan_set_config>:
{
    1964:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1966:	780c      	ldrb	r4, [r1, #0]
    1968:	0224      	lsls	r4, r4, #8
    196a:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    196c:	f7ff ffd2 	bl	1914 <system_gclk_chan_disable>
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1970:	4b01      	ldr	r3, [pc, #4]	; (1978 <system_gclk_chan_set_config+0x14>)
    1972:	b2a4      	uxth	r4, r4
    1974:	805c      	strh	r4, [r3, #2]
}
    1976:	bd10      	pop	{r4, pc}
    1978:	40000c00 	.word	0x40000c00

0000197c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    197c:	b510      	push	{r4, lr}
    197e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1980:	f7ff fa5e 	bl	e40 <cpu_irq_enter_critical>
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1984:	4b05      	ldr	r3, [pc, #20]	; (199c <system_gclk_chan_get_hz+0x20>)
    1986:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1988:	4b05      	ldr	r3, [pc, #20]	; (19a0 <system_gclk_chan_get_hz+0x24>)
    198a:	885c      	ldrh	r4, [r3, #2]
	cpu_irq_leave_critical();
    198c:	f7ff fa72 	bl	e74 <cpu_irq_leave_critical>
    1990:	0524      	lsls	r4, r4, #20
    1992:	0f24      	lsrs	r4, r4, #28

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1994:	0020      	movs	r0, r4
    1996:	f7ff ff71 	bl	187c <system_gclk_gen_get_hz>
}
    199a:	bd10      	pop	{r4, pc}
    199c:	40000c02 	.word	0x40000c02
    19a0:	40000c00 	.word	0x40000c00

000019a4 <_system_pinmux_config>:

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    19a4:	78d3      	ldrb	r3, [r2, #3]
{
    19a6:	b530      	push	{r4, r5, lr}
	if (!config->powersave) {
    19a8:	2b00      	cmp	r3, #0
    19aa:	d135      	bne.n	1a18 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    19ac:	7814      	ldrb	r4, [r2, #0]
    19ae:	2c80      	cmp	r4, #128	; 0x80
    19b0:	d003      	beq.n	19ba <_system_pinmux_config+0x16>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    19b2:	2380      	movs	r3, #128	; 0x80
    19b4:	0624      	lsls	r4, r4, #24
    19b6:	025b      	lsls	r3, r3, #9
    19b8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    19ba:	2502      	movs	r5, #2
    19bc:	7854      	ldrb	r4, [r2, #1]
    19be:	43ac      	bics	r4, r5
    19c0:	d106      	bne.n	19d0 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    19c2:	7894      	ldrb	r4, [r2, #2]
    19c4:	2c00      	cmp	r4, #0
    19c6:	d124      	bne.n	1a12 <_system_pinmux_config+0x6e>
			pin_cfg |= PORT_WRCONFIG_INEN;
    19c8:	2480      	movs	r4, #128	; 0x80
    19ca:	02a4      	lsls	r4, r4, #10
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    19cc:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    19ce:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    19d0:	7854      	ldrb	r4, [r2, #1]
    19d2:	3c01      	subs	r4, #1
    19d4:	2c01      	cmp	r4, #1
    19d6:	d801      	bhi.n	19dc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    19d8:	4c12      	ldr	r4, [pc, #72]	; (1a24 <_system_pinmux_config+0x80>)
    19da:	4023      	ands	r3, r4

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    19dc:	24a0      	movs	r4, #160	; 0xa0
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    19de:	b28d      	uxth	r5, r1
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    19e0:	05e4      	lsls	r4, r4, #23
    19e2:	432c      	orrs	r4, r5
    19e4:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    19e6:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    19e8:	24d0      	movs	r4, #208	; 0xd0
	uint32_t upper_pin_mask = (pin_mask >> 16);
    19ea:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    19ec:	0624      	lsls	r4, r4, #24
    19ee:	432c      	orrs	r4, r5
    19f0:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    19f2:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    19f4:	78d4      	ldrb	r4, [r2, #3]
    19f6:	2c00      	cmp	r4, #0
    19f8:	d10a      	bne.n	1a10 <_system_pinmux_config+0x6c>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    19fa:	035b      	lsls	r3, r3, #13
    19fc:	d503      	bpl.n	1a06 <_system_pinmux_config+0x62>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    19fe:	7893      	ldrb	r3, [r2, #2]
    1a00:	2b01      	cmp	r3, #1
    1a02:	d10c      	bne.n	1a1e <_system_pinmux_config+0x7a>
				port->OUTSET.reg = pin_mask;
    1a04:	6181      	str	r1, [r0, #24]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1a06:	7853      	ldrb	r3, [r2, #1]
    1a08:	3b01      	subs	r3, #1
    1a0a:	2b01      	cmp	r3, #1
    1a0c:	d800      	bhi.n	1a10 <_system_pinmux_config+0x6c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1a0e:	6081      	str	r1, [r0, #8]
		}
	}
}
    1a10:	bd30      	pop	{r4, r5, pc}
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1a12:	24c0      	movs	r4, #192	; 0xc0
    1a14:	02e4      	lsls	r4, r4, #11
    1a16:	e7d9      	b.n	19cc <_system_pinmux_config+0x28>
		port->DIRCLR.reg = pin_mask;
    1a18:	6041      	str	r1, [r0, #4]
	uint32_t pin_cfg = 0;
    1a1a:	2300      	movs	r3, #0
    1a1c:	e7de      	b.n	19dc <_system_pinmux_config+0x38>
				port->OUTCLR.reg = pin_mask;
    1a1e:	6141      	str	r1, [r0, #20]
    1a20:	e7f1      	b.n	1a06 <_system_pinmux_config+0x62>
    1a22:	46c0      	nop			; (mov r8, r8)
    1a24:	fffbffff 	.word	0xfffbffff

00001a28 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1a28:	b510      	push	{r4, lr}
    1a2a:	0003      	movs	r3, r0
    1a2c:	000a      	movs	r2, r1
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
	uint8_t group_index = (gpio_pin / 32);
    1a2e:	0944      	lsrs	r4, r0, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1a30:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1a32:	2000      	movs	r0, #0
	if (port_index < PORT_INST_NUM) {
    1a34:	4281      	cmp	r1, r0
    1a36:	d102      	bne.n	1a3e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1a38:	4904      	ldr	r1, [pc, #16]	; (1a4c <system_pinmux_pin_set_config+0x24>)
    1a3a:	01e0      	lsls	r0, r4, #7
    1a3c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1a3e:	211f      	movs	r1, #31
    1a40:	400b      	ands	r3, r1
    1a42:	391e      	subs	r1, #30
    1a44:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1a46:	f7ff ffad 	bl	19a4 <_system_pinmux_config>
}
    1a4a:	bd10      	pop	{r4, pc}
    1a4c:	41004400 	.word	0x41004400

00001a50 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1a50:	4770      	bx	lr

00001a52 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1a52:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1a54:	f7ff fe48 	bl	16e8 <system_clock_init>
	//system_board_init();
	

	
	/* Initialize EVSYS hardware */
	_system_events_init();
    1a58:	f7ff fffa 	bl	1a50 <_system_dummy_init>

	/* Initialize External hardware */
	_system_extint_init();
    1a5c:	f7fe fda0 	bl	5a0 <_system_extint_init>
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    1a60:	f7ff fff6 	bl	1a50 <_system_dummy_init>
}
    1a64:	bd10      	pop	{r4, pc}

00001a66 <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1a66:	2000      	movs	r0, #0
    1a68:	4770      	bx	lr
	...

00001a6c <_tcc_set_compare_value.isra.5>:
 *
 * \retval  STATUS_OK               The compare value was updated successfully
 * \retval  STATUS_ERR_INVALID_ARG  An invalid channel index was supplied or
 *                                  compare value exceed resolution
 */
static enum status_code _tcc_set_compare_value(
    1a6c:	b530      	push	{r4, r5, lr}
    1a6e:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
    1a70:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
    1a72:	2903      	cmp	r1, #3
    1a74:	d813      	bhi.n	1a9e <_tcc_set_compare_value.isra.5+0x32>
	}

	uint32_t max_count = _tcc_maxs[module_index];

	/* Check compare value */
	if (compare > max_count) {
    1a76:	4d10      	ldr	r5, [pc, #64]	; (1ab8 <_tcc_set_compare_value.isra.5+0x4c>)
    1a78:	42aa      	cmp	r2, r5
    1a7a:	d810      	bhi.n	1a9e <_tcc_set_compare_value.isra.5+0x32>
		return STATUS_ERR_INVALID_ARG;
	}

	if (double_buffering_enabled) {
    1a7c:	2b00      	cmp	r3, #0
    1a7e:	d00f      	beq.n	1aa0 <_tcc_set_compare_value.isra.5+0x34>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->STATUS.reg  &
				(TCC_STATUS_CCBV0 << channel_index)) {
    1a80:	2380      	movs	r3, #128	; 0x80
    1a82:	025b      	lsls	r3, r3, #9
    1a84:	408b      	lsls	r3, r1
		while(tcc_module->STATUS.reg  &
    1a86:	6b20      	ldr	r0, [r4, #48]	; 0x30
    1a88:	4203      	tst	r3, r0
    1a8a:	d1fc      	bne.n	1a86 <_tcc_set_compare_value.isra.5+0x1a>
			/* Valid check */
		}
		while(tcc_module->SYNCBUSY.reg  &
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    1a8c:	2580      	movs	r5, #128	; 0x80
    1a8e:	032d      	lsls	r5, r5, #12
    1a90:	408d      	lsls	r5, r1
		while(tcc_module->SYNCBUSY.reg  &
    1a92:	68a0      	ldr	r0, [r4, #8]
    1a94:	4028      	ands	r0, r5
    1a96:	d1fc      	bne.n	1a92 <_tcc_set_compare_value.isra.5+0x26>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    1a98:	311c      	adds	r1, #28
    1a9a:	0089      	lsls	r1, r1, #2
    1a9c:	510a      	str	r2, [r1, r4]
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
    1a9e:	bd30      	pop	{r4, r5, pc}
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    1aa0:	2080      	movs	r0, #128	; 0x80
    1aa2:	0040      	lsls	r0, r0, #1
    1aa4:	4088      	lsls	r0, r1
    1aa6:	68a3      	ldr	r3, [r4, #8]
    1aa8:	4003      	ands	r3, r0
    1aaa:	d1fc      	bne.n	1aa6 <_tcc_set_compare_value.isra.5+0x3a>
		tcc_module->CC[channel_index].reg = compare;
    1aac:	3110      	adds	r1, #16
    1aae:	0089      	lsls	r1, r1, #2
    1ab0:	1861      	adds	r1, r4, r1
    1ab2:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
    1ab4:	0018      	movs	r0, r3
    1ab6:	e7f2      	b.n	1a9e <_tcc_set_compare_value.isra.5+0x32>
    1ab8:	00ffffff 	.word	0x00ffffff

00001abc <tcc_get_config_defaults>:
	config->counter.period                 = _tcc_maxs[module_index];
    1abc:	4a37      	ldr	r2, [pc, #220]	; (1b9c <tcc_get_config_defaults+0xe0>)
{
    1abe:	b510      	push	{r4, lr}
	config->counter.period                 = _tcc_maxs[module_index];
    1ac0:	6042      	str	r2, [r0, #4]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1ac2:	0002      	movs	r2, r0
	config->counter.count                  = 0;
    1ac4:	2300      	movs	r3, #0
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    1ac6:	0004      	movs	r4, r0
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1ac8:	322c      	adds	r2, #44	; 0x2c
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    1aca:	3448      	adds	r4, #72	; 0x48
	config->counter.count                  = 0;
    1acc:	6003      	str	r3, [r0, #0]
	config->counter.clock_source           = GCLK_GENERATOR_0;
    1ace:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    1ad0:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    1ad2:	7303      	strb	r3, [r0, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    1ad4:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
    1ad6:	7203      	strb	r3, [r0, #8]
	MREPEAT(TCC_NUM_CHANNELS,
    1ad8:	61c3      	str	r3, [r0, #28]
    1ada:	6203      	str	r3, [r0, #32]
    1adc:	6243      	str	r3, [r0, #36]	; 0x24
    1ade:	6283      	str	r3, [r0, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
    1ae0:	7503      	strb	r3, [r0, #20]
    1ae2:	7543      	strb	r3, [r0, #21]
    1ae4:	7583      	strb	r3, [r0, #22]
    1ae6:	75c3      	strb	r3, [r0, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    1ae8:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    1aea:	7643      	strb	r3, [r0, #25]
	MREPEAT(TCC_NUM_CHANNELS,
    1aec:	7403      	strb	r3, [r0, #16]
    1aee:	7443      	strb	r3, [r0, #17]
    1af0:	7483      	strb	r3, [r0, #18]
    1af2:	74c3      	strb	r3, [r0, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1af4:	7013      	strb	r3, [r2, #0]
    1af6:	7053      	strb	r3, [r2, #1]
    1af8:	7093      	strb	r3, [r2, #2]
    1afa:	70d3      	strb	r3, [r2, #3]
    1afc:	7113      	strb	r3, [r2, #4]
    1afe:	7153      	strb	r3, [r2, #5]
    1b00:	7193      	strb	r3, [r2, #6]
    1b02:	71d3      	strb	r3, [r2, #7]
    1b04:	7213      	strb	r3, [r2, #8]
    1b06:	7253      	strb	r3, [r2, #9]
    1b08:	7293      	strb	r3, [r2, #10]
    1b0a:	72d3      	strb	r3, [r2, #11]
    1b0c:	320c      	adds	r2, #12
    1b0e:	7013      	strb	r3, [r2, #0]
    1b10:	7053      	strb	r3, [r2, #1]
    1b12:	7093      	strb	r3, [r2, #2]
    1b14:	70d3      	strb	r3, [r2, #3]
    1b16:	7113      	strb	r3, [r2, #4]
    1b18:	7153      	strb	r3, [r2, #5]
    1b1a:	7193      	strb	r3, [r2, #6]
    1b1c:	71d3      	strb	r3, [r2, #7]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    1b1e:	7213      	strb	r3, [r2, #8]
    1b20:	7253      	strb	r3, [r2, #9]
    1b22:	7293      	strb	r3, [r2, #10]
    1b24:	72d3      	strb	r3, [r2, #11]
    1b26:	7313      	strb	r3, [r2, #12]
    1b28:	7353      	strb	r3, [r2, #13]
    1b2a:	7393      	strb	r3, [r2, #14]
    1b2c:	73d3      	strb	r3, [r2, #15]
    1b2e:	1d01      	adds	r1, r0, #4
    1b30:	7023      	strb	r3, [r4, #0]
    1b32:	7063      	strb	r3, [r4, #1]
    1b34:	70a3      	strb	r3, [r4, #2]
    1b36:	70e3      	strb	r3, [r4, #3]
    1b38:	7123      	strb	r3, [r4, #4]
    1b3a:	7163      	strb	r3, [r4, #5]
    1b3c:	71a3      	strb	r3, [r4, #6]
    1b3e:	71e3      	strb	r3, [r4, #7]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    1b40:	7223      	strb	r3, [r4, #8]
    1b42:	7263      	strb	r3, [r4, #9]
    1b44:	72a3      	strb	r3, [r4, #10]
    1b46:	72e3      	strb	r3, [r4, #11]
    1b48:	7323      	strb	r3, [r4, #12]
    1b4a:	7363      	strb	r3, [r4, #13]
    1b4c:	73a3      	strb	r3, [r4, #14]
    1b4e:	73e3      	strb	r3, [r4, #15]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    1b50:	3450      	adds	r4, #80	; 0x50
    1b52:	7023      	strb	r3, [r4, #0]
    1b54:	6583      	str	r3, [r0, #88]	; 0x58
    1b56:	6783      	str	r3, [r0, #120]	; 0x78
    1b58:	7063      	strb	r3, [r4, #1]
    1b5a:	65c3      	str	r3, [r0, #92]	; 0x5c
    1b5c:	67c3      	str	r3, [r0, #124]	; 0x7c
    1b5e:	70a3      	strb	r3, [r4, #2]
    1b60:	6603      	str	r3, [r0, #96]	; 0x60
    1b62:	67cb      	str	r3, [r1, #124]	; 0x7c
    1b64:	3197      	adds	r1, #151	; 0x97
    1b66:	700b      	strb	r3, [r1, #0]
	config->double_buffering_enabled  = true;
    1b68:	2101      	movs	r1, #1
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    1b6a:	3a30      	subs	r2, #48	; 0x30
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    1b6c:	6643      	str	r3, [r0, #100]	; 0x64
    1b6e:	67d3      	str	r3, [r2, #124]	; 0x7c
    1b70:	3294      	adds	r2, #148	; 0x94
    1b72:	7013      	strb	r3, [r2, #0]
    1b74:	3a14      	subs	r2, #20
    1b76:	6683      	str	r3, [r0, #104]	; 0x68
    1b78:	6013      	str	r3, [r2, #0]
    1b7a:	7553      	strb	r3, [r2, #21]
    1b7c:	3204      	adds	r2, #4
    1b7e:	66c3      	str	r3, [r0, #108]	; 0x6c
    1b80:	6013      	str	r3, [r2, #0]
    1b82:	7493      	strb	r3, [r2, #18]
    1b84:	3204      	adds	r2, #4
    1b86:	6703      	str	r3, [r0, #112]	; 0x70
    1b88:	6013      	str	r3, [r2, #0]
    1b8a:	73d3      	strb	r3, [r2, #15]
    1b8c:	6743      	str	r3, [r0, #116]	; 0x74
    1b8e:	3204      	adds	r2, #4
	config->run_in_standby            = false;
    1b90:	30a1      	adds	r0, #161	; 0xa1
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    1b92:	6013      	str	r3, [r2, #0]
	config->double_buffering_enabled  = true;
    1b94:	7311      	strb	r1, [r2, #12]
	config->run_in_standby            = false;
    1b96:	7003      	strb	r3, [r0, #0]
}
    1b98:	bd10      	pop	{r4, pc}
    1b9a:	46c0      	nop			; (mov r8, r8)
    1b9c:	00ffffff 	.word	0x00ffffff

00001ba0 <tcc_init>:
{
    1ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ba2:	0006      	movs	r6, r0
    1ba4:	b08f      	sub	sp, #60	; 0x3c
	uint8_t module_index = _tcc_get_inst_index(hw);
    1ba6:	0008      	movs	r0, r1
{
    1ba8:	000d      	movs	r5, r1
    1baa:	0014      	movs	r4, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
    1bac:	f7ff ff5b 	bl	1a66 <_tcc_get_inst_index>
			PM->APBCMASK.reg |= mask;
    1bb0:	2320      	movs	r3, #32
    1bb2:	4aa3      	ldr	r2, [pc, #652]	; (1e40 <tcc_init+0x2a0>)
    1bb4:	9009      	str	r0, [sp, #36]	; 0x24
    1bb6:	6a11      	ldr	r1, [r2, #32]
		return STATUS_ERR_DENIED;
    1bb8:	201c      	movs	r0, #28
    1bba:	430b      	orrs	r3, r1
    1bbc:	6213      	str	r3, [r2, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    1bbe:	682b      	ldr	r3, [r5, #0]
    1bc0:	079b      	lsls	r3, r3, #30
    1bc2:	d407      	bmi.n	1bd4 <tcc_init+0x34>
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    1bc4:	682b      	ldr	r3, [r5, #0]
    1bc6:	07db      	lsls	r3, r3, #31
    1bc8:	d404      	bmi.n	1bd4 <tcc_init+0x34>
    1bca:	4a9e      	ldr	r2, [pc, #632]	; (1e44 <tcc_init+0x2a4>)
	if ((config->counter.count > count_max)
    1bcc:	6823      	ldr	r3, [r4, #0]
    1bce:	4293      	cmp	r3, r2
    1bd0:	d902      	bls.n	1bd8 <tcc_init+0x38>
		return STATUS_ERR_INVALID_ARG;
    1bd2:	2017      	movs	r0, #23
}
    1bd4:	b00f      	add	sp, #60	; 0x3c
    1bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		|| (config->counter.period > count_max)
    1bd8:	6863      	ldr	r3, [r4, #4]
    1bda:	4293      	cmp	r3, r2
    1bdc:	d8f9      	bhi.n	1bd2 <tcc_init+0x32>
    1bde:	0023      	movs	r3, r4
    1be0:	0021      	movs	r1, r4
    1be2:	331c      	adds	r3, #28
    1be4:	312c      	adds	r1, #44	; 0x2c
		if ((config->compare.match[i] > count_max)
    1be6:	6818      	ldr	r0, [r3, #0]
    1be8:	4290      	cmp	r0, r2
    1bea:	d8f2      	bhi.n	1bd2 <tcc_init+0x32>
    1bec:	3304      	adds	r3, #4
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    1bee:	428b      	cmp	r3, r1
    1bf0:	d1f9      	bne.n	1be6 <tcc_init+0x46>
    1bf2:	2200      	movs	r2, #0
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    1bf4:	2180      	movs	r1, #128	; 0x80
    1bf6:	9202      	str	r2, [sp, #8]
    1bf8:	0449      	lsls	r1, r1, #17
		if (config->capture.channel_function[i] ==
    1bfa:	18a0      	adds	r0, r4, r2
    1bfc:	7c00      	ldrb	r0, [r0, #16]
    1bfe:	2801      	cmp	r0, #1
    1c00:	d104      	bne.n	1c0c <tcc_init+0x6c>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    1c02:	0008      	movs	r0, r1
    1c04:	4090      	lsls	r0, r2
    1c06:	9f02      	ldr	r7, [sp, #8]
    1c08:	4307      	orrs	r7, r0
    1c0a:	9702      	str	r7, [sp, #8]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    1c0c:	3201      	adds	r2, #1
    1c0e:	2a04      	cmp	r2, #4
    1c10:	d1f3      	bne.n	1bfa <tcc_init+0x5a>
	if (config->run_in_standby) {
    1c12:	0022      	movs	r2, r4
    1c14:	32a1      	adds	r2, #161	; 0xa1
    1c16:	7812      	ldrb	r2, [r2, #0]
    1c18:	2a00      	cmp	r2, #0
    1c1a:	d004      	beq.n	1c26 <tcc_init+0x86>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    1c1c:	2280      	movs	r2, #128	; 0x80
    1c1e:	9902      	ldr	r1, [sp, #8]
    1c20:	0112      	lsls	r2, r2, #4
    1c22:	4311      	orrs	r1, r2
    1c24:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
    1c26:	7a22      	ldrb	r2, [r4, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    1c28:	1e51      	subs	r1, r2, #1
    1c2a:	418a      	sbcs	r2, r1
    1c2c:	0092      	lsls	r2, r2, #2
    1c2e:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    1c30:	7a62      	ldrb	r2, [r4, #9]
    1c32:	2a01      	cmp	r2, #1
    1c34:	d102      	bne.n	1c3c <tcc_init+0x9c>
		ctrlb |= TCC_CTRLBSET_DIR;
    1c36:	9903      	ldr	r1, [sp, #12]
    1c38:	4311      	orrs	r1, r2
    1c3a:	9103      	str	r1, [sp, #12]
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    1c3c:	7b22      	ldrb	r2, [r4, #12]
    1c3e:	9206      	str	r2, [sp, #24]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1c40:	7ae2      	ldrb	r2, [r4, #11]
    1c42:	9207      	str	r2, [sp, #28]
    1c44:	2200      	movs	r2, #0
    1c46:	4694      	mov	ip, r2
		if (cfg->capture_channel >= cc_num) {
    1c48:	7a5f      	ldrb	r7, [r3, #9]
    1c4a:	2f03      	cmp	r7, #3
    1c4c:	d8c1      	bhi.n	1bd2 <tcc_init+0x32>
		if (cfg->filter_value > 0xF) {
    1c4e:	7819      	ldrb	r1, [r3, #0]
    1c50:	290f      	cmp	r1, #15
    1c52:	d8be      	bhi.n	1bd2 <tcc_init+0x32>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1c54:	20f0      	movs	r0, #240	; 0xf0
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    1c56:	785a      	ldrb	r2, [r3, #1]
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1c58:	0500      	lsls	r0, r0, #20
    1c5a:	0609      	lsls	r1, r1, #24
    1c5c:	4001      	ands	r1, r0
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    1c5e:	0412      	lsls	r2, r2, #16
    1c60:	430a      	orrs	r2, r1
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    1c62:	7899      	ldrb	r1, [r3, #2]
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    1c64:	9201      	str	r2, [sp, #4]
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    1c66:	1e48      	subs	r0, r1, #1
    1c68:	4181      	sbcs	r1, r0
    1c6a:	01c9      	lsls	r1, r1, #7
    1c6c:	9104      	str	r1, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    1c6e:	78d9      	ldrb	r1, [r3, #3]
				| TCC_FCTRLA_SRC(cfg->source)
    1c70:	2203      	movs	r2, #3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    1c72:	1e48      	subs	r0, r1, #1
    1c74:	4181      	sbcs	r1, r0
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    1c76:	7918      	ldrb	r0, [r3, #4]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    1c78:	00c9      	lsls	r1, r1, #3
    1c7a:	9105      	str	r1, [sp, #20]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    1c7c:	1e41      	subs	r1, r0, #1
    1c7e:	4188      	sbcs	r0, r1
    1c80:	0101      	lsls	r1, r0, #4
				| TCC_FCTRLA_BLANK(cfg->blanking)
    1c82:	2060      	movs	r0, #96	; 0x60
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    1c84:	9108      	str	r1, [sp, #32]
				| TCC_FCTRLA_BLANK(cfg->blanking)
    1c86:	7999      	ldrb	r1, [r3, #6]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    1c88:	02bf      	lsls	r7, r7, #10
				| TCC_FCTRLA_BLANK(cfg->blanking)
    1c8a:	0149      	lsls	r1, r1, #5
    1c8c:	4001      	ands	r1, r0
				| TCC_FCTRLA_SRC(cfg->source)
    1c8e:	7958      	ldrb	r0, [r3, #5]
    1c90:	4010      	ands	r0, r2
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1c92:	9a01      	ldr	r2, [sp, #4]
    1c94:	4302      	orrs	r2, r0
    1c96:	430a      	orrs	r2, r1
				| TCC_FCTRLA_HALT(cfg->halt_action)
    1c98:	21c0      	movs	r1, #192	; 0xc0
    1c9a:	79d8      	ldrb	r0, [r3, #7]
    1c9c:	0089      	lsls	r1, r1, #2
    1c9e:	0200      	lsls	r0, r0, #8
    1ca0:	4001      	ands	r1, r0
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    1ca2:	20e0      	movs	r0, #224	; 0xe0
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1ca4:	4311      	orrs	r1, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    1ca6:	7a1a      	ldrb	r2, [r3, #8]
    1ca8:	01c0      	lsls	r0, r0, #7
    1caa:	0312      	lsls	r2, r2, #12
    1cac:	4002      	ands	r2, r0
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    1cae:	20c0      	movs	r0, #192	; 0xc0
    1cb0:	0100      	lsls	r0, r0, #4
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1cb2:	4311      	orrs	r1, r2
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    1cb4:	4007      	ands	r7, r0
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1cb6:	430f      	orrs	r7, r1
		value_buffer[i] = fault;
    1cb8:	4661      	mov	r1, ip
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1cba:	9a04      	ldr	r2, [sp, #16]
    1cbc:	330a      	adds	r3, #10
    1cbe:	4317      	orrs	r7, r2
    1cc0:	9a05      	ldr	r2, [sp, #20]
    1cc2:	4317      	orrs	r7, r2
    1cc4:	9a08      	ldr	r2, [sp, #32]
    1cc6:	4317      	orrs	r7, r2
		value_buffer[i] = fault;
    1cc8:	aa0c      	add	r2, sp, #48	; 0x30
    1cca:	508f      	str	r7, [r1, r2]
    1ccc:	2204      	movs	r2, #4
    1cce:	4494      	add	ip, r2
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1cd0:	4662      	mov	r2, ip
    1cd2:	2a08      	cmp	r2, #8
    1cd4:	d1b8      	bne.n	1c48 <tcc_init+0xa8>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1cd6:	2280      	movs	r2, #128	; 0x80
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1cd8:	2300      	movs	r3, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1cda:	0252      	lsls	r2, r2, #9
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1cdc:	2002      	movs	r0, #2
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1cde:	4694      	mov	ip, r2
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1ce0:	9301      	str	r3, [sp, #4]
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1ce2:	30ff      	adds	r0, #255	; 0xff
    1ce4:	18e2      	adds	r2, r4, r3
		if (config->wave_ext.invert[i]) {
    1ce6:	0017      	movs	r7, r2
    1ce8:	3750      	adds	r7, #80	; 0x50
    1cea:	783f      	ldrb	r7, [r7, #0]
    1cec:	2f00      	cmp	r7, #0
    1cee:	d004      	beq.n	1cfa <tcc_init+0x15a>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1cf0:	4667      	mov	r7, ip
    1cf2:	409f      	lsls	r7, r3
    1cf4:	9901      	ldr	r1, [sp, #4]
    1cf6:	4339      	orrs	r1, r7
    1cf8:	9101      	str	r1, [sp, #4]
		if (config->wave_ext.non_recoverable_fault[i].output !=
    1cfa:	001f      	movs	r7, r3
    1cfc:	3741      	adds	r7, #65	; 0x41
    1cfe:	5dd2      	ldrb	r2, [r2, r7]
    1d00:	2a00      	cmp	r2, #0
    1d02:	d007      	beq.n	1d14 <tcc_init+0x174>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    1d04:	2a02      	cmp	r2, #2
    1d06:	d000      	beq.n	1d0a <tcc_init+0x16a>
    1d08:	e098      	b.n	1e3c <tcc_init+0x29c>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1d0a:	0002      	movs	r2, r0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    1d0c:	409a      	lsls	r2, r3
    1d0e:	9901      	ldr	r1, [sp, #4]
    1d10:	4311      	orrs	r1, r2
    1d12:	9101      	str	r1, [sp, #4]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    1d14:	3301      	adds	r3, #1
    1d16:	2b08      	cmp	r3, #8
    1d18:	d1e4      	bne.n	1ce4 <tcc_init+0x144>
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1d1a:	2230      	movs	r2, #48	; 0x30
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    1d1c:	2107      	movs	r1, #7
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1d1e:	7e63      	ldrb	r3, [r4, #25]
    1d20:	011b      	lsls	r3, r3, #4
    1d22:	4013      	ands	r3, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    1d24:	7e22      	ldrb	r2, [r4, #24]
    1d26:	400a      	ands	r2, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1d28:	4313      	orrs	r3, r2
			wave |= (TCC_WAVE_POL0 << n);
    1d2a:	2280      	movs	r2, #128	; 0x80
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1d2c:	9304      	str	r3, [sp, #16]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    1d2e:	2300      	movs	r3, #0
			wave |= (TCC_WAVE_POL0 << n);
    1d30:	0252      	lsls	r2, r2, #9
		if (wav_cfg->wave_polarity[n]) {
    1d32:	18e1      	adds	r1, r4, r3
    1d34:	7d09      	ldrb	r1, [r1, #20]
    1d36:	2900      	cmp	r1, #0
    1d38:	d004      	beq.n	1d44 <tcc_init+0x1a4>
			wave |= (TCC_WAVE_POL0 << n);
    1d3a:	0011      	movs	r1, r2
    1d3c:	4099      	lsls	r1, r3
    1d3e:	9804      	ldr	r0, [sp, #16]
    1d40:	4308      	orrs	r0, r1
    1d42:	9004      	str	r0, [sp, #16]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    1d44:	3301      	adds	r3, #1
    1d46:	2b04      	cmp	r3, #4
    1d48:	d1f3      	bne.n	1d32 <tcc_init+0x192>
    1d4a:	0031      	movs	r1, r6
		module_inst->callback[i] = NULL;
    1d4c:	2300      	movs	r3, #0
    1d4e:	1d32      	adds	r2, r6, #4
    1d50:	3134      	adds	r1, #52	; 0x34
    1d52:	c208      	stmia	r2!, {r3}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    1d54:	428a      	cmp	r2, r1
    1d56:	d1fc      	bne.n	1d52 <tcc_init+0x1b2>
	module_inst->register_callback_mask = 0;
    1d58:	6373      	str	r3, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    1d5a:	63b3      	str	r3, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    1d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
	gclk_chan_config.source_generator = config->counter.clock_source;
    1d5e:	aa0a      	add	r2, sp, #40	; 0x28
	_tcc_instances[module_index] = module_inst;
    1d60:	0098      	lsls	r0, r3, #2
    1d62:	4b39      	ldr	r3, [pc, #228]	; (1e48 <tcc_init+0x2a8>)
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    1d64:	0011      	movs	r1, r2
	_tcc_instances[module_index] = module_inst;
    1d66:	50c6      	str	r6, [r0, r3]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    1d68:	0023      	movs	r3, r4
	module_inst->hw = hw;
    1d6a:	6035      	str	r5, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    1d6c:	33a0      	adds	r3, #160	; 0xa0
    1d6e:	781b      	ldrb	r3, [r3, #0]
    1d70:	363c      	adds	r6, #60	; 0x3c
    1d72:	7033      	strb	r3, [r6, #0]
	gclk_chan_config.source_generator = config->counter.clock_source;
    1d74:	7aa3      	ldrb	r3, [r4, #10]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    1d76:	2011      	movs	r0, #17
	gclk_chan_config.source_generator = config->counter.clock_source;
    1d78:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    1d7a:	f7ff fdf3 	bl	1964 <system_gclk_chan_set_config>
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    1d7e:	2011      	movs	r0, #17
    1d80:	f7ff fdb4 	bl	18ec <system_gclk_chan_enable>
    1d84:	0023      	movs	r3, r4
    1d86:	0027      	movs	r7, r4
    1d88:	0026      	movs	r6, r4
    1d8a:	3378      	adds	r3, #120	; 0x78
    1d8c:	3798      	adds	r7, #152	; 0x98
    1d8e:	3658      	adds	r6, #88	; 0x58
    1d90:	9305      	str	r3, [sp, #20]
		if (!config->pins.enable_wave_out_pin[i]) {
    1d92:	783b      	ldrb	r3, [r7, #0]
    1d94:	2b00      	cmp	r3, #0
    1d96:	d00d      	beq.n	1db4 <tcc_init+0x214>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d98:	2301      	movs	r3, #1
    1d9a:	a90b      	add	r1, sp, #44	; 0x2c
    1d9c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1d9e:	2300      	movs	r3, #0
    1da0:	70cb      	strb	r3, [r1, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    1da2:	3320      	adds	r3, #32
    1da4:	18f3      	adds	r3, r6, r3
    1da6:	781b      	ldrb	r3, [r3, #0]
		system_pinmux_pin_set_config(
    1da8:	7830      	ldrb	r0, [r6, #0]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    1daa:	700b      	strb	r3, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1dac:	2301      	movs	r3, #1
    1dae:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1db0:	f7ff fe3a 	bl	1a28 <system_pinmux_pin_set_config>
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    1db4:	9b05      	ldr	r3, [sp, #20]
    1db6:	3604      	adds	r6, #4
    1db8:	3701      	adds	r7, #1
    1dba:	42b3      	cmp	r3, r6
    1dbc:	d1e9      	bne.n	1d92 <tcc_init+0x1f2>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    1dbe:	9b06      	ldr	r3, [sp, #24]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1dc0:	9a07      	ldr	r2, [sp, #28]
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    1dc2:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1dc4:	0212      	lsls	r2, r2, #8
    1dc6:	4313      	orrs	r3, r2
    1dc8:	9a02      	ldr	r2, [sp, #8]
    1dca:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    1dcc:	602b      	str	r3, [r5, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1dce:	2304      	movs	r3, #4
    1dd0:	68aa      	ldr	r2, [r5, #8]
    1dd2:	421a      	tst	r2, r3
    1dd4:	d1fc      	bne.n	1dd0 <tcc_init+0x230>
	hw->CTRLBCLR.reg = 0xFF;
    1dd6:	23ff      	movs	r3, #255	; 0xff
    1dd8:	712b      	strb	r3, [r5, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1dda:	3bfb      	subs	r3, #251	; 0xfb
    1ddc:	68aa      	ldr	r2, [r5, #8]
    1dde:	421a      	tst	r2, r3
    1de0:	d1fc      	bne.n	1ddc <tcc_init+0x23c>
	hw->CTRLBSET.reg = ctrlb;
    1de2:	466b      	mov	r3, sp
    1de4:	7b1b      	ldrb	r3, [r3, #12]
    1de6:	716b      	strb	r3, [r5, #5]
	hw->FCTRLA.reg = faults[0];
    1de8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1dea:	60eb      	str	r3, [r5, #12]
	hw->FCTRLB.reg = faults[1];
    1dec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1dee:	612b      	str	r3, [r5, #16]
	hw->DRVCTRL.reg = drvctrl;
    1df0:	9b01      	ldr	r3, [sp, #4]
    1df2:	61ab      	str	r3, [r5, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    1df4:	4b15      	ldr	r3, [pc, #84]	; (1e4c <tcc_init+0x2ac>)
    1df6:	68aa      	ldr	r2, [r5, #8]
    1df8:	421a      	tst	r2, r3
    1dfa:	d1fc      	bne.n	1df6 <tcc_init+0x256>
	hw->WAVE.reg = waves[0];
    1dfc:	9b04      	ldr	r3, [sp, #16]
    1dfe:	63eb      	str	r3, [r5, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    1e00:	2310      	movs	r3, #16
    1e02:	68aa      	ldr	r2, [r5, #8]
    1e04:	421a      	tst	r2, r3
    1e06:	d1fc      	bne.n	1e02 <tcc_init+0x262>
	hw->COUNT.reg = config->counter.count;
    1e08:	6823      	ldr	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    1e0a:	4a11      	ldr	r2, [pc, #68]	; (1e50 <tcc_init+0x2b0>)
	hw->COUNT.reg = config->counter.count;
    1e0c:	636b      	str	r3, [r5, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    1e0e:	68ab      	ldr	r3, [r5, #8]
    1e10:	4013      	ands	r3, r2
    1e12:	d1fc      	bne.n	1e0e <tcc_init+0x26e>
	hw->PER.reg = (config->counter.period);
    1e14:	6862      	ldr	r2, [r4, #4]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    1e16:	490f      	ldr	r1, [pc, #60]	; (1e54 <tcc_init+0x2b4>)
	hw->PER.reg = (config->counter.period);
    1e18:	642a      	str	r2, [r5, #64]	; 0x40
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    1e1a:	000a      	movs	r2, r1
    1e1c:	409a      	lsls	r2, r3
		while (hw->SYNCBUSY.reg & (
    1e1e:	68a8      	ldr	r0, [r5, #8]
    1e20:	4010      	ands	r0, r2
    1e22:	d1fc      	bne.n	1e1e <tcc_init+0x27e>
		hw->CC[i].reg = (config->compare.match[i]);
    1e24:	009a      	lsls	r2, r3, #2
    1e26:	18a2      	adds	r2, r4, r2
    1e28:	69d6      	ldr	r6, [r2, #28]
    1e2a:	001a      	movs	r2, r3
    1e2c:	3210      	adds	r2, #16
    1e2e:	0092      	lsls	r2, r2, #2
    1e30:	18aa      	adds	r2, r5, r2
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1e32:	3301      	adds	r3, #1
		hw->CC[i].reg = (config->compare.match[i]);
    1e34:	6056      	str	r6, [r2, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1e36:	2b04      	cmp	r3, #4
    1e38:	d1ef      	bne.n	1e1a <tcc_init+0x27a>
    1e3a:	e6cb      	b.n	1bd4 <tcc_init+0x34>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    1e3c:	2201      	movs	r2, #1
    1e3e:	e765      	b.n	1d0c <tcc_init+0x16c>
    1e40:	40000400 	.word	0x40000400
    1e44:	00ffffff 	.word	0x00ffffff
    1e48:	20000204 	.word	0x20000204
    1e4c:	00020040 	.word	0x00020040
    1e50:	00040080 	.word	0x00040080
    1e54:	00080100 	.word	0x00080100

00001e58 <tcc_set_compare_value>:
		const uint32_t compare)
{
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1e58:	0003      	movs	r3, r0
{
    1e5a:	b510      	push	{r4, lr}
	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1e5c:	333c      	adds	r3, #60	; 0x3c
    1e5e:	781b      	ldrb	r3, [r3, #0]
    1e60:	6800      	ldr	r0, [r0, #0]
    1e62:	f7ff fe03 	bl	1a6c <_tcc_set_compare_value.isra.5>
			module_inst->double_buffering_enabled);
}
    1e66:	bd10      	pop	{r4, pc}

00001e68 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    1e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1e6a:	2500      	movs	r5, #0
	struct tcc_module *module =
    1e6c:	4b0b      	ldr	r3, [pc, #44]	; (1e9c <_tcc_interrupt_handler+0x34>)
    1e6e:	0080      	lsls	r0, r0, #2
    1e70:	58c4      	ldr	r4, [r0, r3]
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1e72:	6823      	ldr	r3, [r4, #0]
    1e74:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1e76:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    1e78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1e7a:	4013      	ands	r3, r2
    1e7c:	401e      	ands	r6, r3
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1e7e:	4b08      	ldr	r3, [pc, #32]	; (1ea0 <_tcc_interrupt_handler+0x38>)
    1e80:	58ef      	ldr	r7, [r5, r3]
    1e82:	4237      	tst	r7, r6
    1e84:	d005      	beq.n	1e92 <_tcc_interrupt_handler+0x2a>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    1e86:	1963      	adds	r3, r4, r5
    1e88:	685b      	ldr	r3, [r3, #4]
    1e8a:	0020      	movs	r0, r4
    1e8c:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    1e8e:	6823      	ldr	r3, [r4, #0]
    1e90:	62df      	str	r7, [r3, #44]	; 0x2c
    1e92:	3504      	adds	r5, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    1e94:	2d30      	cmp	r5, #48	; 0x30
    1e96:	d1f2      	bne.n	1e7e <_tcc_interrupt_handler+0x16>
		}
	}
}
    1e98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e9a:	46c0      	nop			; (mov r8, r8)
    1e9c:	20000204 	.word	0x20000204
    1ea0:	00002890 	.word	0x00002890

00001ea4 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    1ea4:	b510      	push	{r4, lr}
    1ea6:	2000      	movs	r0, #0
    1ea8:	f7ff ffde 	bl	1e68 <_tcc_interrupt_handler>
    1eac:	bd10      	pop	{r4, pc}

00001eae <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1eae:	1c93      	adds	r3, r2, #2
    1eb0:	009b      	lsls	r3, r3, #2
    1eb2:	5019      	str	r1, [r3, r0]
    1eb4:	7e03      	ldrb	r3, [r0, #24]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1eb6:	2a02      	cmp	r2, #2
    1eb8:	d104      	bne.n	1ec4 <tc_register_callback+0x16>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1eba:	320e      	adds	r2, #14
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1ebc:	4313      	orrs	r3, r2
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1ebe:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1ec0:	2000      	movs	r0, #0
    1ec2:	4770      	bx	lr
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1ec4:	2a03      	cmp	r2, #3
    1ec6:	d101      	bne.n	1ecc <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1ec8:	321d      	adds	r2, #29
    1eca:	e7f7      	b.n	1ebc <tc_register_callback+0xe>
		module->register_callback_mask |= (1 << callback_type);
    1ecc:	2101      	movs	r1, #1
    1ece:	4091      	lsls	r1, r2
    1ed0:	430b      	orrs	r3, r1
    1ed2:	e7f4      	b.n	1ebe <tc_register_callback+0x10>

00001ed4 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1ed4:	b570      	push	{r4, r5, r6, lr}
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1ed6:	2601      	movs	r6, #1
	struct tc_module *module
    1ed8:	4b14      	ldr	r3, [pc, #80]	; (1f2c <_tc_interrupt_handler+0x58>)
    1eda:	0080      	lsls	r0, r0, #2
    1edc:	58c4      	ldr	r4, [r0, r3]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1ede:	6823      	ldr	r3, [r4, #0]
    1ee0:	7e22      	ldrb	r2, [r4, #24]
    1ee2:	7e65      	ldrb	r5, [r4, #25]
    1ee4:	7b9b      	ldrb	r3, [r3, #14]
    1ee6:	4015      	ands	r5, r2
    1ee8:	401d      	ands	r5, r3
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1eea:	4235      	tst	r5, r6
    1eec:	d004      	beq.n	1ef8 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1eee:	68a3      	ldr	r3, [r4, #8]
    1ef0:	0020      	movs	r0, r4
    1ef2:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1ef4:	6823      	ldr	r3, [r4, #0]
    1ef6:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1ef8:	2602      	movs	r6, #2
    1efa:	4235      	tst	r5, r6
    1efc:	d004      	beq.n	1f08 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1efe:	68e3      	ldr	r3, [r4, #12]
    1f00:	0020      	movs	r0, r4
    1f02:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1f04:	6823      	ldr	r3, [r4, #0]
    1f06:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1f08:	2610      	movs	r6, #16
    1f0a:	4235      	tst	r5, r6
    1f0c:	d004      	beq.n	1f18 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1f0e:	6923      	ldr	r3, [r4, #16]
    1f10:	0020      	movs	r0, r4
    1f12:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1f14:	6823      	ldr	r3, [r4, #0]
    1f16:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1f18:	2620      	movs	r6, #32
    1f1a:	4235      	tst	r5, r6
    1f1c:	d004      	beq.n	1f28 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1f1e:	6963      	ldr	r3, [r4, #20]
    1f20:	0020      	movs	r0, r4
    1f22:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1f24:	6823      	ldr	r3, [r4, #0]
    1f26:	739e      	strb	r6, [r3, #14]
	}
}
    1f28:	bd70      	pop	{r4, r5, r6, pc}
    1f2a:	46c0      	nop			; (mov r8, r8)
    1f2c:	20000208 	.word	0x20000208

00001f30 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1f30:	b510      	push	{r4, lr}
    1f32:	2000      	movs	r0, #0
    1f34:	f7ff ffce 	bl	1ed4 <_tc_interrupt_handler>
    1f38:	bd10      	pop	{r4, pc}

00001f3a <TC2_Handler>:
    1f3a:	b510      	push	{r4, lr}
    1f3c:	2001      	movs	r0, #1
    1f3e:	f7ff ffc9 	bl	1ed4 <_tc_interrupt_handler>
    1f42:	bd10      	pop	{r4, pc}

00001f44 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1f44:	4b06      	ldr	r3, [pc, #24]	; (1f60 <_tc_get_inst_index+0x1c>)
    1f46:	4298      	cmp	r0, r3
    1f48:	d007      	beq.n	1f5a <_tc_get_inst_index+0x16>
    1f4a:	4a06      	ldr	r2, [pc, #24]	; (1f64 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1f4c:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    1f4e:	4290      	cmp	r0, r2
    1f50:	d101      	bne.n	1f56 <_tc_get_inst_index+0x12>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1f52:	3301      	adds	r3, #1
			return i;
    1f54:	b2db      	uxtb	r3, r3
}
    1f56:	0018      	movs	r0, r3
    1f58:	4770      	bx	lr
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1f5a:	2300      	movs	r3, #0
    1f5c:	e7fa      	b.n	1f54 <_tc_get_inst_index+0x10>
    1f5e:	46c0      	nop			; (mov r8, r8)
    1f60:	42001800 	.word	0x42001800
    1f64:	42001c00 	.word	0x42001c00

00001f68 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1f68:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f6a:	0005      	movs	r5, r0
    1f6c:	b085      	sub	sp, #20
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1f6e:	0008      	movs	r0, r1
{
    1f70:	0014      	movs	r4, r2
    1f72:	000e      	movs	r6, r1
	uint8_t instance = _tc_get_inst_index(hw);
    1f74:	f7ff ffe6 	bl	1f44 <_tc_get_inst_index>

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1f78:	466a      	mov	r2, sp
    1f7a:	2312      	movs	r3, #18
    1f7c:	7113      	strb	r3, [r2, #4]
    1f7e:	7153      	strb	r3, [r2, #5]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1f80:	332e      	adds	r3, #46	; 0x2e
    1f82:	8113      	strh	r3, [r2, #8]
    1f84:	3340      	adds	r3, #64	; 0x40
    1f86:	8153      	strh	r3, [r2, #10]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1f88:	2300      	movs	r3, #0
    1f8a:	60ab      	str	r3, [r5, #8]
    1f8c:	60eb      	str	r3, [r5, #12]
    1f8e:	612b      	str	r3, [r5, #16]
    1f90:	616b      	str	r3, [r5, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1f92:	762b      	strb	r3, [r5, #24]
	module_inst->enable_callback_mask       = 0x00;
    1f94:	766b      	strb	r3, [r5, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1f96:	4b7c      	ldr	r3, [pc, #496]	; (2188 <tc_init+0x220>)
    1f98:	0082      	lsls	r2, r0, #2
    1f9a:	50d5      	str	r5, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1f9c:	602e      	str	r6, [r5, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1 || SAMHA0
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1f9e:	78a3      	ldrb	r3, [r4, #2]
	uint8_t instance = _tc_get_inst_index(hw);
    1fa0:	0007      	movs	r7, r0
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1fa2:	2b08      	cmp	r3, #8
    1fa4:	d103      	bne.n	1fae <tc_init+0x46>
			!((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1fa6:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1fa8:	07fa      	lsls	r2, r7, #31
    1faa:	d500      	bpl.n	1fae <tc_init+0x46>
    1fac:	e0d5      	b.n	215a <tc_init+0x1f2>
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1fae:	2201      	movs	r2, #1
	module_inst->counter_size = config->counter_size;
    1fb0:	712b      	strb	r3, [r5, #4]
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1fb2:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1fb4:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1fb6:	4213      	tst	r3, r2
    1fb8:	d000      	beq.n	1fbc <tc_init+0x54>
    1fba:	e0ce      	b.n	215a <tc_init+0x1f2>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1fbc:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1fbe:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1fc0:	06db      	lsls	r3, r3, #27
    1fc2:	d500      	bpl.n	1fc6 <tc_init+0x5e>
    1fc4:	e0c9      	b.n	215a <tc_init+0x1f2>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1fc6:	2102      	movs	r1, #2
    1fc8:	8833      	ldrh	r3, [r6, #0]
    1fca:	400b      	ands	r3, r1
    1fcc:	d000      	beq.n	1fd0 <tc_init+0x68>
    1fce:	e0c4      	b.n	215a <tc_init+0x1f2>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1fd0:	7c21      	ldrb	r1, [r4, #16]
    1fd2:	2900      	cmp	r1, #0
    1fd4:	d008      	beq.n	1fe8 <tc_init+0x80>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1fd6:	a903      	add	r1, sp, #12
	config->powersave    = false;
    1fd8:	70cb      	strb	r3, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1fda:	7e23      	ldrb	r3, [r4, #24]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    1fdc:	7d20      	ldrb	r0, [r4, #20]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1fde:	708a      	strb	r2, [r1, #2]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1fe0:	700b      	strb	r3, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1fe2:	704a      	strb	r2, [r1, #1]
		system_pinmux_pin_set_config(
    1fe4:	f7ff fd20 	bl	1a28 <system_pinmux_pin_set_config>
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1fe8:	7f23      	ldrb	r3, [r4, #28]
    1fea:	2b00      	cmp	r3, #0
    1fec:	d00e      	beq.n	200c <tc_init+0xa4>
	config->powersave    = false;
    1fee:	2200      	movs	r2, #0
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1ff0:	2301      	movs	r3, #1
    1ff2:	a903      	add	r1, sp, #12
	config->powersave    = false;
    1ff4:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1ff6:	3224      	adds	r2, #36	; 0x24
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1ff8:	708b      	strb	r3, [r1, #2]
    1ffa:	18a2      	adds	r2, r4, r2
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1ffc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1ffe:	331f      	adds	r3, #31
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2000:	7812      	ldrb	r2, [r2, #0]
		system_pinmux_pin_set_config(
    2002:	18e3      	adds	r3, r4, r3
    2004:	7818      	ldrb	r0, [r3, #0]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2006:	700a      	strb	r2, [r1, #0]
		system_pinmux_pin_set_config(
    2008:	f7ff fd0e 	bl	1a28 <system_pinmux_pin_set_config>
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    200c:	007a      	lsls	r2, r7, #1
    200e:	4694      	mov	ip, r2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2010:	4668      	mov	r0, sp
    2012:	2208      	movs	r2, #8
    2014:	1880      	adds	r0, r0, r2
    2016:	4662      	mov	r2, ip
    2018:	4b5c      	ldr	r3, [pc, #368]	; (218c <tc_init+0x224>)
    201a:	5a82      	ldrh	r2, [r0, r2]
    201c:	6a19      	ldr	r1, [r3, #32]
    201e:	430a      	orrs	r2, r1
    2020:	621a      	str	r2, [r3, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2022:	78a2      	ldrb	r2, [r4, #2]
    2024:	2a08      	cmp	r2, #8
    2026:	d10a      	bne.n	203e <tc_init+0xd6>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    2028:	1c79      	adds	r1, r7, #1
    202a:	004a      	lsls	r2, r1, #1
    202c:	4694      	mov	ip, r2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    202e:	2108      	movs	r1, #8
    2030:	466a      	mov	r2, sp
    2032:	1852      	adds	r2, r2, r1
    2034:	4661      	mov	r1, ip
    2036:	6a18      	ldr	r0, [r3, #32]
    2038:	5a52      	ldrh	r2, [r2, r1]
    203a:	4302      	orrs	r2, r0
    203c:	621a      	str	r2, [r3, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    203e:	466a      	mov	r2, sp
    2040:	7823      	ldrb	r3, [r4, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2042:	4669      	mov	r1, sp
	gclk_chan_config.source_generator = config->clock_source;
    2044:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2046:	466b      	mov	r3, sp
    2048:	3304      	adds	r3, #4
    204a:	5ddf      	ldrb	r7, [r3, r7]
    204c:	0038      	movs	r0, r7
    204e:	f7ff fc89 	bl	1964 <system_gclk_chan_set_config>
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2052:	0038      	movs	r0, r7
    2054:	f7ff fc4a 	bl	18ec <system_gclk_chan_enable>

	/* Set ctrla register */
	ctrla_tmp =
    2058:	8923      	ldrh	r3, [r4, #8]
    205a:	88a2      	ldrh	r2, [r4, #4]
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
    205c:	79a1      	ldrb	r1, [r4, #6]
	ctrla_tmp =
    205e:	431a      	orrs	r2, r3
			(uint32_t)config->wave_generation |
    2060:	78a3      	ldrb	r3, [r4, #2]
    2062:	430b      	orrs	r3, r1
	ctrla_tmp =
    2064:	4313      	orrs	r3, r2
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    2066:	7862      	ldrb	r2, [r4, #1]
    2068:	2a00      	cmp	r2, #0
    206a:	d002      	beq.n	2072 <tc_init+0x10a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    206c:	2280      	movs	r2, #128	; 0x80
    206e:	0112      	lsls	r2, r2, #4
    2070:	4313      	orrs	r3, r2
    2072:	6829      	ldr	r1, [r5, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2074:	7bca      	ldrb	r2, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2076:	b252      	sxtb	r2, r2
    2078:	2a00      	cmp	r2, #0
    207a:	dbfb      	blt.n	2074 <tc_init+0x10c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    207c:	8033      	strh	r3, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    207e:	7b63      	ldrb	r3, [r4, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2080:	1e5a      	subs	r2, r3, #1
    2082:	4193      	sbcs	r3, r2
	}

	if (config->count_direction) {
    2084:	7ba2      	ldrb	r2, [r4, #14]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    2086:	009b      	lsls	r3, r3, #2
	if (config->count_direction) {
    2088:	2a00      	cmp	r2, #0
    208a:	d001      	beq.n	2090 <tc_init+0x128>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    208c:	2201      	movs	r2, #1
    208e:	4313      	orrs	r3, r2
    2090:	6829      	ldr	r1, [r5, #0]
    2092:	7bca      	ldrb	r2, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    2094:	b252      	sxtb	r2, r2
    2096:	2a00      	cmp	r2, #0
    2098:	dbfb      	blt.n	2092 <tc_init+0x12a>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    209a:	22ff      	movs	r2, #255	; 0xff
    209c:	7132      	strb	r2, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    209e:	2b00      	cmp	r3, #0
    20a0:	d005      	beq.n	20ae <tc_init+0x146>
    20a2:	6829      	ldr	r1, [r5, #0]
    20a4:	7bca      	ldrb	r2, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    20a6:	b252      	sxtb	r2, r2
    20a8:	2a00      	cmp	r2, #0
    20aa:	dbfb      	blt.n	20a4 <tc_init+0x13c>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    20ac:	7173      	strb	r3, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    20ae:	7ae3      	ldrb	r3, [r4, #11]
	ctrlc_tmp = config->waveform_invert_output;
    20b0:	7aa2      	ldrb	r2, [r4, #10]
		if (config->enable_capture_on_channel[i] == true) {
    20b2:	2b00      	cmp	r3, #0
    20b4:	d001      	beq.n	20ba <tc_init+0x152>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    20b6:	2310      	movs	r3, #16
    20b8:	431a      	orrs	r2, r3
		if (config->enable_capture_on_channel[i] == true) {
    20ba:	7b23      	ldrb	r3, [r4, #12]
    20bc:	2b00      	cmp	r3, #0
    20be:	d001      	beq.n	20c4 <tc_init+0x15c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    20c0:	2320      	movs	r3, #32
    20c2:	431a      	orrs	r2, r3
    20c4:	6829      	ldr	r1, [r5, #0]
    20c6:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    20c8:	b25b      	sxtb	r3, r3
    20ca:	2b00      	cmp	r3, #0
    20cc:	dbfb      	blt.n	20c6 <tc_init+0x15e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    20ce:	71b2      	strb	r2, [r6, #6]
    20d0:	682b      	ldr	r3, [r5, #0]
    20d2:	7bda      	ldrb	r2, [r3, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    20d4:	b252      	sxtb	r2, r2
    20d6:	2a00      	cmp	r2, #0
    20d8:	dbfb      	blt.n	20d2 <tc_init+0x16a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    20da:	792a      	ldrb	r2, [r5, #4]
    20dc:	2a04      	cmp	r2, #4
    20de:	d019      	beq.n	2114 <tc_init+0x1ac>
    20e0:	2a08      	cmp	r2, #8
    20e2:	d03c      	beq.n	215e <tc_init+0x1f6>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    20e4:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    20e6:	2a00      	cmp	r2, #0
    20e8:	d137      	bne.n	215a <tc_init+0x1f2>
    20ea:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    20ec:	b252      	sxtb	r2, r2
    20ee:	2a00      	cmp	r2, #0
    20f0:	dbfb      	blt.n	20ea <tc_init+0x182>
				= config->counter_16_bit.value;
    20f2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    20f4:	8233      	strh	r3, [r6, #16]
    20f6:	682a      	ldr	r2, [r5, #0]
    20f8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    20fa:	b25b      	sxtb	r3, r3
    20fc:	2b00      	cmp	r3, #0
    20fe:	dbfb      	blt.n	20f8 <tc_init+0x190>
					config->counter_16_bit.compare_capture_channel[0];
    2100:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    2102:	8333      	strh	r3, [r6, #24]
    2104:	682a      	ldr	r2, [r5, #0]
    2106:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2108:	b25b      	sxtb	r3, r3
    210a:	2b00      	cmp	r3, #0
    210c:	dbfb      	blt.n	2106 <tc_init+0x19e>
					config->counter_16_bit.compare_capture_channel[1];
    210e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    2110:	8373      	strh	r3, [r6, #26]
    2112:	e021      	b.n	2158 <tc_init+0x1f0>
    2114:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    2116:	b252      	sxtb	r2, r2
    2118:	2a00      	cmp	r2, #0
    211a:	dbfb      	blt.n	2114 <tc_init+0x1ac>
					config->counter_8_bit.value;
    211c:	0023      	movs	r3, r4
    211e:	3328      	adds	r3, #40	; 0x28
    2120:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.COUNT.reg =
    2122:	7433      	strb	r3, [r6, #16]
    2124:	682a      	ldr	r2, [r5, #0]
    2126:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    2128:	b25b      	sxtb	r3, r3
    212a:	2b00      	cmp	r3, #0
    212c:	dbfb      	blt.n	2126 <tc_init+0x1be>
					config->counter_8_bit.period;
    212e:	0023      	movs	r3, r4
    2130:	3329      	adds	r3, #41	; 0x29
    2132:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.PER.reg =
    2134:	7533      	strb	r3, [r6, #20]
    2136:	682a      	ldr	r2, [r5, #0]
    2138:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    213a:	b25b      	sxtb	r3, r3
    213c:	2b00      	cmp	r3, #0
    213e:	dbfb      	blt.n	2138 <tc_init+0x1d0>
					config->counter_8_bit.compare_capture_channel[0];
    2140:	0023      	movs	r3, r4
    2142:	332a      	adds	r3, #42	; 0x2a
    2144:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.CC[0].reg =
    2146:	7633      	strb	r3, [r6, #24]
    2148:	682a      	ldr	r2, [r5, #0]
    214a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    214c:	b25b      	sxtb	r3, r3
    214e:	2b00      	cmp	r3, #0
    2150:	dbfb      	blt.n	214a <tc_init+0x1e2>
					config->counter_8_bit.compare_capture_channel[1];
    2152:	342b      	adds	r4, #43	; 0x2b
    2154:	7823      	ldrb	r3, [r4, #0]
			hw->COUNT8.CC[1].reg =
    2156:	7673      	strb	r3, [r6, #25]
			return STATUS_OK;
    2158:	2000      	movs	r0, #0
}
    215a:	b005      	add	sp, #20
    215c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    215e:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    2160:	b252      	sxtb	r2, r2
    2162:	2a00      	cmp	r2, #0
    2164:	dbfb      	blt.n	215e <tc_init+0x1f6>
				= config->counter_32_bit.value;
    2166:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2168:	6133      	str	r3, [r6, #16]
    216a:	682a      	ldr	r2, [r5, #0]
    216c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    216e:	b25b      	sxtb	r3, r3
    2170:	2b00      	cmp	r3, #0
    2172:	dbfb      	blt.n	216c <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    2174:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2176:	61b3      	str	r3, [r6, #24]
    2178:	682a      	ldr	r2, [r5, #0]
    217a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    217c:	b25b      	sxtb	r3, r3
    217e:	2b00      	cmp	r3, #0
    2180:	dbfb      	blt.n	217a <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    2182:	6b23      	ldr	r3, [r4, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    2184:	61f3      	str	r3, [r6, #28]
    2186:	e7e7      	b.n	2158 <tc_init+0x1f0>
    2188:	20000208 	.word	0x20000208
    218c:	40000400 	.word	0x40000400

00002190 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2190:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2192:	6804      	ldr	r4, [r0, #0]
    2194:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    2196:	b25b      	sxtb	r3, r3
    2198:	2b00      	cmp	r3, #0
    219a:	dbfb      	blt.n	2194 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    219c:	7903      	ldrb	r3, [r0, #4]
    219e:	2b04      	cmp	r3, #4
    21a0:	d00c      	beq.n	21bc <tc_set_compare_value+0x2c>
    21a2:	2b08      	cmp	r3, #8
    21a4:	d012      	beq.n	21cc <tc_set_compare_value+0x3c>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    21a6:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    21a8:	2b00      	cmp	r3, #0
    21aa:	d10e      	bne.n	21ca <tc_set_compare_value+0x3a>
	return STATUS_ERR_INVALID_ARG;
    21ac:	2017      	movs	r0, #23
			if (channel_index <
    21ae:	2901      	cmp	r1, #1
    21b0:	d80b      	bhi.n	21ca <tc_set_compare_value+0x3a>
				tc_module->COUNT16.CC[channel_index].reg =
    21b2:	310c      	adds	r1, #12
						(uint16_t)compare;
    21b4:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    21b6:	0049      	lsls	r1, r1, #1
    21b8:	530a      	strh	r2, [r1, r4]
    21ba:	e005      	b.n	21c8 <tc_set_compare_value+0x38>
	return STATUS_ERR_INVALID_ARG;
    21bc:	2017      	movs	r0, #23
			if (channel_index <
    21be:	2901      	cmp	r1, #1
    21c0:	d803      	bhi.n	21ca <tc_set_compare_value+0x3a>
						(uint8_t)compare;
    21c2:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    21c4:	1861      	adds	r1, r4, r1
    21c6:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    21c8:	2000      	movs	r0, #0
}
    21ca:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    21cc:	2017      	movs	r0, #23
			if (channel_index <
    21ce:	2901      	cmp	r1, #1
    21d0:	d8fb      	bhi.n	21ca <tc_set_compare_value+0x3a>
				tc_module->COUNT32.CC[channel_index].reg =
    21d2:	3106      	adds	r1, #6
    21d4:	0089      	lsls	r1, r1, #2
    21d6:	510a      	str	r2, [r1, r4]
    21d8:	e7f6      	b.n	21c8 <tc_set_compare_value+0x38>

000021da <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    21da:	e7fe      	b.n	21da <Dummy_Handler>

000021dc <Reset_Handler>:
        if (pSrc != pDest) {
    21dc:	4821      	ldr	r0, [pc, #132]	; (2264 <Reset_Handler+0x88>)
    21de:	4922      	ldr	r1, [pc, #136]	; (2268 <Reset_Handler+0x8c>)
{
    21e0:	b570      	push	{r4, r5, r6, lr}
        if (pSrc != pDest) {
    21e2:	4288      	cmp	r0, r1
    21e4:	d004      	beq.n	21f0 <Reset_Handler+0x14>
    21e6:	2300      	movs	r3, #0
                for (; pDest < &_erelocate;) {
    21e8:	4c20      	ldr	r4, [pc, #128]	; (226c <Reset_Handler+0x90>)
    21ea:	18ca      	adds	r2, r1, r3
    21ec:	42a2      	cmp	r2, r4
    21ee:	d332      	bcc.n	2256 <Reset_Handler+0x7a>
                *pDest++ = 0;
    21f0:	2100      	movs	r1, #0
    21f2:	4b1f      	ldr	r3, [pc, #124]	; (2270 <Reset_Handler+0x94>)
        for (pDest = &_szero; pDest < &_ezero;) {
    21f4:	4a1f      	ldr	r2, [pc, #124]	; (2274 <Reset_Handler+0x98>)
    21f6:	4293      	cmp	r3, r2
    21f8:	d331      	bcc.n	225e <Reset_Handler+0x82>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    21fa:	21ff      	movs	r1, #255	; 0xff
    21fc:	4b1e      	ldr	r3, [pc, #120]	; (2278 <Reset_Handler+0x9c>)
    21fe:	4a1f      	ldr	r2, [pc, #124]	; (227c <Reset_Handler+0xa0>)
    2200:	438b      	bics	r3, r1
    2202:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2204:	2202      	movs	r2, #2
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2206:	250c      	movs	r5, #12
    2208:	2408      	movs	r4, #8
        DMAC->QOSCTRL.bit.DQOS = 2;
    220a:	2630      	movs	r6, #48	; 0x30
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    220c:	4b1c      	ldr	r3, [pc, #112]	; (2280 <Reset_Handler+0xa4>)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    220e:	481d      	ldr	r0, [pc, #116]	; (2284 <Reset_Handler+0xa8>)
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2210:	625a      	str	r2, [r3, #36]	; 0x24
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2212:	78c3      	ldrb	r3, [r0, #3]
    2214:	39fc      	subs	r1, #252	; 0xfc
    2216:	438b      	bics	r3, r1
    2218:	4313      	orrs	r3, r2
    221a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    221c:	78c3      	ldrb	r3, [r0, #3]
    221e:	43ab      	bics	r3, r5
    2220:	4323      	orrs	r3, r4
    2222:	70c3      	strb	r3, [r0, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2224:	4b18      	ldr	r3, [pc, #96]	; (2288 <Reset_Handler+0xac>)
    2226:	7b98      	ldrb	r0, [r3, #14]
    2228:	43b0      	bics	r0, r6
    222a:	0006      	movs	r6, r0
    222c:	2020      	movs	r0, #32
    222e:	4330      	orrs	r0, r6
    2230:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2232:	7b98      	ldrb	r0, [r3, #14]
    2234:	43a8      	bics	r0, r5
    2236:	4304      	orrs	r4, r0
    2238:	739c      	strb	r4, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    223a:	7b98      	ldrb	r0, [r3, #14]
    223c:	4388      	bics	r0, r1
    223e:	4302      	orrs	r2, r0
    2240:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2242:	2380      	movs	r3, #128	; 0x80
    2244:	4a11      	ldr	r2, [pc, #68]	; (228c <Reset_Handler+0xb0>)
    2246:	6851      	ldr	r1, [r2, #4]
    2248:	430b      	orrs	r3, r1
    224a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    224c:	f000 fac2 	bl	27d4 <__libc_init_array>
        main();
    2250:	f000 fa22 	bl	2698 <main>
    2254:	e7fe      	b.n	2254 <Reset_Handler+0x78>
                        *pDest++ = *pSrc++;
    2256:	58c5      	ldr	r5, [r0, r3]
    2258:	3304      	adds	r3, #4
    225a:	6015      	str	r5, [r2, #0]
    225c:	e7c5      	b.n	21ea <Reset_Handler+0xe>
                *pDest++ = 0;
    225e:	c302      	stmia	r3!, {r1}
    2260:	e7c9      	b.n	21f6 <Reset_Handler+0x1a>
    2262:	46c0      	nop			; (mov r8, r8)
    2264:	00002908 	.word	0x00002908
    2268:	20000000 	.word	0x20000000
    226c:	20000018 	.word	0x20000018
    2270:	20000018 	.word	0x20000018
    2274:	20000238 	.word	0x20000238
    2278:	00000000 	.word	0x00000000
    227c:	e000ed00 	.word	0xe000ed00
    2280:	410070fc 	.word	0x410070fc
    2284:	41005000 	.word	0x41005000
    2288:	41004800 	.word	0x41004800
    228c:	41004000 	.word	0x41004000

00002290 <set_color_green_indication>:
#define BUFFER_SET_COLOR_BLUE_PWM						{0x04, 0x20}
#define BUFFER_SET_COLOR_BLUE_PWM_TIMER					{0x02, 0x19}
#define BUFFER_SET_COLOR_BLUE_PWM_FLASH					{0x01, 0x82}


void set_color_green_indication(void) {
    2290:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t buffer_set_color_green[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN;
    2292:	2502      	movs	r5, #2
    2294:	ae01      	add	r6, sp, #4
    2296:	002a      	movs	r2, r5
    2298:	4907      	ldr	r1, [pc, #28]	; (22b8 <set_color_green_indication+0x28>)
    229a:	0030      	movs	r0, r6
    229c:	f000 fabe 	bl	281c <memcpy>
  packet.data = buffer_set_color_green;
  packet.address = KTD2026_DEVICE_ADDRESS;
    22a0:	2331      	movs	r3, #49	; 0x31
  packet.data = buffer_set_color_green;
    22a2:	4c06      	ldr	r4, [pc, #24]	; (22bc <set_color_green_indication+0x2c>)
    22a4:	6066      	str	r6, [r4, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    22a6:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    22a8:	8065      	strh	r5, [r4, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    22aa:	0021      	movs	r1, r4
    22ac:	4804      	ldr	r0, [pc, #16]	; (22c0 <set_color_green_indication+0x30>)
    22ae:	f7fe ff6f 	bl	1190 <i2c_master_write_packet_wait>
    22b2:	2800      	cmp	r0, #0
    22b4:	d1f9      	bne.n	22aa <set_color_green_indication+0x1a>
         STATUS_OK) {
  }
}
    22b6:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    22b8:	000028c0 	.word	0x000028c0
    22bc:	2000000c 	.word	0x2000000c
    22c0:	20000210 	.word	0x20000210

000022c4 <set_color_red_indication>:

void set_color_red_indication(void) {
    22c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint8_t buffer_set_color_red[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_RED;
    22c6:	2502      	movs	r5, #2
    22c8:	4909      	ldr	r1, [pc, #36]	; (22f0 <set_color_red_indication+0x2c>)
    22ca:	ae01      	add	r6, sp, #4
    22cc:	002a      	movs	r2, r5
    22ce:	1949      	adds	r1, r1, r5
    22d0:	0030      	movs	r0, r6
    22d2:	f000 faa3 	bl	281c <memcpy>
  packet.data = buffer_set_color_red;
  packet.address = KTD2026_DEVICE_ADDRESS;
    22d6:	2331      	movs	r3, #49	; 0x31
  packet.data = buffer_set_color_red;
    22d8:	4c06      	ldr	r4, [pc, #24]	; (22f4 <set_color_red_indication+0x30>)
    22da:	6066      	str	r6, [r4, #4]
  packet.address = KTD2026_DEVICE_ADDRESS;
    22dc:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
    22de:	8065      	strh	r5, [r4, #2]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    22e0:	0021      	movs	r1, r4
    22e2:	4805      	ldr	r0, [pc, #20]	; (22f8 <set_color_red_indication+0x34>)
    22e4:	f7fe ff54 	bl	1190 <i2c_master_write_packet_wait>
    22e8:	2800      	cmp	r0, #0
    22ea:	d1f9      	bne.n	22e0 <set_color_red_indication+0x1c>
         STATUS_OK) {
  }
}
    22ec:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    22ee:	46c0      	nop			; (mov r8, r8)
    22f0:	000028c0 	.word	0x000028c0
    22f4:	2000000c 	.word	0x2000000c
    22f8:	20000210 	.word	0x20000210

000022fc <set_color_yellow_indication>:
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
         STATUS_OK) {
  }
}

void set_color_yellow_indication(void) {
    22fc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t buffer_set_color_yellow[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_YELLOW;
    22fe:	2502      	movs	r5, #2
    2300:	4909      	ldr	r1, [pc, #36]	; (2328 <set_color_yellow_indication+0x2c>)
    2302:	ae01      	add	r6, sp, #4
    2304:	002a      	movs	r2, r5
    2306:	3106      	adds	r1, #6
    2308:	0030      	movs	r0, r6
    230a:	f000 fa87 	bl	281c <memcpy>
	packet.data = buffer_set_color_yellow;
	packet.address = KTD2026_DEVICE_ADDRESS;
    230e:	2331      	movs	r3, #49	; 0x31
	packet.data = buffer_set_color_yellow;
    2310:	4c06      	ldr	r4, [pc, #24]	; (232c <set_color_yellow_indication+0x30>)
    2312:	6066      	str	r6, [r4, #4]
	packet.address = KTD2026_DEVICE_ADDRESS;
    2314:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;
    2316:	8065      	strh	r5, [r4, #2]

	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2318:	0021      	movs	r1, r4
    231a:	4805      	ldr	r0, [pc, #20]	; (2330 <set_color_yellow_indication+0x34>)
    231c:	f7fe ff38 	bl	1190 <i2c_master_write_packet_wait>
    2320:	2800      	cmp	r0, #0
    2322:	d1f9      	bne.n	2318 <set_color_yellow_indication+0x1c>
	STATUS_OK) {
	}
}
    2324:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    2326:	46c0      	nop			; (mov r8, r8)
    2328:	000028c0 	.word	0x000028c0
    232c:	2000000c 	.word	0x2000000c
    2330:	20000210 	.word	0x20000210

00002334 <set_battery_charge_routine>:
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
                                       &packet)) != STATUS_OK) {
  }
}

void set_battery_charge_routine(void) {
    2334:	b5f0      	push	{r4, r5, r6, r7, lr}

  uint8_t buffer_set_color_green_PWM[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN_PWM;
    2336:	4c21      	ldr	r4, [pc, #132]	; (23bc <set_battery_charge_routine+0x88>)
    2338:	2502      	movs	r5, #2
    233a:	0021      	movs	r1, r4
void set_battery_charge_routine(void) {
    233c:	b085      	sub	sp, #20
  uint8_t buffer_set_color_green_PWM[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_GREEN_PWM;
    233e:	310c      	adds	r1, #12
    2340:	002a      	movs	r2, r5
    2342:	4668      	mov	r0, sp
    2344:	f000 fa6a 	bl	281c <memcpy>
  uint8_t buffer_set_charge_routine_flash_period[DATA_LENGTH_PRIMARY] = BUFFER_SET_CHARGE_ROUTINE_FLASH_PERIOD;
    2348:	0021      	movs	r1, r4
    234a:	af01      	add	r7, sp, #4
    234c:	310e      	adds	r1, #14
    234e:	002a      	movs	r2, r5
    2350:	0038      	movs	r0, r7
    2352:	f000 fa63 	bl	281c <memcpy>
  uint8_t buffer_set_charge_routine_trise_tfall[DATA_LENGTH_PRIMARY] = BUFFER_SET_CHARGE_ROUTINE_TRISE_TFALL;
    2356:	0021      	movs	r1, r4
    2358:	ae02      	add	r6, sp, #8
    235a:	3110      	adds	r1, #16
    235c:	002a      	movs	r2, r5
    235e:	0030      	movs	r0, r6
    2360:	f000 fa5c 	bl	281c <memcpy>
  uint8_t buffer_set_charge_routine_PWM1_timer[DATA_LENGTH_PRIMARY] = BUFFER_SET_CHARGE_ROUTINE_PWM1_TIMER;
    2364:	0021      	movs	r1, r4
    2366:	002a      	movs	r2, r5
    2368:	3112      	adds	r1, #18
    236a:	a803      	add	r0, sp, #12
    236c:	f000 fa56 	bl	281c <memcpy>

  packet.address = KTD2026_DEVICE_ADDRESS;
    2370:	2331      	movs	r3, #49	; 0x31
    2372:	4c13      	ldr	r4, [pc, #76]	; (23c0 <set_battery_charge_routine+0x8c>)
    2374:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;

  packet.data = buffer_set_color_green_PWM;
    2376:	466b      	mov	r3, sp
  packet.data_length = DATA_LENGTH_PRIMARY;
    2378:	8065      	strh	r5, [r4, #2]
  packet.data = buffer_set_color_green_PWM;
    237a:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    237c:	4d11      	ldr	r5, [pc, #68]	; (23c4 <set_battery_charge_routine+0x90>)
    237e:	0021      	movs	r1, r4
    2380:	0028      	movs	r0, r5
    2382:	f7fe ff05 	bl	1190 <i2c_master_write_packet_wait>
    2386:	2800      	cmp	r0, #0
    2388:	d1f8      	bne.n	237c <set_battery_charge_routine+0x48>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_flash_period;
    238a:	6067      	str	r7, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    238c:	0021      	movs	r1, r4
    238e:	0028      	movs	r0, r5
    2390:	f7fe fefe 	bl	1190 <i2c_master_write_packet_wait>
    2394:	2800      	cmp	r0, #0
    2396:	d1f9      	bne.n	238c <set_battery_charge_routine+0x58>
         STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_trise_tfall;
    2398:	6066      	str	r6, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    239a:	0021      	movs	r1, r4
    239c:	0028      	movs	r0, r5
    239e:	f7fe fef7 	bl	1190 <i2c_master_write_packet_wait>
    23a2:	2800      	cmp	r0, #0
    23a4:	d1f9      	bne.n	239a <set_battery_charge_routine+0x66>
                                       &packet)) != STATUS_OK) {
  }
  packet.data = buffer_set_charge_routine_PWM1_timer;
    23a6:	ab03      	add	r3, sp, #12
    23a8:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    23aa:	0021      	movs	r1, r4
    23ac:	0028      	movs	r0, r5
    23ae:	f7fe feef 	bl	1190 <i2c_master_write_packet_wait>
    23b2:	2800      	cmp	r0, #0
    23b4:	d1f9      	bne.n	23aa <set_battery_charge_routine+0x76>
                                       &packet)) != STATUS_OK) {
  }
}
    23b6:	b005      	add	sp, #20
    23b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23ba:	46c0      	nop			; (mov r8, r8)
    23bc:	000028c0 	.word	0x000028c0
    23c0:	2000000c 	.word	0x2000000c
    23c4:	20000210 	.word	0x20000210

000023c8 <set_battery_low_routine>:

void set_battery_low_routine(void) {
    23c8:	b5f0      	push	{r4, r5, r6, r7, lr}

  uint8_t buffer_set_color_red_PWM[DATA_LENGTH_PRIMARY]				= BUFFER_SET_COLOR_RED_PWM;
    23ca:	4c21      	ldr	r4, [pc, #132]	; (2450 <set_battery_low_routine+0x88>)
    23cc:	2502      	movs	r5, #2
    23ce:	0021      	movs	r1, r4
void set_battery_low_routine(void) {
    23d0:	b085      	sub	sp, #20
  uint8_t buffer_set_color_red_PWM[DATA_LENGTH_PRIMARY]				= BUFFER_SET_COLOR_RED_PWM;
    23d2:	3114      	adds	r1, #20
    23d4:	002a      	movs	r2, r5
    23d6:	4668      	mov	r0, sp
    23d8:	f000 fa20 	bl	281c <memcpy>
  uint8_t buffer_set_low_routine_flash_period[DATA_LENGTH_PRIMARY]	= BUFFER_SET_LOW_ROUTINE_FLASH_PERIOD;
    23dc:	0021      	movs	r1, r4
    23de:	af01      	add	r7, sp, #4
    23e0:	3116      	adds	r1, #22
    23e2:	002a      	movs	r2, r5
    23e4:	0038      	movs	r0, r7
    23e6:	f000 fa19 	bl	281c <memcpy>
  uint8_t buffer_set_low_routine_trise_tfall[DATA_LENGTH_PRIMARY]	= BUFFER_SET_LOW_ROUTINE_TRISE_TFALL;
    23ea:	0021      	movs	r1, r4
    23ec:	002a      	movs	r2, r5
    23ee:	3118      	adds	r1, #24
    23f0:	a802      	add	r0, sp, #8
    23f2:	f000 fa13 	bl	281c <memcpy>
  uint8_t buffer_set_low_routine_brightness[DATA_LENGTH_PRIMARY]	= BUFFER_SET_COLOR_RED_BRIGHTNESS;
    23f6:	0021      	movs	r1, r4
    23f8:	ae03      	add	r6, sp, #12
    23fa:	311a      	adds	r1, #26
    23fc:	002a      	movs	r2, r5
    23fe:	0030      	movs	r0, r6
    2400:	f000 fa0c 	bl	281c <memcpy>

  packet.address = KTD2026_DEVICE_ADDRESS;
    2404:	2331      	movs	r3, #49	; 0x31
    2406:	4c13      	ldr	r4, [pc, #76]	; (2454 <set_battery_low_routine+0x8c>)
    2408:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;

  packet.data = buffer_set_color_red_PWM;
    240a:	466b      	mov	r3, sp
  packet.data_length = DATA_LENGTH_PRIMARY;
    240c:	8065      	strh	r5, [r4, #2]
  packet.data = buffer_set_color_red_PWM;
    240e:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2410:	4d11      	ldr	r5, [pc, #68]	; (2458 <set_battery_low_routine+0x90>)
    2412:	0021      	movs	r1, r4
    2414:	0028      	movs	r0, r5
    2416:	f7fe febb 	bl	1190 <i2c_master_write_packet_wait>
    241a:	2800      	cmp	r0, #0
    241c:	d1f8      	bne.n	2410 <set_battery_low_routine+0x48>
         STATUS_OK) {
  }
  packet.data = buffer_set_low_routine_flash_period;
    241e:	6067      	str	r7, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) !=
    2420:	0021      	movs	r1, r4
    2422:	0028      	movs	r0, r5
    2424:	f7fe feb4 	bl	1190 <i2c_master_write_packet_wait>
    2428:	2800      	cmp	r0, #0
    242a:	d1f9      	bne.n	2420 <set_battery_low_routine+0x58>
         STATUS_OK) {
  }
  packet.data = buffer_set_low_routine_brightness;
    242c:	6066      	str	r6, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    242e:	0021      	movs	r1, r4
    2430:	0028      	movs	r0, r5
    2432:	f7fe fead 	bl	1190 <i2c_master_write_packet_wait>
    2436:	2800      	cmp	r0, #0
    2438:	d1f9      	bne.n	242e <set_battery_low_routine+0x66>
                                       &packet)) != STATUS_OK) {
  }

	packet.data = buffer_set_low_routine_trise_tfall;
    243a:	ab02      	add	r3, sp, #8
    243c:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    243e:	0021      	movs	r1, r4
    2440:	0028      	movs	r0, r5
    2442:	f7fe fea5 	bl	1190 <i2c_master_write_packet_wait>
    2446:	2800      	cmp	r0, #0
    2448:	d1f9      	bne.n	243e <set_battery_low_routine+0x76>
	&packet)) != STATUS_OK) {
	}
}
    244a:	b005      	add	sp, #20
    244c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    244e:	46c0      	nop			; (mov r8, r8)
    2450:	000028c0 	.word	0x000028c0
    2454:	2000000c 	.word	0x2000000c
    2458:	20000210 	.word	0x20000210

0000245c <set_motor_speed_1_indication>:





void set_motor_speed_1_indication(void){
    245c:	b573      	push	{r0, r1, r4, r5, r6, lr}

  uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    245e:	4c12      	ldr	r4, [pc, #72]	; (24a8 <set_motor_speed_1_indication+0x4c>)
    2460:	2502      	movs	r5, #2
    2462:	0021      	movs	r1, r4
    2464:	002a      	movs	r2, r5
    2466:	311c      	adds	r1, #28
    2468:	4668      	mov	r0, sp
    246a:	f000 f9d7 	bl	281c <memcpy>
  uint8_t buffer_set_blue_lowest_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_LOWEST_BRIGTHNESS;
    246e:	0021      	movs	r1, r4
    2470:	ae01      	add	r6, sp, #4
    2472:	311e      	adds	r1, #30
    2474:	002a      	movs	r2, r5
    2476:	0030      	movs	r0, r6
    2478:	f000 f9d0 	bl	281c <memcpy>

  packet.address = KTD2026_DEVICE_ADDRESS;
    247c:	2331      	movs	r3, #49	; 0x31
    247e:	4c0b      	ldr	r4, [pc, #44]	; (24ac <set_motor_speed_1_indication+0x50>)
    2480:	8023      	strh	r3, [r4, #0]
  packet.data_length = DATA_LENGTH_PRIMARY;
  
  packet.data = buffer_set_blue;
    2482:	466b      	mov	r3, sp
  packet.data_length = DATA_LENGTH_PRIMARY;
    2484:	8065      	strh	r5, [r4, #2]
  packet.data = buffer_set_blue;
    2486:	6063      	str	r3, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2488:	4d09      	ldr	r5, [pc, #36]	; (24b0 <set_motor_speed_1_indication+0x54>)
    248a:	0021      	movs	r1, r4
    248c:	0028      	movs	r0, r5
    248e:	f7fe fe7f 	bl	1190 <i2c_master_write_packet_wait>
    2492:	2800      	cmp	r0, #0
    2494:	d1f8      	bne.n	2488 <set_motor_speed_1_indication+0x2c>
  &packet)) != STATUS_OK) {
  }

  packet.data = buffer_set_blue_lowest_brightness;
    2496:	6066      	str	r6, [r4, #4]
  while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2498:	0021      	movs	r1, r4
    249a:	0028      	movs	r0, r5
    249c:	f7fe fe78 	bl	1190 <i2c_master_write_packet_wait>
    24a0:	2800      	cmp	r0, #0
    24a2:	d1f9      	bne.n	2498 <set_motor_speed_1_indication+0x3c>
  &packet)) != STATUS_OK) {
  }

}
    24a4:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    24a6:	46c0      	nop			; (mov r8, r8)
    24a8:	000028c0 	.word	0x000028c0
    24ac:	2000000c 	.word	0x2000000c
    24b0:	20000210 	.word	0x20000210

000024b4 <set_motor_speed_2_indication>:

void set_motor_speed_2_indication(void){
    24b4:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    24b6:	4c12      	ldr	r4, [pc, #72]	; (2500 <set_motor_speed_2_indication+0x4c>)
    24b8:	2502      	movs	r5, #2
    24ba:	0021      	movs	r1, r4
    24bc:	002a      	movs	r2, r5
    24be:	311c      	adds	r1, #28
    24c0:	4668      	mov	r0, sp
    24c2:	f000 f9ab 	bl	281c <memcpy>
	uint8_t buffer_set_blue_low_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_LOW_BRIGTHNESS;
    24c6:	0021      	movs	r1, r4
    24c8:	ae01      	add	r6, sp, #4
    24ca:	3120      	adds	r1, #32
    24cc:	002a      	movs	r2, r5
    24ce:	0030      	movs	r0, r6
    24d0:	f000 f9a4 	bl	281c <memcpy>

	packet.address = KTD2026_DEVICE_ADDRESS;
    24d4:	2331      	movs	r3, #49	; 0x31
    24d6:	4c0b      	ldr	r4, [pc, #44]	; (2504 <set_motor_speed_2_indication+0x50>)
    24d8:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;

	packet.data = buffer_set_blue;
    24da:	466b      	mov	r3, sp
	packet.data_length = DATA_LENGTH_PRIMARY;
    24dc:	8065      	strh	r5, [r4, #2]
	packet.data = buffer_set_blue;
    24de:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    24e0:	4d09      	ldr	r5, [pc, #36]	; (2508 <set_motor_speed_2_indication+0x54>)
    24e2:	0021      	movs	r1, r4
    24e4:	0028      	movs	r0, r5
    24e6:	f7fe fe53 	bl	1190 <i2c_master_write_packet_wait>
    24ea:	2800      	cmp	r0, #0
    24ec:	d1f8      	bne.n	24e0 <set_motor_speed_2_indication+0x2c>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_low_brightness;
    24ee:	6066      	str	r6, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    24f0:	0021      	movs	r1, r4
    24f2:	0028      	movs	r0, r5
    24f4:	f7fe fe4c 	bl	1190 <i2c_master_write_packet_wait>
    24f8:	2800      	cmp	r0, #0
    24fa:	d1f9      	bne.n	24f0 <set_motor_speed_2_indication+0x3c>
	&packet)) != STATUS_OK) {
	}

}
    24fc:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    24fe:	46c0      	nop			; (mov r8, r8)
    2500:	000028c0 	.word	0x000028c0
    2504:	2000000c 	.word	0x2000000c
    2508:	20000210 	.word	0x20000210

0000250c <set_motor_speed_3_indication>:

void set_motor_speed_3_indication(void){
    250c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    250e:	4c12      	ldr	r4, [pc, #72]	; (2558 <set_motor_speed_3_indication+0x4c>)
    2510:	2502      	movs	r5, #2
    2512:	0021      	movs	r1, r4
    2514:	002a      	movs	r2, r5
    2516:	311c      	adds	r1, #28
    2518:	4668      	mov	r0, sp
    251a:	f000 f97f 	bl	281c <memcpy>
	uint8_t buffer_set_blue_high_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_HIGH_BRIGTHNESS;
    251e:	0021      	movs	r1, r4
    2520:	ae01      	add	r6, sp, #4
    2522:	3122      	adds	r1, #34	; 0x22
    2524:	002a      	movs	r2, r5
    2526:	0030      	movs	r0, r6
    2528:	f000 f978 	bl	281c <memcpy>

	packet.address = KTD2026_DEVICE_ADDRESS;
    252c:	2331      	movs	r3, #49	; 0x31
    252e:	4c0b      	ldr	r4, [pc, #44]	; (255c <set_motor_speed_3_indication+0x50>)
    2530:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;

	packet.data = buffer_set_blue;
    2532:	466b      	mov	r3, sp
	packet.data_length = DATA_LENGTH_PRIMARY;
    2534:	8065      	strh	r5, [r4, #2]
	packet.data = buffer_set_blue;
    2536:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2538:	4d09      	ldr	r5, [pc, #36]	; (2560 <set_motor_speed_3_indication+0x54>)
    253a:	0021      	movs	r1, r4
    253c:	0028      	movs	r0, r5
    253e:	f7fe fe27 	bl	1190 <i2c_master_write_packet_wait>
    2542:	2800      	cmp	r0, #0
    2544:	d1f8      	bne.n	2538 <set_motor_speed_3_indication+0x2c>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_high_brightness;
    2546:	6066      	str	r6, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    2548:	0021      	movs	r1, r4
    254a:	0028      	movs	r0, r5
    254c:	f7fe fe20 	bl	1190 <i2c_master_write_packet_wait>
    2550:	2800      	cmp	r0, #0
    2552:	d1f9      	bne.n	2548 <set_motor_speed_3_indication+0x3c>
	&packet)) != STATUS_OK) {
	}
}
    2554:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    2556:	46c0      	nop			; (mov r8, r8)
    2558:	000028c0 	.word	0x000028c0
    255c:	2000000c 	.word	0x2000000c
    2560:	20000210 	.word	0x20000210

00002564 <set_motor_pulsating_indication>:

void set_motor_pulsating_indication(void){
    2564:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    2566:	4c21      	ldr	r4, [pc, #132]	; (25ec <set_motor_pulsating_indication+0x88>)
    2568:	2502      	movs	r5, #2
    256a:	0021      	movs	r1, r4
void set_motor_pulsating_indication(void){
    256c:	b085      	sub	sp, #20
	uint8_t buffer_set_blue[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM;
    256e:	311c      	adds	r1, #28
    2570:	002a      	movs	r2, r5
    2572:	4668      	mov	r0, sp
    2574:	f000 f952 	bl	281c <memcpy>
	uint8_t buffer_set_blue_high_brightness[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_HIGH_BRIGTHNESS;
    2578:	0021      	movs	r1, r4
    257a:	af01      	add	r7, sp, #4
    257c:	3122      	adds	r1, #34	; 0x22
    257e:	002a      	movs	r2, r5
    2580:	0038      	movs	r0, r7
    2582:	f000 f94b 	bl	281c <memcpy>
	uint8_t buffer_set_blue_pwm_timer[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM_TIMER;
    2586:	0021      	movs	r1, r4
    2588:	ae02      	add	r6, sp, #8
    258a:	3124      	adds	r1, #36	; 0x24
    258c:	002a      	movs	r2, r5
    258e:	0030      	movs	r0, r6
    2590:	f000 f944 	bl	281c <memcpy>
	uint8_t buffer_set_blue_pwm_flash[DATA_LENGTH_PRIMARY] = BUFFER_SET_COLOR_BLUE_PWM_FLASH;
    2594:	0021      	movs	r1, r4
    2596:	002a      	movs	r2, r5
    2598:	3116      	adds	r1, #22
    259a:	a803      	add	r0, sp, #12
    259c:	f000 f93e 	bl	281c <memcpy>


	packet.address = KTD2026_DEVICE_ADDRESS;
    25a0:	2331      	movs	r3, #49	; 0x31
    25a2:	4c13      	ldr	r4, [pc, #76]	; (25f0 <set_motor_pulsating_indication+0x8c>)
    25a4:	8023      	strh	r3, [r4, #0]
	packet.data_length = DATA_LENGTH_PRIMARY;

	packet.data = buffer_set_blue;
    25a6:	466b      	mov	r3, sp
	packet.data_length = DATA_LENGTH_PRIMARY;
    25a8:	8065      	strh	r5, [r4, #2]
	packet.data = buffer_set_blue;
    25aa:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    25ac:	4d11      	ldr	r5, [pc, #68]	; (25f4 <set_motor_pulsating_indication+0x90>)
    25ae:	0021      	movs	r1, r4
    25b0:	0028      	movs	r0, r5
    25b2:	f7fe fded 	bl	1190 <i2c_master_write_packet_wait>
    25b6:	2800      	cmp	r0, #0
    25b8:	d1f8      	bne.n	25ac <set_motor_pulsating_indication+0x48>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_high_brightness;
    25ba:	6067      	str	r7, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    25bc:	0021      	movs	r1, r4
    25be:	0028      	movs	r0, r5
    25c0:	f7fe fde6 	bl	1190 <i2c_master_write_packet_wait>
    25c4:	2800      	cmp	r0, #0
    25c6:	d1f9      	bne.n	25bc <set_motor_pulsating_indication+0x58>
	&packet)) != STATUS_OK) {
	}

	packet.data = buffer_set_blue_pwm_timer;
    25c8:	6066      	str	r6, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    25ca:	0021      	movs	r1, r4
    25cc:	0028      	movs	r0, r5
    25ce:	f7fe fddf 	bl	1190 <i2c_master_write_packet_wait>
    25d2:	2800      	cmp	r0, #0
    25d4:	d1f9      	bne.n	25ca <set_motor_pulsating_indication+0x66>
	&packet)) != STATUS_OK) {
	}
	
	packet.data = buffer_set_blue_pwm_flash;
    25d6:	ab03      	add	r3, sp, #12
    25d8:	6063      	str	r3, [r4, #4]
	while ((i2c_master_write_packet_wait(&i2c_master_instance,
    25da:	0021      	movs	r1, r4
    25dc:	0028      	movs	r0, r5
    25de:	f7fe fdd7 	bl	1190 <i2c_master_write_packet_wait>
    25e2:	2800      	cmp	r0, #0
    25e4:	d1f9      	bne.n	25da <set_motor_pulsating_indication+0x76>
	&packet)) != STATUS_OK) {
	}

}
    25e6:	b005      	add	sp, #20
    25e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    25ea:	46c0      	nop			; (mov r8, r8)
    25ec:	000028c0 	.word	0x000028c0
    25f0:	2000000c 	.word	0x2000000c
    25f4:	20000210 	.word	0x20000210

000025f8 <i2c_master_setup>:
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
#endif
	config->generator_source = GCLK_GENERATOR_0;
	config->run_in_standby   = false;
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    25f8:	2180      	movs	r1, #128	; 0x80
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    25fa:	2364      	movs	r3, #100	; 0x64


void i2c_master_setup(void) {
    25fc:	b570      	push	{r4, r5, r6, lr}
    25fe:	b08e      	sub	sp, #56	; 0x38
    2600:	aa01      	add	r2, sp, #4
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    2602:	0389      	lsls	r1, r1, #14
    2604:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
    2606:	2101      	movs	r1, #1
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    2608:	9301      	str	r3, [sp, #4]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    260a:	4b1e      	ldr	r3, [pc, #120]	; (2684 <i2c_master_setup+0x8c>)
	config->unknown_bus_state_timeout = 65535;
    260c:	4249      	negs	r1, r1
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    260e:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    2610:	2300      	movs	r3, #0
	config->unknown_bus_state_timeout = 65535;
    2612:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    2614:	310a      	adds	r1, #10
    2616:	4469      	add	r1, sp
    2618:	77cb      	strb	r3, [r1, #31]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    261a:	a90c      	add	r1, sp, #48	; 0x30
    261c:	700b      	strb	r3, [r1, #0]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    261e:	2131      	movs	r1, #49	; 0x31
    2620:	4469      	add	r1, sp
    2622:	700b      	strb	r3, [r1, #0]
	config->master_scl_low_extend_timeout  = false;
    2624:	2132      	movs	r1, #50	; 0x32
    2626:	4469      	add	r1, sp
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    2628:	6093      	str	r3, [r2, #8]
	config->generator_source = GCLK_GENERATOR_0;
    262a:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    262c:	7613      	strb	r3, [r2, #24]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    262e:	61d3      	str	r3, [r2, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    2630:	6213      	str	r3, [r2, #32]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    2632:	6293      	str	r3, [r2, #40]	; 0x28
	config->master_scl_low_extend_timeout  = false;
    2634:	700b      	strb	r3, [r1, #0]
  struct i2c_master_config config_i2c_master;
  i2c_master_get_config_defaults(&config_i2c_master);
  config_i2c_master.buffer_timeout = 10000;
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    2636:	4e14      	ldr	r6, [pc, #80]	; (2688 <i2c_master_setup+0x90>)
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    2638:	33d7      	adds	r3, #215	; 0xd7
    263a:	8613      	strh	r3, [r2, #48]	; 0x30
  config_i2c_master.buffer_timeout = 10000;
    263c:	4b13      	ldr	r3, [pc, #76]	; (268c <i2c_master_setup+0x94>)
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    263e:	4914      	ldr	r1, [pc, #80]	; (2690 <i2c_master_setup+0x98>)
    2640:	0030      	movs	r0, r6
  config_i2c_master.buffer_timeout = 10000;
    2642:	82d3      	strh	r3, [r2, #22]
  i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    2644:	f7fe fc42 	bl	ecc <i2c_master_init>
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2648:	2207      	movs	r2, #7
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    264a:	6835      	ldr	r5, [r6, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    264c:	69ec      	ldr	r4, [r5, #28]
    264e:	4014      	ands	r4, r2
	while (i2c_master_is_syncing(module)) {
    2650:	d1fc      	bne.n	264c <i2c_master_setup+0x54>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2652:	2302      	movs	r3, #2
    2654:	682a      	ldr	r2, [r5, #0]
    2656:	4313      	orrs	r3, r2
    2658:	602b      	str	r3, [r5, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    265a:	6830      	ldr	r0, [r6, #0]
    265c:	f7fe ff70 	bl	1540 <_sercom_get_interrupt_vector>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2660:	231f      	movs	r3, #31
    2662:	4018      	ands	r0, r3
    2664:	3b1e      	subs	r3, #30
    2666:	4083      	lsls	r3, r0
    2668:	4a0a      	ldr	r2, [pc, #40]	; (2694 <i2c_master_setup+0x9c>)
    266a:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    266c:	2210      	movs	r2, #16
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    266e:	88f0      	ldrh	r0, [r6, #6]
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2670:	8b69      	ldrh	r1, [r5, #26]
    2672:	4211      	tst	r1, r2
    2674:	d103      	bne.n	267e <i2c_master_setup+0x86>
		timeout_counter++;
    2676:	3401      	adds	r4, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2678:	4284      	cmp	r4, r0
    267a:	d3f9      	bcc.n	2670 <i2c_master_setup+0x78>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    267c:	836a      	strh	r2, [r5, #26]
  i2c_master_enable(&i2c_master_instance);
}
    267e:	b00e      	add	sp, #56	; 0x38
    2680:	bd70      	pop	{r4, r5, r6, pc}
    2682:	46c0      	nop			; (mov r8, r8)
    2684:	00000d48 	.word	0x00000d48
    2688:	20000210 	.word	0x20000210
    268c:	00002710 	.word	0x00002710
    2690:	42001000 	.word	0x42001000
    2694:	e000e100 	.word	0xe000e100

00002698 <main>:
#include "system_logic.h"

#include "adc_sample.h"


int main(void) {
    2698:	b510      	push	{r4, lr}
  startup_sys_configs();
    269a:	f7fe fb55 	bl	d48 <startup_sys_configs>
  while (true) {
    system_state();										// Get latest system_state
    269e:	f7fe fbc9 	bl	e34 <system_state>
    system_logic();										// Invoke System Logic
    26a2:	f7fe fa21 	bl	ae8 <system_logic>
    26a6:	e7fa      	b.n	269e <main+0x6>

000026a8 <__gnu_thumb1_case_uqi>:
    26a8:	b402      	push	{r1}
    26aa:	4671      	mov	r1, lr
    26ac:	0849      	lsrs	r1, r1, #1
    26ae:	0049      	lsls	r1, r1, #1
    26b0:	5c09      	ldrb	r1, [r1, r0]
    26b2:	0049      	lsls	r1, r1, #1
    26b4:	448e      	add	lr, r1
    26b6:	bc02      	pop	{r1}
    26b8:	4770      	bx	lr
    26ba:	46c0      	nop			; (mov r8, r8)

000026bc <__udivsi3>:
    26bc:	2200      	movs	r2, #0
    26be:	0843      	lsrs	r3, r0, #1
    26c0:	428b      	cmp	r3, r1
    26c2:	d374      	bcc.n	27ae <__udivsi3+0xf2>
    26c4:	0903      	lsrs	r3, r0, #4
    26c6:	428b      	cmp	r3, r1
    26c8:	d35f      	bcc.n	278a <__udivsi3+0xce>
    26ca:	0a03      	lsrs	r3, r0, #8
    26cc:	428b      	cmp	r3, r1
    26ce:	d344      	bcc.n	275a <__udivsi3+0x9e>
    26d0:	0b03      	lsrs	r3, r0, #12
    26d2:	428b      	cmp	r3, r1
    26d4:	d328      	bcc.n	2728 <__udivsi3+0x6c>
    26d6:	0c03      	lsrs	r3, r0, #16
    26d8:	428b      	cmp	r3, r1
    26da:	d30d      	bcc.n	26f8 <__udivsi3+0x3c>
    26dc:	22ff      	movs	r2, #255	; 0xff
    26de:	0209      	lsls	r1, r1, #8
    26e0:	ba12      	rev	r2, r2
    26e2:	0c03      	lsrs	r3, r0, #16
    26e4:	428b      	cmp	r3, r1
    26e6:	d302      	bcc.n	26ee <__udivsi3+0x32>
    26e8:	1212      	asrs	r2, r2, #8
    26ea:	0209      	lsls	r1, r1, #8
    26ec:	d065      	beq.n	27ba <__udivsi3+0xfe>
    26ee:	0b03      	lsrs	r3, r0, #12
    26f0:	428b      	cmp	r3, r1
    26f2:	d319      	bcc.n	2728 <__udivsi3+0x6c>
    26f4:	e000      	b.n	26f8 <__udivsi3+0x3c>
    26f6:	0a09      	lsrs	r1, r1, #8
    26f8:	0bc3      	lsrs	r3, r0, #15
    26fa:	428b      	cmp	r3, r1
    26fc:	d301      	bcc.n	2702 <__udivsi3+0x46>
    26fe:	03cb      	lsls	r3, r1, #15
    2700:	1ac0      	subs	r0, r0, r3
    2702:	4152      	adcs	r2, r2
    2704:	0b83      	lsrs	r3, r0, #14
    2706:	428b      	cmp	r3, r1
    2708:	d301      	bcc.n	270e <__udivsi3+0x52>
    270a:	038b      	lsls	r3, r1, #14
    270c:	1ac0      	subs	r0, r0, r3
    270e:	4152      	adcs	r2, r2
    2710:	0b43      	lsrs	r3, r0, #13
    2712:	428b      	cmp	r3, r1
    2714:	d301      	bcc.n	271a <__udivsi3+0x5e>
    2716:	034b      	lsls	r3, r1, #13
    2718:	1ac0      	subs	r0, r0, r3
    271a:	4152      	adcs	r2, r2
    271c:	0b03      	lsrs	r3, r0, #12
    271e:	428b      	cmp	r3, r1
    2720:	d301      	bcc.n	2726 <__udivsi3+0x6a>
    2722:	030b      	lsls	r3, r1, #12
    2724:	1ac0      	subs	r0, r0, r3
    2726:	4152      	adcs	r2, r2
    2728:	0ac3      	lsrs	r3, r0, #11
    272a:	428b      	cmp	r3, r1
    272c:	d301      	bcc.n	2732 <__udivsi3+0x76>
    272e:	02cb      	lsls	r3, r1, #11
    2730:	1ac0      	subs	r0, r0, r3
    2732:	4152      	adcs	r2, r2
    2734:	0a83      	lsrs	r3, r0, #10
    2736:	428b      	cmp	r3, r1
    2738:	d301      	bcc.n	273e <__udivsi3+0x82>
    273a:	028b      	lsls	r3, r1, #10
    273c:	1ac0      	subs	r0, r0, r3
    273e:	4152      	adcs	r2, r2
    2740:	0a43      	lsrs	r3, r0, #9
    2742:	428b      	cmp	r3, r1
    2744:	d301      	bcc.n	274a <__udivsi3+0x8e>
    2746:	024b      	lsls	r3, r1, #9
    2748:	1ac0      	subs	r0, r0, r3
    274a:	4152      	adcs	r2, r2
    274c:	0a03      	lsrs	r3, r0, #8
    274e:	428b      	cmp	r3, r1
    2750:	d301      	bcc.n	2756 <__udivsi3+0x9a>
    2752:	020b      	lsls	r3, r1, #8
    2754:	1ac0      	subs	r0, r0, r3
    2756:	4152      	adcs	r2, r2
    2758:	d2cd      	bcs.n	26f6 <__udivsi3+0x3a>
    275a:	09c3      	lsrs	r3, r0, #7
    275c:	428b      	cmp	r3, r1
    275e:	d301      	bcc.n	2764 <__udivsi3+0xa8>
    2760:	01cb      	lsls	r3, r1, #7
    2762:	1ac0      	subs	r0, r0, r3
    2764:	4152      	adcs	r2, r2
    2766:	0983      	lsrs	r3, r0, #6
    2768:	428b      	cmp	r3, r1
    276a:	d301      	bcc.n	2770 <__udivsi3+0xb4>
    276c:	018b      	lsls	r3, r1, #6
    276e:	1ac0      	subs	r0, r0, r3
    2770:	4152      	adcs	r2, r2
    2772:	0943      	lsrs	r3, r0, #5
    2774:	428b      	cmp	r3, r1
    2776:	d301      	bcc.n	277c <__udivsi3+0xc0>
    2778:	014b      	lsls	r3, r1, #5
    277a:	1ac0      	subs	r0, r0, r3
    277c:	4152      	adcs	r2, r2
    277e:	0903      	lsrs	r3, r0, #4
    2780:	428b      	cmp	r3, r1
    2782:	d301      	bcc.n	2788 <__udivsi3+0xcc>
    2784:	010b      	lsls	r3, r1, #4
    2786:	1ac0      	subs	r0, r0, r3
    2788:	4152      	adcs	r2, r2
    278a:	08c3      	lsrs	r3, r0, #3
    278c:	428b      	cmp	r3, r1
    278e:	d301      	bcc.n	2794 <__udivsi3+0xd8>
    2790:	00cb      	lsls	r3, r1, #3
    2792:	1ac0      	subs	r0, r0, r3
    2794:	4152      	adcs	r2, r2
    2796:	0883      	lsrs	r3, r0, #2
    2798:	428b      	cmp	r3, r1
    279a:	d301      	bcc.n	27a0 <__udivsi3+0xe4>
    279c:	008b      	lsls	r3, r1, #2
    279e:	1ac0      	subs	r0, r0, r3
    27a0:	4152      	adcs	r2, r2
    27a2:	0843      	lsrs	r3, r0, #1
    27a4:	428b      	cmp	r3, r1
    27a6:	d301      	bcc.n	27ac <__udivsi3+0xf0>
    27a8:	004b      	lsls	r3, r1, #1
    27aa:	1ac0      	subs	r0, r0, r3
    27ac:	4152      	adcs	r2, r2
    27ae:	1a41      	subs	r1, r0, r1
    27b0:	d200      	bcs.n	27b4 <__udivsi3+0xf8>
    27b2:	4601      	mov	r1, r0
    27b4:	4152      	adcs	r2, r2
    27b6:	4610      	mov	r0, r2
    27b8:	4770      	bx	lr
    27ba:	e7ff      	b.n	27bc <__udivsi3+0x100>
    27bc:	b501      	push	{r0, lr}
    27be:	2000      	movs	r0, #0
    27c0:	f000 f806 	bl	27d0 <__aeabi_idiv0>
    27c4:	bd02      	pop	{r1, pc}
    27c6:	46c0      	nop			; (mov r8, r8)

000027c8 <__aeabi_uidivmod>:
    27c8:	2900      	cmp	r1, #0
    27ca:	d0f7      	beq.n	27bc <__udivsi3+0x100>
    27cc:	e776      	b.n	26bc <__udivsi3>
    27ce:	4770      	bx	lr

000027d0 <__aeabi_idiv0>:
    27d0:	4770      	bx	lr
    27d2:	46c0      	nop			; (mov r8, r8)

000027d4 <__libc_init_array>:
    27d4:	b570      	push	{r4, r5, r6, lr}
    27d6:	2600      	movs	r6, #0
    27d8:	4d0c      	ldr	r5, [pc, #48]	; (280c <__libc_init_array+0x38>)
    27da:	4c0d      	ldr	r4, [pc, #52]	; (2810 <__libc_init_array+0x3c>)
    27dc:	1b64      	subs	r4, r4, r5
    27de:	10a4      	asrs	r4, r4, #2
    27e0:	42a6      	cmp	r6, r4
    27e2:	d109      	bne.n	27f8 <__libc_init_array+0x24>
    27e4:	2600      	movs	r6, #0
    27e6:	f000 f87f 	bl	28e8 <_init>
    27ea:	4d0a      	ldr	r5, [pc, #40]	; (2814 <__libc_init_array+0x40>)
    27ec:	4c0a      	ldr	r4, [pc, #40]	; (2818 <__libc_init_array+0x44>)
    27ee:	1b64      	subs	r4, r4, r5
    27f0:	10a4      	asrs	r4, r4, #2
    27f2:	42a6      	cmp	r6, r4
    27f4:	d105      	bne.n	2802 <__libc_init_array+0x2e>
    27f6:	bd70      	pop	{r4, r5, r6, pc}
    27f8:	00b3      	lsls	r3, r6, #2
    27fa:	58eb      	ldr	r3, [r5, r3]
    27fc:	4798      	blx	r3
    27fe:	3601      	adds	r6, #1
    2800:	e7ee      	b.n	27e0 <__libc_init_array+0xc>
    2802:	00b3      	lsls	r3, r6, #2
    2804:	58eb      	ldr	r3, [r5, r3]
    2806:	4798      	blx	r3
    2808:	3601      	adds	r6, #1
    280a:	e7f2      	b.n	27f2 <__libc_init_array+0x1e>
    280c:	000028f4 	.word	0x000028f4
    2810:	000028f4 	.word	0x000028f4
    2814:	000028f4 	.word	0x000028f4
    2818:	000028f8 	.word	0x000028f8

0000281c <memcpy>:
    281c:	2300      	movs	r3, #0
    281e:	b510      	push	{r4, lr}
    2820:	429a      	cmp	r2, r3
    2822:	d100      	bne.n	2826 <memcpy+0xa>
    2824:	bd10      	pop	{r4, pc}
    2826:	5ccc      	ldrb	r4, [r1, r3]
    2828:	54c4      	strb	r4, [r0, r3]
    282a:	3301      	adds	r3, #1
    282c:	e7f8      	b.n	2820 <memcpy+0x4>
    282e:	0000      	movs	r0, r0
    2830:	00000002 	.word	0x00000002
    2834:	00000003 	.word	0x00000003
    2838:	00000004 	.word	0x00000004
    283c:	00000005 	.word	0x00000005
    2840:	00000006 	.word	0x00000006
    2844:	00000007 	.word	0x00000007
    2848:	0000000e 	.word	0x0000000e
    284c:	0000000f 	.word	0x0000000f
    2850:	0000000a 	.word	0x0000000a
    2854:	0000000b 	.word	0x0000000b
    2858:	0000ffff 	.word	0x0000ffff
    285c:	0000ffff 	.word	0x0000ffff
    2860:	0000ffff 	.word	0x0000ffff
    2864:	0000ffff 	.word	0x0000ffff
    2868:	0000ffff 	.word	0x0000ffff
    286c:	0000ffff 	.word	0x0000ffff
    2870:	0000ffff 	.word	0x0000ffff
    2874:	0000ffff 	.word	0x0000ffff
    2878:	0000ffff 	.word	0x0000ffff
    287c:	0000ffff 	.word	0x0000ffff

00002880 <tc_interrupt_vectors.12581>:
    2880:	00000e0d 42000800 42000c00 42001000     .......B...B...B

00002890 <_tcc_intflag>:
    2890:	00000001 00000002 00000004 00000008     ................
    28a0:	00001000 00002000 00004000 00008000     ..... ...@......
    28b0:	00010000 00020000 00040000 00080000     ................
    28c0:	01040404 05041004 15041404 25010804     ...............%
    28d0:	1c02ef05 82010204 05063202 03082004     .........2... ..
    28e0:	15080908 00001902                       ........

000028e8 <_init>:
    28e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28ea:	46c0      	nop			; (mov r8, r8)
    28ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    28ee:	bc08      	pop	{r3}
    28f0:	469e      	mov	lr, r3
    28f2:	4770      	bx	lr

000028f4 <__init_array_start>:
    28f4:	000000b5 	.word	0x000000b5

000028f8 <_fini>:
    28f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    28fa:	46c0      	nop			; (mov r8, r8)
    28fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    28fe:	bc08      	pop	{r3}
    2900:	469e      	mov	lr, r3
    2902:	4770      	bx	lr

00002904 <__fini_array_start>:
    2904:	0000008d 	.word	0x0000008d
