<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-i</Part>
        <TopModelName>norm2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>86919</Best-caseLatency>
            <Average-caseLatency>86919</Average-caseLatency>
            <Worst-caseLatency>86919</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.869 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.869 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.869 ms</Worst-caseRealTimeLatency>
            <Interval-min>86920</Interval-min>
            <Interval-max>86920</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:31</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>302</BRAM_18K>
            <DSP>132</DSP>
            <FF>44168</FF>
            <LUT>56474</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>norm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>norm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>norm2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>norm2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_1181</InstName>
                    <ModuleName>norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1181</ID>
                    <BindInstances>icmp_ln49_fu_4474_p2 add_ln49_1_fu_4480_p2 add_ln49_fu_4495_p2 icmp_ln50_fu_4501_p2 select_ln49_fu_4507_p3 xor_ln49_fu_4515_p2 icmp_ln51_fu_4521_p2 and_ln49_fu_4527_p2 select_ln49_1_fu_4533_p3 add_ln50_fu_4541_p2 empty_fu_4547_p2 m_mid2_fu_4553_p3 select_ln50_fu_4561_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U1 mac_muladd_4ns_4ns_4ns_8_4_1_U1 add_ln51_fu_4577_p2 add_ln50_1_fu_4583_p2 select_ln50_1_fu_4589_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_norm2_Pipeline_L2_L3_fu_1444</InstName>
                    <ModuleName>norm2_Pipeline_L2_L3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1444</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_153</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_175</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>175</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_197</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_219</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>219</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln59_fu_296_p2 add_ln59_1_fu_302_p2 add_ln59_fu_314_p2 icmp_ln62_fu_320_p2 select_ln59_fu_326_p3 select_ln59_1_fu_334_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U305 mac_muladd_4ns_4ns_4ns_8_4_1_U305 add_ln62_fu_346_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_norm2_Pipeline_L5_L6_fu_1468</InstName>
                    <ModuleName>norm2_Pipeline_L5_L6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1468</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_168</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_190</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>190</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_212</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_234</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>234</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_256</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln74_fu_337_p2 add_ln74_fu_343_p2 add_ln74_1_fu_355_p2 icmp_ln77_fu_361_p2 select_ln74_fu_367_p3 select_ln74_1_fu_375_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U320 mac_muladd_4ns_4ns_4ns_8_4_1_U320 add_ln77_fu_387_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_norm2_Pipeline_L8_L9_L10_fu_1493</InstName>
                    <ModuleName>norm2_Pipeline_L8_L9_L10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1493</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_4468</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4468</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_4489</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4489</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_4510</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4510</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_4531</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4531</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_4552</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4552</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_4573</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4573</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln89_fu_4668_p2 add_ln89_fu_4674_p2 add_ln89_1_fu_5054_p2 icmp_ln92_fu_4689_p2 select_ln89_fu_4695_p3 xor_ln89_fu_4703_p2 icmp_ln95_fu_4709_p2 and_ln89_fu_4715_p2 x_assign_s_fu_5067_p506 add_ln92_fu_4721_p2 or_ln92_fu_4727_p2 select_ln92_fu_4733_p3 select_ln92_1_fu_4741_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U342 mac_muladd_4ns_4ns_4ns_8_4_1_U342 sparsemux_505_8_32_1_1_U337 sparsemux_505_8_32_1_1_U338 sparsemux_505_8_32_1_1_U339 sparsemux_505_8_32_1_1_U340 sparsemux_505_8_32_1_1_U341 fadd_32ns_32ns_32_4_full_dsp_1_U331 add_ln95_fu_4753_p2 add_ln92_1_fu_4759_p2 select_ln92_2_fu_4765_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_norm2_Pipeline_L12_L13_fu_1770</InstName>
                    <ModuleName>norm2_Pipeline_L12_L13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1770</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_168</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_190</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>190</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_212</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>212</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_234</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>234</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_256</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>256</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln107_fu_337_p2 add_ln107_fu_343_p2 add_ln107_1_fu_355_p2 icmp_ln110_fu_361_p2 select_ln107_fu_367_p3 select_ln107_1_fu_375_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U611 mac_muladd_4ns_4ns_4ns_8_4_1_U611 add_ln110_fu_387_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_norm2_Pipeline_L15_L16_fu_1795</InstName>
                    <ModuleName>norm2_Pipeline_L15_L16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1795</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_153</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>153</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_175</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>175</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_197</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>197</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pow_generic_float_s_fu_219</InstName>
                            <ModuleName>pow_generic_float_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>219</ID>
                            <BindInstances>b_exp_fu_924_p2 m_exp_fu_934_p2 y_is_0_fu_940_p2 icmp_ln340_fu_946_p2 icmp_ln340_1_fu_487_p2 x_is_1_fu_952_p2 xor_ln341_fu_957_p2 x_is_p1_fu_962_p2 x_is_n1_fu_968_p2 icmp_ln18_fu_973_p2 icmp_ln18_1_fu_979_p2 y_is_inf_fu_985_p2 icmp_ln18_2_fu_991_p2 y_is_NaN_fu_997_p2 icmp_ln18_3_fu_1003_p2 icmp_ln18_4_fu_492_p2 x_is_NaN_fu_1008_p2 x_is_0_fu_1013_p2 x_is_inf_fu_1018_p2 or_ln357_fu_1023_p2 xor_ln357_fu_1029_p2 x_is_neg_fu_1035_p2 icmp_ln372_fu_1040_p2 add_ln373_fu_1064_p2 lshr_ln373_fu_1074_p2 and_ln373_1_fu_1080_p2 y_is_int_fu_1112_p4 or_ln373_fu_1092_p2 xor_ln373_fu_1098_p2 sparsemux_7_2_1_1_0_U269 and_ln378_fu_1132_p2 or_ln378_fu_1138_p2 or_ln378_1_fu_1144_p2 or_ln386_fu_1150_p2 xor_ln386_fu_1156_p2 and_ln386_fu_1162_p2 or_ln386_1_fu_1168_p2 or_ln386_2_fu_1174_p2 y_is_pos_fu_1180_p2 y_is_pinf_fu_1186_p2 y_is_ninf_fu_1192_p2 x_abs_greater_1_fu_1206_p2 icmp_ln421_fu_1212_p2 icmp_ln422_fu_1218_p2 icmp_ln422_1_fu_1224_p2 sub_ln422_fu_1230_p2 bitselect_1ns_23ns_32s_1_1_0_U270 xor_ln421_fu_1248_p2 and_ln422_fu_1254_p2 and_ln422_1_fu_1260_p2 sparsemux_7_2_1_1_0_U271 r_sign_fu_1294_p2 and_ln431_fu_1300_p2 and_ln431_1_fu_1306_p2 and_ln431_2_fu_1312_p2 and_ln431_3_fu_1318_p2 or_ln431_fu_1324_p2 or_ln431_1_fu_1330_p2 or_ln431_2_fu_1336_p2 xor_ln431_fu_1986_p2 and_ln438_fu_1342_p2 and_ln438_1_fu_1348_p2 and_ln438_2_fu_1354_p2 and_ln438_3_fu_1360_p2 or_ln438_fu_1366_p2 or_ln438_1_fu_1372_p2 or_ln438_2_fu_1378_p2 xor_ln438_fu_1991_p2 b_exp_1_fu_1384_p2 b_frac_2_fu_517_p3 b_exp_2_fu_1390_p3 mul_9s_45ns_52_1_0_U261 mul_25ns_6ns_31_1_0_U267 select_ln42_fu_608_p3 mul_39ns_4ns_43_1_0_U268 mul_41ns_6ns_47_1_0_U264 mul_44ns_6ns_50_1_0_U266 add_ln142_1_fu_862_p2 mul_23ns_23ns_45_1_0_U263 sub_ln522_fu_1428_p2 e_frac_1_fu_1497_p2 e_frac_2_fu_1503_p3 mul_43s_25s_67_1_0_U265 sub_ln545_fu_1519_p2 select_ln545_fu_1528_p3 ashr_ln545_fu_1652_p2 shl_ln545_fu_1657_p2 m_fix_l_fu_1670_p3 shl_ln546_fu_1681_p2 ashr_ln546_fu_1687_p2 m_fix_back_fu_1693_p3 shl_ln552_fu_1541_p2 select_ln553_fu_1555_p3 shl_ln553_fu_1570_p2 ashr_ln553_fu_1576_p2 select_ln553_1_fu_1582_p3 m_fix_0_in_in_v_v_fu_1590_p3 mac_muladd_13s_12ns_16s_25_4_0_U274 mac_muladd_13s_12ns_16s_25_4_0_U274 icmp_ln563_fu_1739_p2 add_ln563_1_fu_1745_p2 select_ln563_fu_1751_p3 r_exp_fu_1759_p3 mul_10s_36s_36_1_0_U262 sub_ln574_fu_1781_p2 add_ln160_fu_1827_p2 add_ln616_fu_1853_p2 mul_18ns_18ns_36_1_0_U272 add_ln616_1_fu_1885_p2 r_exp_1_fu_1899_p2 r_exp_2_fu_1904_p3 icmp_ln628_fu_1704_p2 and_ln628_fu_1911_p2 icmp_ln628_1_fu_1925_p2 or_ln628_fu_1931_p2 icmp_ln645_fu_1937_p2 out_sig_fu_1963_p3 out_exp_fu_2018_p2 or_ln386_3_fu_2035_p2 xor_ln386_1_fu_2039_p2 and_ln342_fu_2045_p2 xor_ln386_2_fu_2050_p2 and_ln386_1_fu_2055_p2 xor_ln342_fu_2060_p2 and_ln342_1_fu_2065_p2 and_ln431_4_fu_2071_p2 and_ln431_5_fu_2076_p2 and_ln438_4_fu_2082_p2 and_ln438_5_fu_2087_p2 and_ln628_1_fu_2093_p2 and_ln629_fu_2098_p2 xor_ln629_fu_2103_p2 and_ln629_1_fu_2108_p2 xor_ln628_fu_2114_p2 and_ln645_fu_2119_p2 and_ln645_1_fu_2124_p2 sparsemux_19_8_32_1_0_U273 pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U pow_reduce_anonymous_namespace_log0_lut_table_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln120_fu_296_p2 add_ln120_fu_302_p2 add_ln120_1_fu_314_p2 icmp_ln123_fu_320_p2 select_ln120_fu_326_p3 select_ln120_1_fu_334_p3 mac_muladd_4ns_4ns_4ns_8_4_1_U626 mac_muladd_4ns_4ns_4ns_8_4_1_U626 add_ln123_fu_346_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>inp_image_U inp_image_1_U inp_image_2_U inp_image_3_U inp_image_4_U inp_image_5_U inp_image_6_U inp_image_7_U inp_image_8_U inp_image_9_U inp_image_10_U inp_image_11_U inp_image_12_U inp_image_13_U inp_image_14_U inp_image_15_U inp_image_16_U inp_image_17_U inp_image_18_U inp_image_19_U inp_image_20_U inp_image_21_U inp_image_22_U inp_image_23_U inp_image_24_U inp_image_25_U inp_image_26_U inp_image_27_U grp_pow_generic_float_s_fu_2063 fadd_32ns_32ns_32_4_full_dsp_1_U632 inp_image_30_U fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U633 inp_image_33_U fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U634 fpext_32ns_64_2_no_dsp_1_U637 dmul_64ns_64ns_64_5_max_dsp_1_U639 dadd_64ns_64ns_64_5_full_dsp_1_U638 fptrunc_64ns_32_2_no_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U640 fpext_32ns_64_2_no_dsp_1_U637 dmul_64ns_64ns_64_5_max_dsp_1_U639 dadd_64ns_64ns_64_5_full_dsp_1_U638 fptrunc_64ns_32_2_no_dsp_1_U636 grp_pow_generic_float_s_fu_2115 fdiv_32ns_32ns_32_9_no_dsp_1_U635 inp_image_47_U inp_image_48_U inp_image_49_U inp_image_50_U inp_image_51_U inp_image_52_U inp_image_53_U inp_image_54_U inp_image_55_U inp_image_56_U inp_image_57_U inp_image_58_U inp_image_59_U inp_image_60_U inp_image_61_U inp_image_62_U inp_image_63_U inp_image_64_U inp_image_65_U inp_image_66_U inp_image_67_U inp_image_68_U inp_image_69_U inp_image_70_U inp_image_71_U inp_image_72_U inp_image_73_U inp_image_74_U inp_image_75_U inp_image_76_U inp_image_77_U inp_image_78_U inp_image_79_U inp_image_80_U inp_image_81_U inp_image_82_U inp_image_83_U inp_image_84_U inp_image_85_U inp_image_86_U inp_image_87_U inp_image_88_U inp_image_89_U inp_image_90_U inp_image_91_U inp_image_92_U inp_image_93_U inp_image_94_U inp_image_95_U inp_image_96_U inp_image_97_U inp_image_98_U inp_image_99_U inp_image_100_U inp_image_101_U inp_image_102_U inp_image_103_U inp_image_104_U inp_image_105_U inp_image_106_U inp_image_107_U inp_image_108_U inp_image_109_U inp_image_110_U inp_image_111_U inp_image_112_U inp_image_113_U inp_image_114_U inp_image_115_U inp_image_116_U inp_image_117_U inp_image_118_U inp_image_119_U inp_image_120_U inp_image_121_U inp_image_122_U inp_image_123_U inp_image_124_U inp_image_125_U inp_image_126_U inp_image_127_U inp_image_128_U inp_image_129_U inp_image_130_U inp_image_131_U inp_image_132_U inp_image_133_U inp_image_134_U inp_image_135_U inp_image_136_U inp_image_137_U inp_image_138_U inp_image_139_U inp_image_140_U inp_image_141_U inp_image_142_U inp_image_143_U inp_image_144_U inp_image_145_U inp_image_146_U inp_image_147_U inp_image_148_U inp_image_149_U inp_image_150_U inp_image_151_U inp_image_152_U inp_image_153_U inp_image_154_U inp_image_155_U inp_image_156_U inp_image_157_U inp_image_158_U inp_image_159_U inp_image_160_U inp_image_161_U inp_image_162_U inp_image_163_U inp_image_164_U inp_image_165_U inp_image_166_U inp_image_167_U inp_image_168_U inp_image_169_U inp_image_170_U inp_image_171_U inp_image_172_U inp_image_173_U inp_image_174_U inp_image_175_U inp_image_176_U inp_image_177_U inp_image_178_U inp_image_179_U inp_image_180_U inp_image_181_U inp_image_182_U inp_image_183_U inp_image_184_U inp_image_185_U inp_image_186_U inp_image_187_U inp_image_188_U inp_image_189_U inp_image_190_U inp_image_191_U inp_image_192_U inp_image_193_U inp_image_194_U inp_image_195_U inp_image_196_U inp_image_197_U inp_image_198_U inp_image_199_U inp_image_200_U inp_image_201_U inp_image_202_U inp_image_203_U inp_image_204_U inp_image_205_U inp_image_206_U inp_image_207_U inp_image_208_U inp_image_209_U inp_image_210_U inp_image_211_U inp_image_212_U inp_image_213_U inp_image_214_U inp_image_215_U inp_image_216_U inp_image_217_U inp_image_218_U inp_image_219_U inp_image_220_U inp_image_221_U inp_image_222_U inp_image_223_U inp_image_224_U inp_image_225_U inp_image_226_U inp_image_227_U inp_image_228_U inp_image_229_U inp_image_230_U inp_image_231_U inp_image_232_U inp_image_233_U inp_image_234_U inp_image_235_U inp_image_236_U inp_image_237_U inp_image_238_U inp_image_239_U inp_image_240_U inp_image_241_U inp_image_242_U inp_image_243_U inp_image_244_U inp_image_245_U inp_image_246_U inp_image_247_U inp_image_248_U inp_image_249_U inp_image_250_U inp_image_251_U inp_image_252_U inp_image_253_U inp_image_254_U inp_image_255_U add_ln74_fu_1859_p2 add_ln89_fu_1884_p2 add_ln107_fu_1909_p2 add_ln120_fu_1924_p2 control_s_axi_U gmem0_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>norm2_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2</Name>
            <Loops>
                <L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43268</Best-caseLatency>
                    <Average-caseLatency>43268</Average-caseLatency>
                    <Worst-caseLatency>43268</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.433 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.433 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.433 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43265</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2>
                        <Name>L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>43264</TripCount>
                        <Latency>43266</Latency>
                        <AbsoluteTimeLatency>0.433 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2>
                            <Name>L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50</SourceLocation>
                        </L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>417</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>280</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_4474_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_4480_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_4495_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_fu_4501_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_4507_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_4515_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_4521_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_4527_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_4533_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_4541_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_4547_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="m_mid2_fu_4553_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="m_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_4561_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U1" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U1" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_4577_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_4583_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_4589_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln50_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pow_generic_float_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.232</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>12</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:293</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1940</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4219</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_fu_924_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="b_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="m_exp_fu_934_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="m_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_0_fu_940_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:334" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_fu_946_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln340" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln340_1_fu_487_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln340_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_1_fu_952_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:340" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln341_fu_957_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln341" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_p1_fu_962_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:341" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_p1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_n1_fu_968_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_n1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_973_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_1_fu_979_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_inf_fu_985_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_2_fu_991_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_NaN_fu_997_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_3_fu_1003_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln18_4_fu_492_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_NaN_fu_1008_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_NaN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="x_is_0_fu_1013_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:350" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_inf_fu_1018_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_inf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln357_fu_1023_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln357_fu_1029_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln357" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="x_is_neg_fu_1035_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:357" STORAGESUBTYPE="" URAM="0" VARIABLE="x_is_neg" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln372_fu_1040_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:372" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln372" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1064_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln373" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln373_fu_1074_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln373_1_fu_1080_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln373_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="y_is_int_fu_1112_p4" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln373_fu_1092_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln373_fu_1098_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln373" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_0_U269" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_int" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln378_fu_1132_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_fu_1138_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln378_1_fu_1144_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:378" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln378_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_fu_1150_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_fu_1156_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_fu_1162_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln386" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_1_fu_1168_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_2_fu_1174_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="y_is_pos_fu_1180_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_pos" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_pinf_fu_1186_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:413" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_pinf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="y_is_ninf_fu_1192_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:414" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_ninf" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="x_abs_greater_1_fu_1206_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:416" STORAGESUBTYPE="" URAM="0" VARIABLE="x_abs_greater_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln421_fu_1212_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln421" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln422_fu_1218_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln422_1_fu_1224_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln422_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln422_fu_1230_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln422" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op bitselect" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="bitselect" PRAGMA="" RTLNAME="bitselect_1ns_23ns_32s_1_1_0_U270" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_odd" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln421_fu_1248_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:421" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln421" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_fu_1254_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln422_1_fu_1260_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln422_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_1_1_0_U271" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:422" STORAGESUBTYPE="" URAM="0" VARIABLE="y_is_odd_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="r_sign_fu_1294_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:424" STORAGESUBTYPE="" URAM="0" VARIABLE="r_sign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_fu_1300_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_1_fu_1306_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_2_fu_1312_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_3_fu_1318_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_fu_1324_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_1_fu_1330_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln431_2_fu_1336_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln431_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln431_fu_1986_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln431" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_fu_1342_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_1_fu_1348_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_2_fu_1354_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_3_fu_1360_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_fu_1366_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_1_fu_1372_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln438_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln438_2_fu_1378_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln438_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln438_fu_1991_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln438" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="b_exp_1_fu_1384_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="b_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="b_frac_2_fu_517_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484" STORAGESUBTYPE="" URAM="0" VARIABLE="b_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="b_exp_2_fu_1390_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:484" STORAGESUBTYPE="" URAM="0" VARIABLE="b_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_45ns_52_1_0_U261" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:494" STORAGESUBTYPE="" URAM="0" VARIABLE="Elog2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_25ns_6ns_31_1_0_U267" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:508" STORAGESUBTYPE="" URAM="0" VARIABLE="b_frac1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln42_fu_608_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:42" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39ns_4ns_43_1_0_U268" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_41ns_6ns_47_1_0_U264" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_44ns_6ns_50_1_0_U266" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln142_1_fu_862_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:142" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln142_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_23ns_23ns_45_1_0_U263" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln522" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln522_fu_1428_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:522" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln522" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="e_frac_1_fu_1497_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="e_frac_2_fu_1503_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:537" STORAGESUBTYPE="" URAM="0" VARIABLE="e_frac_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_43s_25s_67_1_0_U265" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:539" STORAGESUBTYPE="" URAM="0" VARIABLE="m_frac_l" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln545_fu_1519_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln545_fu_1528_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln545_fu_1652_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln545_fu_1657_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln545" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_l_fu_1670_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:545" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_l" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln546_fu_1681_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln546_fu_1687_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln546" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_back_fu_1693_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:546" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_back" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln552_fu_1541_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:552" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln552" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_fu_1555_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln553_fu_1570_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln553_fu_1576_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln553" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln553_1_fu_1582_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:553" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln553_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="m_fix_0_in_in_v_v_fu_1590_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:373" STORAGESUBTYPE="" URAM="0" VARIABLE="m_fix_0_in_in_v_v" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_0_U274" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_12ns_16s_25_4_0_U274" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln563_fu_1739_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln563_1_fu_1745_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln563_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln563_fu_1751_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln563" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_fu_1759_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:563" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_36s_36_1_0_U262" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln574_fu_1781_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:574" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_1827_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:160" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_fu_1853_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_18ns_18ns_36_1_0_U272" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln616_1_fu_1885_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:616" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln616_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="r_exp_1_fu_1899_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:624" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="r_exp_2_fu_1904_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="r_exp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln628_fu_1704_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_fu_1911_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln628_1_fu_1925_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln628_fu_1931_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln645_fu_1937_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="out_sig_fu_1963_p3" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:622" STORAGESUBTYPE="" URAM="0" VARIABLE="out_sig" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out_exp_fu_2018_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657" STORAGESUBTYPE="" URAM="0" VARIABLE="out_exp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="or" PRAGMA="" RTLNAME="or_ln386_3_fu_2035_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln386_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_1_fu_2039_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln386_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_fu_2045_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln342" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln386_2_fu_2050_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln386_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln386_1_fu_2055_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:386" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln386_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln342_fu_2060_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln342" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln342_1_fu_2065_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:342" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln342_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_4_fu_2071_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln431_5_fu_2076_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:431" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln431_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_4_fu_2082_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln438_5_fu_2087_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:438" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln438_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln628_1_fu_2093_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln628_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_fu_2098_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln629_fu_2103_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln629" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln629_1_fu_2108_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:629" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln629_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_2114_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:628" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln628" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_fu_2119_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln645_1_fu_2124_p2" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:645" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln645_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_19_8_32_1_0_U273" SOURCE="/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327" STORAGESUBTYPE="" URAM="0" VARIABLE="retval_2" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_U" SOURCE="" STORAGESIZE="6 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log0_lut_table_array_U" SOURCE="" STORAGESIZE="56 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log0_lut_table_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_U" SOURCE="" STORAGESIZE="52 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_U" SOURCE="" STORAGESIZE="49 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_U" SOURCE="" STORAGESIZE="44 64 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U" SOURCE="" STORAGESIZE="27 512 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>norm2_Pipeline_L2_L3</Name>
            <Loops>
                <L2_L3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>234</Best-caseLatency>
                    <Average-caseLatency>234</Average-caseLatency>
                    <Worst-caseLatency>234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L2_L3>
                        <Name>L2_L3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>232</Latency>
                        <AbsoluteTimeLatency>2.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_153</Instance>
                            <Instance>grp_pow_generic_float_s_fu_175</Instance>
                            <Instance>grp_pow_generic_float_s_fu_197</Instance>
                            <Instance>grp_pow_generic_float_s_fu_219</Instance>
                        </InstanceList>
                    </L2_L3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L2_L3>
                            <Name>L2_L3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59</SourceLocation>
                        </L2_L3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>769</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_296_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_302_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_314_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L2_L3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_320_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_326_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L2_L3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_334_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U305" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U305" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L2_L3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_346_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>norm2_Pipeline_L5_L6</Name>
            <Loops>
                <L5_L6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>238</Best-caseLatency>
                    <Average-caseLatency>238</Average-caseLatency>
                    <Worst-caseLatency>238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L5_L6>
                        <Name>L5_L6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>2.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_168</Instance>
                            <Instance>grp_pow_generic_float_s_fu_190</Instance>
                            <Instance>grp_pow_generic_float_s_fu_212</Instance>
                            <Instance>grp_pow_generic_float_s_fu_234</Instance>
                            <Instance>grp_pow_generic_float_s_fu_256</Instance>
                        </InstanceList>
                    </L5_L6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L5_L6>
                            <Name>L5_L6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74</SourceLocation>
                        </L5_L6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>841</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln74_fu_337_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_343_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_355_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L5_L6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_361_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L5_L6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_fu_367_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L5_L6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln74_1_fu_375_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln74_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L5_L6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U320" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U320" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L5_L6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_387_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>norm2_Pipeline_L8_L9_L10</Name>
            <Loops>
                <L8_L9_L10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42661</Best-caseLatency>
                    <Average-caseLatency>42661</Average-caseLatency>
                    <Worst-caseLatency>42661</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.427 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.427 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.427 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42589</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L8_L9_L10>
                        <Name>L8_L9_L10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>42588</TripCount>
                        <Latency>42659</Latency>
                        <AbsoluteTimeLatency>0.427 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_4468</Instance>
                            <Instance>grp_pow_generic_float_s_fu_4489</Instance>
                            <Instance>grp_pow_generic_float_s_fu_4510</Instance>
                            <Instance>grp_pow_generic_float_s_fu_4531</Instance>
                            <Instance>grp_pow_generic_float_s_fu_4552</Instance>
                            <Instance>grp_pow_generic_float_s_fu_4573</Instance>
                        </InstanceList>
                    </L8_L9_L10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L8_L9_L10>
                            <Name>L8_L9_L10</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89</SourceLocation>
                        </L8_L9_L10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>7</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>27690</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>19694</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln89_fu_4668_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_4674_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_5054_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_4689_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln89_fu_4695_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln89_fu_4703_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln95_fu_4709_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="and" PRAGMA="" RTLNAME="and_ln89_fu_4715_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="select" PRAGMA="" RTLNAME="x_assign_s_fu_5067_p506" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln89_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_4721_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="or" PRAGMA="" RTLNAME="or_ln92_fu_4727_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_4733_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_4741_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L8_L9_L10" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U342" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L8_L9_L10" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U342" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U337" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U338" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U339" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U340" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_505_8_32_1_1_U341" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="L8_L9_L10" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U331" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add170_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_4753_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_4759_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L8_L9_L10" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_2_fu_4765_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>norm2_Pipeline_L12_L13</Name>
            <Loops>
                <L12_L13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>238</Best-caseLatency>
                    <Average-caseLatency>238</Average-caseLatency>
                    <Worst-caseLatency>238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L12_L13>
                        <Name>L12_L13</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>236</Latency>
                        <AbsoluteTimeLatency>2.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_168</Instance>
                            <Instance>grp_pow_generic_float_s_fu_190</Instance>
                            <Instance>grp_pow_generic_float_s_fu_212</Instance>
                            <Instance>grp_pow_generic_float_s_fu_234</Instance>
                            <Instance>grp_pow_generic_float_s_fu_256</Instance>
                        </InstanceList>
                    </L12_L13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L12_L13>
                            <Name>L12_L13</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107</SourceLocation>
                        </L12_L13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>841</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L12_L13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln107_fu_337_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L12_L13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_343_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L12_L13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_355_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L12_L13" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_361_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L12_L13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_fu_367_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L12_L13" OPTYPE="select" PRAGMA="" RTLNAME="select_ln107_1_fu_375_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln107_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L12_L13" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U611" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L12_L13" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U611" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L12_L13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_387_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln110" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>norm2_Pipeline_L15_L16</Name>
            <Loops>
                <L15_L16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>234</Best-caseLatency>
                    <Average-caseLatency>234</Average-caseLatency>
                    <Worst-caseLatency>234</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>170</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L15_L16>
                        <Name>L15_L16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>169</TripCount>
                        <Latency>232</Latency>
                        <AbsoluteTimeLatency>2.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>65</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_pow_generic_float_s_fu_153</Instance>
                            <Instance>grp_pow_generic_float_s_fu_175</Instance>
                            <Instance>grp_pow_generic_float_s_fu_197</Instance>
                            <Instance>grp_pow_generic_float_s_fu_219</Instance>
                        </InstanceList>
                    </L15_L16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <L15_L16>
                            <Name>L15_L16</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120</SourceLocation>
                        </L15_L16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>769</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>223</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L15_L16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_296_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L15_L16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_302_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L15_L16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_1_fu_314_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="L15_L16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln123_fu_320_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L15_L16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_326_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="L15_L16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_1_fu_334_p3" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln120_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L15_L16" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U626" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="L15_L16" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U626" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:128" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="L15_L16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln123_fu_346_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln123" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>norm2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>86919</Best-caseLatency>
                    <Average-caseLatency>86919</Average-caseLatency>
                    <Worst-caseLatency>86919</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.869 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.869 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.869 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>86920</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:31</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>302</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>48</UTIL_BRAM>
                    <DSP>132</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>44168</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>56474</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_1_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_2_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_3_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_4_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_5_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_6_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_7_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_8_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_9_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_10_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_11_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_12_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_13_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_14_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_15_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_16_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_17_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_18_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_19_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_20_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_21_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_22_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_23_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_24_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_25_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_26_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_27_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="grp_pow_generic_float_s_fu_2063" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_30_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U632" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_32" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_33_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_33" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U633" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_34" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U634" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_35" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_36" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_37" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_38" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_39" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U640" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_40" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U637" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_41" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_5_max_dsp_1_U639" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_42" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U638" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_43" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fptrunc_64ns_32_2_no_dsp_1_U636" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_44" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="grp_pow_generic_float_s_fu_2115" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_45" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U635" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_46" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_47_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_47" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_48_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_48" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_49_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_49" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_50_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_50" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_51_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_51" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_52_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_52" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_53_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_53" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_54_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_54" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_55_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_55" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_56_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_56" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_57_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_57" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_58_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_58" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_59_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_59" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_60_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_60" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_61_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_61" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_62_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_62" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_63_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_63" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_64_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_64" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_65_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_65" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_66_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_66" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_67_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_67" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_68_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_68" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_69_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_69" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_70_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_70" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_71_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_71" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_72_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_72" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_73_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_73" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_74_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_74" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_75_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_75" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_76_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_76" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_77_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_77" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_78_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_78" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_79_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_79" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_80_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_80" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_81_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_81" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_82_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_82" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_83_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_83" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_84_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_84" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_85_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_85" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_86_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_86" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_87_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_87" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_88_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_88" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_89_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_89" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_90_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_90" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_91_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_91" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_92_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_92" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_93_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_93" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_94_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_94" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_95_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_95" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_96_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_96" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_97_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_97" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_98_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_98" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_99_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_99" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_100_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_100" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_101_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_101" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_102_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_102" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_103_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_103" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_104_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_104" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_105_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_105" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_106_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_106" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_107_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_107" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_108_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_108" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_109_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_109" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_110_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_110" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_111_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_111" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_112_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_112" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_113_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_113" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_114_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_114" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_115_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_115" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_116_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_116" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_117_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_117" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_118_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_118" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_119_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_119" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_120_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_120" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_121_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_121" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_122_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_122" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_123_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_123" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_124_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_124" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_125_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_125" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_126_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_126" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_127_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_127" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_128_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_128" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_129_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_129" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_130_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_130" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_131_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_131" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_132_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_132" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_133_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_133" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_134_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_134" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_135_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_135" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_136_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_136" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_137_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_137" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_138_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_138" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_139_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_139" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_140_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_140" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_141_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_141" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_142_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_142" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_143_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_143" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_144_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_144" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_145_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_145" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_146_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_146" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_147_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_147" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_148_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_148" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_149_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_149" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_150_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_150" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_151_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_151" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_152_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_152" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_153_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_153" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_154_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_154" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_155_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_155" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_156_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_156" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_157_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_157" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_158_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_158" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_159_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_159" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_160_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_160" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_161_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_161" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_162_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_162" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_163_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_163" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_164_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_164" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_165_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_165" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_166_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_166" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_167_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_167" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_168_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_168" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_169_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_169" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_170_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_170" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_171_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_171" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_172_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_172" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_173_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_173" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_174_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_174" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_175_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_175" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_176_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_176" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_177_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_177" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_178_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_178" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_179_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_179" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_180_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_180" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_181_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_181" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_182_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_182" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_183_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_183" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_184_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_184" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_185_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_185" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_186_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_186" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_187_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_187" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_188_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_188" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_189_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_189" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_190_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_190" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_191_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_191" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_192_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_192" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_193_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_193" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_194_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_194" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_195_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_195" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_196_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_196" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_197_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_197" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_198_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_198" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_199_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_199" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_200_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_200" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_201_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_201" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_202_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_202" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_203_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_203" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_204_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_204" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_205_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_205" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_206_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_206" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_207_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_207" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_208_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_208" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_209_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_209" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_210_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_210" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_211_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_211" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_212_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_212" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_213_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_213" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_214_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_214" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_215_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_215" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_216_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_216" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_217_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_217" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_218_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_218" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_219_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_219" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_220_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_220" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_221_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_221" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_222_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_222" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_223_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_223" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_224_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_224" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_225_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_225" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_226_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_226" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_227_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_227" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_228_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_228" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_229_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_229" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_230_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_230" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_231_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_231" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_232_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_232" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_233_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_233" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_234_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_234" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_235_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_235" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_236_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_236" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_237_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_237" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_238_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_238" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_239_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_239" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_240_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_240" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_241_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_241" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_242_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_242" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_243_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_243" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_244_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_244" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_245_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_245" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_246_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_246" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_247_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_247" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_248_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_248" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_249_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_249" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_250_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_250" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_251_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_251" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_252_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_252" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_253_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_253" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_254_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_254" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="inp_image_255_U" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:42" STORAGESIZE="32 169 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="inp_image_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_1859_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1884_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_1909_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_1924_p2" SOURCE="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inp_img" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="inp_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_img" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_img_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_" offsetMasterName="m_axi_gmem0">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="inp_img_1" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 31 to 0 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x14" name="inp_img_2" access="W" description="Data signal of inp_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="inp_img" access="W" description="Bit 63 to 32 of inp_img"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_img_1" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 31 to 0 of out_img"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_img_2" access="W" description="Data signal of out_img" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_img" access="W" description="Bit 63 to 32 of out_img"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out_img"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" offsetSlaveName="s_axi_control" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="inp_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="inp_img"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="out_img"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="out_img"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="14">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Offset Interfaces, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_WRITE, 32 -&gt; 32, 64, 0, slave, s_axi_control, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Data Interface</keys>
                    <column name="s_axi_control">32, 6, 16, 0, m_axi_gmem0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">inp_img_1, 0x10, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">inp_img_2, 0x14, 32, W, Data signal of inp_img, </column>
                    <column name="s_axi_control">out_img_1, 0x1c, 32, W, Data signal of out_img, </column>
                    <column name="s_axi_control">out_img_2, 0x20, 32, W, Data signal of out_img, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inp_img">inout, float*</column>
                    <column name="out_img">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="inp_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_1 offset=0x10 range=32</column>
                    <column name="inp_img">s_axi_control, register, offset, name=inp_img_2 offset=0x14 range=32</column>
                    <column name="out_img">m_axi_gmem0, interface, , channel=0</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_1 offset=0x1c range=32</column>
                    <column name="out_img">s_axi_control, register, offset, name=out_img_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 43264, 32, L1, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5</column>
                    <column name="m_axi_gmem0">write, 169, 32, L2, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7</column>
                    <column name="m_axi_gmem0">write, 169, 32, L5, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7</column>
                    <column name="m_axi_gmem0">write, 42588, 32, L8, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5</column>
                    <column name="m_axi_gmem0">write, 169, 32, L12, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6</column>
                    <column name="m_axi_gmem0">write, 169, 32, L15, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53:23, read, Widen Fail, , VITIS_LOOP_51_2, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:51:21, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">inp_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:53:23, read, Inferred, 43264, L1, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:49:5, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70:27, write, Widen Fail, , L3, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:62:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:70:27, write, Inferred, 169, L2, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:59:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:83:35, write, Widen Fail, , L6, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:77:7, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:83:35, write, Inferred, 169, L5, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:74:7, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:101:34, write, Widen Fail, , L10, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:95:6, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:101:34, write, Inferred, 42588, L8, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:89:5, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:116:42, write, Widen Fail, , L13, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:110:6, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:116:42, write, Inferred, 169, L12, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:107:6, , </column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130:42, write, Widen Fail, , L16, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:123:6, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">out_img, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:130:42, write, Inferred, 169, L15, AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:120:6, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:34" status="valid" parentFunction="norm2" variable="inp_img" isDirective="0" options="m_axi port=inp_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:35" status="valid" parentFunction="norm2" variable="out_img" isDirective="0" options="m_axi port=out_img offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:37" status="valid" parentFunction="norm2" variable="inp_img" isDirective="0" options="s_axilite port=inp_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:38" status="valid" parentFunction="norm2" variable="out_img" isDirective="0" options="s_axilite port=out_img bundle=control"/>
        <Pragma type="interface" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:40" status="valid" parentFunction="norm2" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:43" status="valid" parentFunction="norm2" variable="inp_image" isDirective="0" options="variable=inp_image complete dim=1"/>
        <Pragma type="array_partition" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:46" status="valid" parentFunction="norm2" variable="sum" isDirective="0" options="variable=sum complete dim=0"/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:52" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:63" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:66" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:78" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:81" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:96" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:99" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:111" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:114" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:124" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="AlexNet-FPGA-implementation/Norm2/src/norm2.cpp:127" status="valid" parentFunction="norm2" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

