# aclk {FREQ_HZ 5.88235e+07 CLK_DOMAIN top_processing_system7_0_1_FCLK_CLK0 PHASE 0.0}
# Clock Domain: top_processing_system7_0_1_FCLK_CLK0
create_clock -name aclk -period 17.000 [get_ports aclk]
# Generated clocks
