<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="initMemTestSim_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="initMemTestSim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="3,000.001 ns"></ZoomEndTime>
      <Cursor1Time time="26.992 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="161"></NameColumnWidth>
      <ValueColumnWidth column_width="92"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="6" />
   <wvobject fp_name="/initMemTestSim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/initMemTestSim/clka" type="logic">
      <obj_property name="ElementShortName">clka</obj_property>
      <obj_property name="ObjectShortName">clka</obj_property>
   </wvobject>
   <wvobject fp_name="/initMemTestSim/EUT/addr1" type="array">
      <obj_property name="ElementShortName">addr1[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr1[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/initMemTestSim/EUT/we" type="logic">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/initMemTestSim/EUT/oe" type="logic">
      <obj_property name="ElementShortName">oe</obj_property>
      <obj_property name="ObjectShortName">oe</obj_property>
   </wvobject>
   <wvobject fp_name="/initMemTestSim/EUT/din1" type="array">
      <obj_property name="ElementShortName">din1[15:0]</obj_property>
      <obj_property name="ObjectShortName">din1[15:0]</obj_property>
   </wvobject>
</wave_config>
