// 
// This file was auto-generated by /p/hdk/rtl/proj_tools/sl2_tools/latest/scripts/ngen_i/ngen_i.pl on Thursday  11/15/18 15:40:47
// 
cclk  logic
    input  gcm_ff_mems  
;

gcm_mem_rx_mc_0_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_0_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_10_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_10_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_11_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_11_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_12_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_12_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_13_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_13_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_14_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_14_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_15_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_15_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_1_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_1_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_2_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_2_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_3_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_3_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_4_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_4_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_5_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_5_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_6_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_6_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_7_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_7_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_8_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_8_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_mc_9_from_mem [96:0] logic 
    output  gcm_ff_mems [96:0] 
    input  gcm_shells_wrapper [96:0] 
;

gcm_mem_rx_mc_9_to_mem [111:0] logic 
    output  gcm_shells_wrapper [111:0] 
    input  gcm_ff_mems [111:0] 
;

gcm_mem_rx_uc_0_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_0_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_10_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_10_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_11_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_11_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_12_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_12_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_13_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_13_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_14_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_14_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_15_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_15_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_1_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_1_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_2_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_2_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_3_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_3_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_4_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_4_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_5_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_5_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_6_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_6_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_7_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_7_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_8_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_8_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

gcm_mem_rx_uc_9_from_mem [185:0] logic 
    output  gcm_ff_mems [185:0] 
    input  gcm_shells_wrapper [185:0] 
;

gcm_mem_rx_uc_9_to_mem [200:0] logic 
    output  gcm_shells_wrapper [200:0] 
    input  gcm_ff_mems [200:0] 
;

mclk  logic
    input  gcm_shells_wrapper  
;

mem_rx_mc_0_if  interface
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
;

mem_rx_mc_10_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_adr 
;

mem_rx_mc_11_if  interface
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
;

mem_rx_mc_12_if  interface
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_en 
;

mem_rx_mc_13_if  interface
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_data 
;

mem_rx_mc_14_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_adr 
;

mem_rx_mc_15_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_data 
;

mem_rx_mc_1_if  interface
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_data 
;

mem_rx_mc_2_if  interface
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_en 
;

mem_rx_mc_3_if  interface
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_adr 
;

mem_rx_mc_4_if  interface
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_data 
;

mem_rx_mc_5_if  interface
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_en 
;

mem_rx_mc_6_if  interface
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_en 
;

mem_rx_mc_7_if  interface
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_data 
;

mem_rx_mc_8_if  interface
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_valid 
;

mem_rx_mc_9_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
;

mem_rx_uc_0_if  interface
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_adr 
;

mem_rx_uc_10_if  interface
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_en 
;

mem_rx_uc_11_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
;

mem_rx_uc_12_if  interface
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_data 
;

mem_rx_uc_13_if  interface
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
;

mem_rx_uc_14_if  interface
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_en 
;

mem_rx_uc_15_if  interface
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
;

mem_rx_uc_1_if  interface
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_data 
;

mem_rx_uc_2_if  interface
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .rd_en 
;

mem_rx_uc_3_if  interface
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_data 
;

mem_rx_uc_4_if  interface
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_valid 
;

mem_rx_uc_5_if  interface
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_adr 
;

mem_rx_uc_6_if  interface
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .rd_data 
;

mem_rx_uc_7_if  interface
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_en 
;

mem_rx_uc_8_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .rd_adr 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_data 
;

mem_rx_uc_9_if  interface
    input  gcm_shells_wrapper .rd_en 
    input  gcm_shells_wrapper .wr_data 
    input  gcm_shells_wrapper .wr_adr 
    input  gcm_shells_wrapper .rd_data 
    input  gcm_shells_wrapper .wr_en 
    input  gcm_shells_wrapper .rd_valid 
    input  gcm_shells_wrapper .rd_adr 
;

reset_n  logic
    input  gcm_shells_wrapper  
;

//
// Verilog Modules I/O list found
//
//  gcm_shells_wrapper: GCM_ECC_COR_ERR_reg_sel,GCM_ECC_UNCOR_ERR_reg_sel,MEM_RX_MC_0_CFG_reg_sel,MEM_RX_MC_0_STATUS_reg_sel,MEM_RX_MC_10_CFG_reg_sel,MEM_RX_MC_10_STATUS_reg_sel,MEM_RX_MC_11_CFG_reg_sel,MEM_RX_MC_11_STATUS_reg_sel,MEM_RX_MC_12_CFG_reg_sel,MEM_RX_MC_14_STATUS_reg_sel,MEM_RX_MC_15_CFG_reg_sel,MEM_RX_MC_15_STATUS_reg_sel,MEM_RX_MC_1_CFG_reg_sel,mem_rx_mc_6_mem_ls_enter,mem_rx_mc_6_rd_adr,mem_rx_mc_6_rd_en,mem_rx_uc_4_wr_data,mem_rx_uc_4_wr_en,mem_rx_uc_5_mem_ls_enter,mem_rx_uc_5_rd_adr,MEM_RX_MC_12_STATUS_reg_sel,MEM_RX_MC_13_CFG_reg_sel,MEM_RX_MC_13_STATUS_reg_sel,MEM_RX_MC_14_CFG_reg_sel,gcm_mem_rx_mc_5_from_mem,gcm_mem_rx_mc_6_from_mem,gcm_mem_rx_mc_7_from_mem,gcm_mem_rx_mc_8_from_mem,MEM_RX_MC_1_STATUS_reg_sel,MEM_RX_MC_2_CFG_reg_sel,MEM_RX_MC_2_STATUS_reg_sel,MEM_RX_MC_3_CFG_reg_sel,MEM_RX_MC_3_STATUS_reg_sel,MEM_RX_MC_4_CFG_reg_sel,MEM_RX_MC_4_STATUS_reg_sel,MEM_RX_MC_5_CFG_reg_sel,MEM_RX_MC_5_STATUS_reg_sel,MEM_RX_MC_6_CFG_reg_sel,MEM_RX_MC_6_STATUS_reg_sel,MEM_RX_MC_7_CFG_reg_sel,MEM_RX_MC_7_STATUS_reg_sel,MEM_RX_MC_8_CFG_reg_sel,MEM_RX_MC_8_STATUS_reg_sel,MEM_RX_MC_9_CFG_reg_sel,MEM_RX_MC_9_STATUS_reg_sel,MEM_RX_UC_0_CFG_reg_sel,MEM_RX_UC_0_STATUS_reg_sel,MEM_RX_UC_10_CFG_reg_sel,MEM_RX_UC_10_STATUS_reg_sel,MEM_RX_UC_11_CFG_reg_sel,MEM_RX_UC_11_STATUS_reg_sel,MEM_RX_UC_12_CFG_reg_sel,MEM_RX_UC_12_STATUS_reg_sel,MEM_RX_UC_13_CFG_reg_sel,MEM_RX_UC_13_STATUS_reg_sel,MEM_RX_UC_14_CFG_reg_sel,MEM_RX_UC_14_STATUS_reg_sel,MEM_RX_UC_15_CFG_reg_sel,MEM_RX_UC_15_STATUS_reg_sel,MEM_RX_UC_1_CFG_reg_sel,MEM_RX_UC_1_STATUS_reg_sel,MEM_RX_UC_2_CFG_reg_sel,MEM_RX_UC_2_STATUS_reg_sel,MEM_RX_UC_3_CFG_reg_sel,MEM_RX_UC_3_STATUS_reg_sel,MEM_RX_UC_4_CFG_reg_sel,MEM_RX_UC_4_STATUS_reg_sel,MEM_RX_UC_5_CFG_reg_sel,MEM_RX_UC_5_STATUS_reg_sel,MEM_RX_UC_6_CFG_reg_sel,MEM_RX_UC_6_STATUS_reg_sel,MEM_RX_UC_7_CFG_reg_sel,MEM_RX_UC_7_STATUS_reg_sel,MEM_RX_UC_8_CFG_reg_sel,MEM_RX_UC_8_STATUS_reg_sel,MEM_RX_UC_9_CFG_reg_sel,MEM_RX_UC_9_STATUS_reg_sel,clk,gcm_mem_rx_mc_0_from_mem,gcm_mem_rx_mc_10_from_mem,gcm_mem_rx_mc_11_from_mem,gcm_mem_rx_mc_12_from_mem,gcm_mem_rx_mc_13_from_mem,gcm_mem_rx_mc_14_from_mem,gcm_mem_rx_mc_15_from_mem,gcm_mem_rx_mc_1_from_mem,gcm_mem_rx_mc_2_from_mem,gcm_mem_rx_mc_3_from_mem,gcm_mem_rx_mc_4_from_mem,gcm_mem_rx_mc_9_from_mem,gcm_mem_rx_uc_0_from_mem,gcm_mem_rx_uc_10_from_mem,gcm_mem_rx_uc_11_from_mem,gcm_mem_rx_uc_12_from_mem,gcm_mem_rx_uc_13_from_mem,gcm_mem_rx_uc_14_from_mem,gcm_mem_rx_uc_15_from_mem,gcm_mem_rx_uc_1_from_mem,gcm_mem_rx_uc_2_from_mem,gcm_mem_rx_uc_3_from_mem,gcm_mem_rx_uc_4_from_mem,gcm_mem_rx_uc_5_from_mem,gcm_mem_rx_uc_6_from_mem,gcm_mem_rx_uc_7_from_mem,gcm_mem_rx_uc_8_from_mem,gcm_mem_rx_uc_9_from_mem,mem_rx_mc_0_mem_ls_enter,mem_rx_mc_0_rd_adr,mem_rx_mc_0_rd_en,mem_rx_mc_0_wr_adr,mem_rx_mc_0_wr_data,mem_rx_mc_0_wr_en,mem_rx_mc_10_mem_ls_enter,mem_rx_mc_10_rd_adr,mem_rx_mc_10_rd_en,mem_rx_mc_10_wr_adr,mem_rx_mc_10_wr_data,mem_rx_mc_10_wr_en,mem_rx_mc_11_mem_ls_enter,mem_rx_mc_11_rd_adr,mem_rx_mc_11_rd_en,mem_rx_mc_11_wr_adr,mem_rx_mc_11_wr_data,mem_rx_mc_11_wr_en,mem_rx_mc_12_mem_ls_enter,mem_rx_mc_12_rd_adr,mem_rx_mc_12_rd_en,mem_rx_mc_12_wr_adr,mem_rx_mc_12_wr_data,mem_rx_mc_12_wr_en,mem_rx_mc_13_mem_ls_enter,mem_rx_mc_13_rd_adr,mem_rx_mc_13_rd_en,mem_rx_mc_13_wr_adr,mem_rx_mc_13_wr_data,mem_rx_mc_13_wr_en,mem_rx_mc_14_mem_ls_enter,mem_rx_mc_14_rd_adr,mem_rx_mc_14_rd_en,mem_rx_mc_14_wr_adr,mem_rx_mc_14_wr_data,mem_rx_mc_14_wr_en,mem_rx_mc_15_mem_ls_enter,mem_rx_mc_15_rd_adr,mem_rx_mc_15_rd_en,mem_rx_mc_15_wr_adr,mem_rx_mc_15_wr_data,mem_rx_mc_15_wr_en,mem_rx_mc_1_mem_ls_enter,mem_rx_mc_1_rd_adr,mem_rx_mc_1_rd_en,mem_rx_mc_1_wr_adr,mem_rx_mc_1_wr_data,mem_rx_mc_1_wr_en,mem_rx_mc_2_mem_ls_enter,mem_rx_mc_2_rd_adr,mem_rx_mc_2_rd_en,mem_rx_mc_2_wr_adr,mem_rx_mc_2_wr_data,mem_rx_mc_2_wr_en,mem_rx_mc_3_mem_ls_enter,mem_rx_mc_3_rd_adr,mem_rx_mc_3_rd_en,mem_rx_mc_3_wr_adr,mem_rx_mc_3_wr_data,mem_rx_mc_3_wr_en,mem_rx_mc_4_mem_ls_enter,mem_rx_mc_4_rd_adr,mem_rx_mc_4_rd_en,mem_rx_mc_4_wr_adr,mem_rx_mc_4_wr_data,mem_rx_mc_4_wr_en,mem_rx_mc_5_mem_ls_enter,mem_rx_mc_5_rd_adr,mem_rx_mc_5_rd_en,mem_rx_mc_5_wr_adr,mem_rx_mc_5_wr_data,mem_rx_mc_5_wr_en,mem_rx_mc_6_wr_adr,mem_rx_mc_6_wr_data,mem_rx_mc_6_wr_en,mem_rx_mc_7_mem_ls_enter,mem_rx_mc_7_rd_adr,mem_rx_mc_7_rd_en,mem_rx_mc_7_wr_adr,mem_rx_mc_7_wr_data,mem_rx_mc_7_wr_en,mem_rx_mc_8_mem_ls_enter,mem_rx_mc_8_rd_adr,mem_rx_mc_8_rd_en,mem_rx_mc_8_wr_adr,mem_rx_mc_8_wr_data,mem_rx_mc_8_wr_en,mem_rx_mc_9_mem_ls_enter,mem_rx_mc_9_rd_adr,mem_rx_mc_9_rd_en,mem_rx_mc_9_wr_adr,mem_rx_mc_9_wr_data,mem_rx_mc_9_wr_en,mem_rx_uc_0_mem_ls_enter,mem_rx_uc_0_rd_adr,mem_rx_uc_0_rd_en,mem_rx_uc_0_wr_adr,mem_rx_uc_0_wr_data,mem_rx_uc_0_wr_en,mem_rx_uc_10_mem_ls_enter,mem_rx_uc_10_rd_adr,mem_rx_uc_10_rd_en,mem_rx_uc_10_wr_adr,mem_rx_uc_10_wr_data,mem_rx_uc_10_wr_en,mem_rx_uc_11_mem_ls_enter,mem_rx_uc_11_rd_adr,mem_rx_uc_11_rd_en,mem_rx_uc_11_wr_adr,mem_rx_uc_11_wr_data,mem_rx_uc_11_wr_en,mem_rx_uc_12_mem_ls_enter,mem_rx_uc_12_rd_adr,mem_rx_uc_12_rd_en,mem_rx_uc_12_wr_adr,mem_rx_uc_12_wr_data,mem_rx_uc_12_wr_en,mem_rx_uc_13_mem_ls_enter,mem_rx_uc_13_rd_adr,mem_rx_uc_13_rd_en,mem_rx_uc_13_wr_adr,mem_rx_uc_13_wr_data,mem_rx_uc_13_wr_en,mem_rx_uc_14_mem_ls_enter,mem_rx_uc_14_rd_adr,mem_rx_uc_14_rd_en,mem_rx_uc_14_wr_adr,mem_rx_uc_14_wr_data,mem_rx_uc_14_wr_en,mem_rx_uc_15_mem_ls_enter,mem_rx_uc_15_rd_adr,mem_rx_uc_15_rd_en,mem_rx_uc_15_wr_adr,mem_rx_uc_15_wr_data,mem_rx_uc_15_wr_en,mem_rx_uc_1_mem_ls_enter,mem_rx_uc_1_rd_adr,mem_rx_uc_1_rd_en,mem_rx_uc_1_wr_adr,mem_rx_uc_1_wr_data,mem_rx_uc_1_wr_en,mem_rx_uc_2_mem_ls_enter,mem_rx_uc_2_rd_adr,mem_rx_uc_2_rd_en,mem_rx_uc_2_wr_adr,mem_rx_uc_2_wr_data,mem_rx_uc_2_wr_en,mem_rx_uc_3_mem_ls_enter,mem_rx_uc_3_rd_adr,mem_rx_uc_3_rd_en,mem_rx_uc_3_wr_adr,mem_rx_uc_3_wr_data,mem_rx_uc_3_wr_en,mem_rx_uc_4_mem_ls_enter,mem_rx_uc_4_rd_adr,mem_rx_uc_4_rd_en,mem_rx_uc_4_wr_adr,mem_rx_uc_5_rd_en,mem_rx_uc_5_wr_adr,mem_rx_uc_5_wr_data,mem_rx_uc_5_wr_en,mem_rx_uc_6_mem_ls_enter,mem_rx_uc_6_rd_adr,mem_rx_uc_6_rd_en,mem_rx_uc_6_wr_adr,mem_rx_uc_6_wr_data,mem_rx_uc_6_wr_en,mem_rx_uc_7_mem_ls_enter,mem_rx_uc_7_rd_adr,mem_rx_uc_7_rd_en,mem_rx_uc_7_wr_adr,mem_rx_uc_7_wr_data,mem_rx_uc_7_wr_en,mem_rx_uc_8_mem_ls_enter,mem_rx_uc_8_rd_adr,mem_rx_uc_8_rd_en,mem_rx_uc_8_wr_adr,mem_rx_uc_8_wr_data,mem_rx_uc_8_wr_en,mem_rx_uc_9_mem_ls_enter,mem_rx_uc_9_rd_adr,mem_rx_uc_9_rd_en,mem_rx_uc_9_wr_adr,mem_rx_uc_9_wr_data,mem_rx_uc_9_wr_en,reset_n,unified_regs_rd,unified_regs_wr_data,mem_rx_mc_14_rd_valid,mem_rx_mc_15_ecc_uncor_err,mem_rx_mc_15_init_done,mem_rx_mc_15_rd_data,mem_rx_uc_5_rd_valid,mem_rx_uc_6_ecc_uncor_err,mem_rx_uc_6_init_done,mem_rx_uc_6_rd_data,gcm_ecc_int,gcm_init_done,gcm_mem_rx_mc_0_to_mem,gcm_mem_rx_mc_10_to_mem,gcm_mem_rx_mc_11_to_mem,gcm_mem_rx_mc_12_to_mem,gcm_mem_rx_mc_13_to_mem,gcm_mem_rx_mc_14_to_mem,gcm_mem_rx_mc_15_to_mem,gcm_mem_rx_mc_1_to_mem,gcm_mem_rx_mc_2_to_mem,gcm_mem_rx_mc_3_to_mem,gcm_mem_rx_mc_4_to_mem,gcm_mem_rx_mc_5_to_mem,gcm_mem_rx_mc_6_to_mem,gcm_mem_rx_mc_7_to_mem,gcm_mem_rx_mc_8_to_mem,gcm_mem_rx_mc_9_to_mem,gcm_mem_rx_uc_0_to_mem,gcm_mem_rx_uc_10_to_mem,gcm_mem_rx_uc_11_to_mem,gcm_mem_rx_uc_12_to_mem,gcm_mem_rx_uc_13_to_mem,gcm_mem_rx_uc_14_to_mem,gcm_mem_rx_uc_15_to_mem,gcm_mem_rx_uc_1_to_mem,gcm_mem_rx_uc_2_to_mem,gcm_mem_rx_uc_3_to_mem,gcm_mem_rx_uc_4_to_mem,gcm_mem_rx_uc_5_to_mem,gcm_mem_rx_uc_6_to_mem,gcm_mem_rx_uc_7_to_mem,gcm_mem_rx_uc_8_to_mem,gcm_mem_rx_uc_9_to_mem,mem_rx_mc_0_ecc_uncor_err,mem_rx_mc_0_init_done,mem_rx_mc_0_rd_data,mem_rx_mc_0_rd_valid,mem_rx_mc_10_ecc_uncor_err,mem_rx_mc_10_init_done,mem_rx_mc_10_rd_data,mem_rx_mc_10_rd_valid,mem_rx_mc_11_ecc_uncor_err,mem_rx_mc_11_init_done,mem_rx_mc_11_rd_data,mem_rx_mc_11_rd_valid,mem_rx_mc_12_ecc_uncor_err,mem_rx_mc_12_init_done,mem_rx_mc_12_rd_data,mem_rx_mc_12_rd_valid,mem_rx_mc_13_ecc_uncor_err,mem_rx_mc_13_init_done,mem_rx_mc_13_rd_data,mem_rx_mc_13_rd_valid,mem_rx_mc_14_ecc_uncor_err,mem_rx_mc_14_init_done,mem_rx_mc_14_rd_data,mem_rx_mc_15_rd_valid,mem_rx_mc_1_ecc_uncor_err,mem_rx_mc_1_init_done,mem_rx_mc_1_rd_data,mem_rx_mc_1_rd_valid,mem_rx_mc_2_ecc_uncor_err,mem_rx_mc_2_init_done,mem_rx_mc_2_rd_data,mem_rx_mc_2_rd_valid,mem_rx_mc_3_ecc_uncor_err,mem_rx_mc_3_init_done,mem_rx_mc_3_rd_data,mem_rx_mc_3_rd_valid,mem_rx_mc_4_ecc_uncor_err,mem_rx_mc_4_init_done,mem_rx_mc_4_rd_data,mem_rx_mc_4_rd_valid,mem_rx_mc_5_ecc_uncor_err,mem_rx_mc_5_init_done,mem_rx_mc_5_rd_data,mem_rx_mc_5_rd_valid,mem_rx_mc_6_ecc_uncor_err,mem_rx_mc_6_init_done,mem_rx_mc_6_rd_data,mem_rx_mc_6_rd_valid,mem_rx_mc_7_ecc_uncor_err,mem_rx_mc_7_init_done,mem_rx_mc_7_rd_data,mem_rx_mc_7_rd_valid,mem_rx_mc_8_ecc_uncor_err,mem_rx_mc_8_init_done,mem_rx_mc_8_rd_data,mem_rx_mc_8_rd_valid,mem_rx_mc_9_ecc_uncor_err,mem_rx_mc_9_init_done,mem_rx_mc_9_rd_data,mem_rx_mc_9_rd_valid,mem_rx_uc_0_ecc_uncor_err,mem_rx_uc_0_init_done,mem_rx_uc_0_rd_data,mem_rx_uc_0_rd_valid,mem_rx_uc_10_ecc_uncor_err,mem_rx_uc_10_init_done,mem_rx_uc_10_rd_data,mem_rx_uc_10_rd_valid,mem_rx_uc_11_ecc_uncor_err,mem_rx_uc_11_init_done,mem_rx_uc_11_rd_data,mem_rx_uc_11_rd_valid,mem_rx_uc_12_ecc_uncor_err,mem_rx_uc_12_init_done,mem_rx_uc_12_rd_data,mem_rx_uc_12_rd_valid,mem_rx_uc_13_ecc_uncor_err,mem_rx_uc_13_init_done,mem_rx_uc_13_rd_data,mem_rx_uc_13_rd_valid,mem_rx_uc_14_ecc_uncor_err,mem_rx_uc_14_init_done,mem_rx_uc_14_rd_data,mem_rx_uc_14_rd_valid,mem_rx_uc_15_ecc_uncor_err,mem_rx_uc_15_init_done,mem_rx_uc_15_rd_data,mem_rx_uc_15_rd_valid,mem_rx_uc_1_ecc_uncor_err,mem_rx_uc_1_init_done,mem_rx_uc_1_rd_data,mem_rx_uc_1_rd_valid,mem_rx_uc_2_ecc_uncor_err,mem_rx_uc_2_init_done,mem_rx_uc_2_rd_data,mem_rx_uc_2_rd_valid,mem_rx_uc_3_ecc_uncor_err,mem_rx_uc_3_init_done,mem_rx_uc_3_rd_data,mem_rx_uc_3_rd_valid,mem_rx_uc_4_ecc_uncor_err,mem_rx_uc_4_init_done,mem_rx_uc_4_rd_data,mem_rx_uc_4_rd_valid,mem_rx_uc_5_ecc_uncor_err,mem_rx_uc_5_init_done,mem_rx_uc_5_rd_data,mem_rx_uc_6_rd_valid,mem_rx_uc_7_ecc_uncor_err,mem_rx_uc_7_init_done,mem_rx_uc_7_rd_data,mem_rx_uc_7_rd_valid,mem_rx_uc_8_ecc_uncor_err,mem_rx_uc_8_init_done,mem_rx_uc_8_rd_data,mem_rx_uc_8_rd_valid,mem_rx_uc_9_ecc_uncor_err,mem_rx_uc_9_init_done,mem_rx_uc_9_rd_data,mem_rx_uc_9_rd_valid,unified_regs_ack,unified_regs_rd_data,
//  gcm_ff_mems: gcm_mem_rx_mc_10_to_mem,car_raw_lan_power_good_with_byprst,gcm_mem_rx_mc_0_to_mem,gcm_mem_rx_mc_11_to_mem,gcm_mem_rx_mc_12_to_mem,cclk,gcm_mem_rx_mc_13_to_mem,gcm_mem_rx_mc_14_to_mem,gcm_mem_rx_mc_15_to_mem,gcm_mem_rx_mc_1_to_mem,gcm_mem_rx_mc_2_to_mem,gcm_mem_rx_mc_3_to_mem,gcm_mem_rx_mc_4_to_mem,gcm_mem_rx_mc_5_to_mem,gcm_mem_rx_mc_6_to_mem,gcm_mem_rx_mc_7_to_mem,gcm_mem_rx_mc_8_to_mem,gcm_mem_rx_mc_9_to_mem,gcm_mem_rx_uc_0_to_mem,gcm_mem_rx_uc_10_to_mem,gcm_mem_rx_uc_11_to_mem,gcm_mem_rx_uc_12_to_mem,gcm_mem_rx_uc_13_to_mem,gcm_mem_rx_uc_14_to_mem,gcm_mem_rx_uc_15_to_mem,gcm_mem_rx_uc_1_to_mem,gcm_mem_rx_uc_2_to_mem,gcm_mem_rx_uc_3_to_mem,gcm_mem_rx_uc_4_to_mem,gcm_mem_rx_uc_5_to_mem,gcm_mem_rx_uc_6_to_mem,gcm_mem_rx_uc_7_to_mem,gcm_mem_rx_uc_8_to_mem,gcm_mem_rx_uc_9_to_mem,gcm_mem_rx_mc_0_from_mem,gcm_mem_rx_mc_10_from_mem,gcm_mem_rx_mc_11_from_mem,gcm_mem_rx_mc_12_from_mem,gcm_mem_rx_mc_13_from_mem,gcm_mem_rx_mc_14_from_mem,gcm_mem_rx_mc_15_from_mem,gcm_mem_rx_mc_1_from_mem,gcm_mem_rx_mc_2_from_mem,gcm_mem_rx_mc_3_from_mem,gcm_mem_rx_mc_4_from_mem,gcm_mem_rx_mc_5_from_mem,gcm_mem_rx_mc_6_from_mem,gcm_mem_rx_mc_7_from_mem,gcm_mem_rx_mc_8_from_mem,gcm_mem_rx_mc_9_from_mem,gcm_mem_rx_uc_0_from_mem,gcm_mem_rx_uc_10_from_mem,gcm_mem_rx_uc_11_from_mem,gcm_mem_rx_uc_12_from_mem,gcm_mem_rx_uc_13_from_mem,gcm_mem_rx_uc_14_from_mem,gcm_mem_rx_uc_15_from_mem,gcm_mem_rx_uc_1_from_mem,gcm_mem_rx_uc_2_from_mem,gcm_mem_rx_uc_3_from_mem,gcm_mem_rx_uc_4_from_mem,gcm_mem_rx_uc_5_from_mem,gcm_mem_rx_uc_6_from_mem,gcm_mem_rx_uc_7_from_mem,gcm_mem_rx_uc_8_from_mem,gcm_mem_rx_uc_9_from_mem,
//

