
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105128                       # Number of seconds simulated
sim_ticks                                105127722867                       # Number of ticks simulated
final_tick                               634765440177                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 275377                       # Simulator instruction rate (inst/s)
host_op_rate                                   354281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6704589                       # Simulator tick rate (ticks/s)
host_mem_usage                               16942384                       # Number of bytes of host memory used
host_seconds                                 15679.96                       # Real time elapsed on the host
sim_insts                                  4317902741                       # Number of instructions simulated
sim_ops                                    5555107190                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2401664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1595776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       577408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1226368                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5808128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1973632                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1973632                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18763                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12467                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4511                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9581                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 45376                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           15419                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                15419                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22845201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18263                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15179402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5492443                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11665505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55248300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18263                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15828                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              65749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18773659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18773659                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18773659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22845201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18263                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15179402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5492443                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15828                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11665505                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74021959                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252104852                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21410822                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434113                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918497                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8823315                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136503                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236193                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87036                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193761678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120513072                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21410822                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10372696                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471181                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5740318                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       9338685                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854048                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917640                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232362047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.627131                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.994704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206890866     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2726443      1.17%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139802      0.92%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2309892      0.99%     92.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951896      0.84%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106766      0.48%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          758515      0.33%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1929706      0.83%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548161      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232362047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084928                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.478028                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191417717                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11721461                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25329953                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108940                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3783972                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650592                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6531                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145443141                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51703                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3783972                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191674317                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7893231                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2671147                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25183329                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1156039                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145227007                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2742                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        424385                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        39711                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203217651                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676834771                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676834771                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34766945                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33999                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17919                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3606383                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13980498                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293956                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1690407                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144714814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137407949                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        84852                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20201452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41327830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1838                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232362047                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.591353                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.296408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    174317146     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24506595     10.55%     85.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12380894      5.33%     90.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7987764      3.44%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570435      2.83%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2583836      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3184701      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778260      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52416      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232362047                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961701     75.45%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144651     11.35%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168223     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113919783     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015418      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13650878      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805790      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137407949                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.545043                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1274575                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009276                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508537372                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164950962                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133593710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138682524                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       151219                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828898                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           73                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          702                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142653                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          554                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3783972                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7146183                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       284983                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144748812                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13980498                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852219                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17918                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        220621                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12625                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          702                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215050                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134820421                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13518595                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587528                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21323732                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19243474                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805137                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534779                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133595763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133593710                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79376488                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213662025                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529913                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371505                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22292551                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942727                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228578075                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.535775                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388457                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178779396     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23338925     10.21%     88.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10838857      4.74%     93.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820671      2.11%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3653783      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545390      0.68%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534527      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1093741      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972785      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228578075                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972785                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           370364204                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293301854                       # The number of ROB writes
system.switch_cpus0.timesIdled                2865958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19742805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.521048                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.521048                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396660                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396660                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609592043                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184081844                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138156369                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252104852                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18774139                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16669703                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1620365                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9887266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9609975                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1193137                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47068                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    202323452                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106259356                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18774139                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10803112                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21497544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4941955                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2231006                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12374088                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1614872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229365111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.771835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207867567     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          973267      0.42%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1825522      0.80%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1578694      0.69%     92.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3179674      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3835646      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          921694      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503861      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8679186      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229365111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074470                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.421489                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200800563                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3769199                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21464577                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22011                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3308760                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1840124                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4349                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119679268                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3308760                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201043786                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1892157                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1138611                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21233871                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       747918                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119577442                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76845                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       465562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157992476                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    540763525                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    540763525                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130777343                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27215108                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16533                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8273                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2313593                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20724497                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3699923                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65865                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       830446                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119127401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113182221                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        65697                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17838262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37361146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229365111                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493459                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176394                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180897487     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20353870      8.87%     87.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10416794      4.54%     92.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5983584      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6665843      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3335740      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1340380      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311645      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59768      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229365111                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209915     48.44%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        156344     36.08%     84.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67120     15.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88919759     78.56%     78.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       900358      0.80%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8260      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19672918     17.38%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3680926      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113182221                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.448949                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             433379                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003829                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    456228628                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136982466                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110599028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113615600                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200049                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3401479                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        95271                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3308760                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1352031                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58807                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119143934                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5139                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20724497                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3699923                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8273                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33422                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          502                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       734587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       971609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1706196                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112190888                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19439187                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       991332                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23120076                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17334266                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3680889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.445017                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110628098                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110599028                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63273369                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146226516                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.438702                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432708                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89015104                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100348317                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18798196                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16520                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1624290                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    226056351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    188423366     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14284945      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11129225      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2206547      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2786222      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       941908      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4025612      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       891027      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1367499      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    226056351                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89015104                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100348317                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20927665                       # Number of memory references committed
system.switch_cpus1.commit.loads             17323013                       # Number of loads committed
system.switch_cpus1.commit.membars               8260                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15822240                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87307890                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1272335                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1367499                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343835365                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241601877                       # The number of ROB writes
system.switch_cpus1.timesIdled                5331101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22739741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89015104                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100348317                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89015104                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.832158                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.832158                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.353088                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.353088                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       519465451                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144357921                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126527811                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16520                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               252104852                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22480280                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18448387                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2102586                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9432015                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8844657                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2242994                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98427                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201495229                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123300147                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22480280                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11087651                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26589474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5832762                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6632000                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12188681                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2093178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238428699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.634550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.995438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       211839225     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1980008      0.83%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3584091      1.50%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2119444      0.89%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1737924      0.73%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1553065      0.65%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          857538      0.36%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2133129      0.89%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12624275      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238428699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089170                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.489083                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199837737                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8302839                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26510624                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        65777                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3711719                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3693557                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     151226068                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1609                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3711719                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       200134892                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         692601                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6704331                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26262074                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       923079                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     151175971                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        100778                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       532706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    212982710                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701590750                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    701590750                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    180908539                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        32074171                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35990                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18019                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2672306                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14061872                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7565164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        73589                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1711450                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150024268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143041177                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        66906                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17784701                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36775538                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238428699                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.599933                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.287449                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    178868870     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23698828      9.94%     84.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12403222      5.20%     90.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8739815      3.67%     93.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8745874      3.67%     97.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3129946      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2387712      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       278494      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175938      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238428699                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          52414     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        170724     44.60%     58.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159631     41.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120700569     84.38%     84.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1956421      1.37%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17971      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12820339      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7545877      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143041177                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567388                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             382769                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524960728                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    167845206                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140600280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143423946                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       290736                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2306820                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        90204                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3711719                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         484720                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        56713                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150060257                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        16149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14061872                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7565164                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18019                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         46837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1210162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2310788                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141410022                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12722696                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1631155                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20268568                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20039381                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7545872                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.560917                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140600344                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140600280                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82285798                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        224118784                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.557706                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367153                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105184768                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    129654817                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20405661                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2120328                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234716980                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.552388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.403930                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    181784983     77.45%     77.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25820744     11.00%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9904338      4.22%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5214295      2.22%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4428899      1.89%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2099991      0.89%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       993447      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1555985      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2914298      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234716980                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105184768                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     129654817                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19230012                       # Number of memory references committed
system.switch_cpus2.commit.loads             11755052                       # Number of loads committed
system.switch_cpus2.commit.membars              17970                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18811614                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        116722574                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2681580                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2914298                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           381863160                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303832677                       # The number of ROB writes
system.switch_cpus2.timesIdled                2974496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13676153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105184768                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            129654817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105184768                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.396781                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.396781                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.417226                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.417226                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635835499                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196401530                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      140004966                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35940                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               252104852                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20559746                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16808956                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2002174                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8402309                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8064760                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2105726                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90499                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    197919259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             115508264                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20559746                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10170486                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24060809                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5561065                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5317662                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12125234                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2003547                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230823126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.613638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.957233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       206762317     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1155897      0.50%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1761741      0.76%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2406398      1.04%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2471627      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2065871      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1170828      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1725236      0.75%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11303211      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230823126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081552                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.458175                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       195657051                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7598681                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23996311                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        45914                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3525160                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3393499                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     141524588                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1304                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3525160                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       196211249                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1340603                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4861087                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         23497271                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1387747                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     141434299                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1450                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        313113                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       554477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1289                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    196540983                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    658237671                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    658237671                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    169824355                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        26716628                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39035                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22457                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4037168                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13430115                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7363375                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       130126                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1604843                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         141238195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39019                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133932820                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26279                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     16111589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     38299385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5863                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230823126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269656                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    174193523     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23085037     10.00%     85.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11937774      5.17%     90.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8999705      3.90%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6996583      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2806670      1.22%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1787007      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       903220      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       113607      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230823126                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          23873     10.04%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     10.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         88306     37.13%     47.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       125635     52.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112212056     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2076910      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16578      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12319804      9.20%     94.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7307472      5.46%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133932820                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.531258                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             237814                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001776                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    498952859                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    157389153                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131920380                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     134170634                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       314192                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2223659                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       180486                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           94                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3525160                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1082463                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       126668                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    141277214                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        64684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13430115                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7363375                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22441                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         93493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164423                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1141432                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2305855                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132110551                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11617596                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1822269                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18923491                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18675030                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7305895                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524030                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131920597                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131920380                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         75939935                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        203433503                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.523276                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373291                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     99457142                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    122237060                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19047725                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2035037                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    227297966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537783                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.387564                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    177326667     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24640606     10.84%     88.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9363119      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4516758      1.99%     94.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3739607      1.65%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2232985      0.98%     97.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1895513      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       838177      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2744534      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    227297966                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     99457142                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     122237060                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18389345                       # Number of memory references committed
system.switch_cpus3.commit.loads             11206456                       # Number of loads committed
system.switch_cpus3.commit.membars              16578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17531641                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110180145                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2494163                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2744534                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           365838217                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          286094963                       # The number of ROB writes
system.switch_cpus3.timesIdled                3082176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21281726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           99457142                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            122237060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     99457142                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.534809                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.534809                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394507                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394507                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       595410206                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      183049783                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      131709577                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33156                       # number of misc regfile writes
system.l20.replacements                         18773                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          692722                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26965                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.689672                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            7.418141                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.543037                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5452.552902                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2728.485920                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000906                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000432                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.665595                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.333067                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        78122                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  78122                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18828                       # number of Writeback hits
system.l20.Writeback_hits::total                18828                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        78122                       # number of demand (read+write) hits
system.l20.demand_hits::total                   78122                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        78122                       # number of overall hits
system.l20.overall_hits::total                  78122                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18763                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18773                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18763                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18773                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18763                       # number of overall misses
system.l20.overall_misses::total                18773                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2327099                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5257735744                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5260062843                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2327099                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5257735744                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5260062843                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2327099                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5257735744                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5260062843                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96885                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96895                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18828                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18828                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96885                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96895                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96885                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96895                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.193663                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.193746                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.193663                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.193746                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.193663                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.193746                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 280218.288333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 280192.981569                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 280218.288333                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 280192.981569                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 232709.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 280218.288333                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 280192.981569                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4288                       # number of writebacks
system.l20.writebacks::total                     4288                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18763                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18773                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18763                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18773                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18763                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18773                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4059322335                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4061011434                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4059322335                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4061011434                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1689099                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4059322335                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4061011434                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.193663                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.193746                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.193663                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.193746                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.193663                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.193746                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216347.190481                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 216321.921590                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 216347.190481                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 216321.921590                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 168909.900000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 216347.190481                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 216321.921590                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12482                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          181148                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20674                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.762117                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          226.799013                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.469946                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4866.351238                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3091.379803                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.027685                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000912                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.594037                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.377366                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        32824                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32824                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8116                       # number of Writeback hits
system.l21.Writeback_hits::total                 8116                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        32824                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32824                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        32824                       # number of overall hits
system.l21.overall_hits::total                  32824                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12467                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12482                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12467                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12482                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12467                       # number of overall misses
system.l21.overall_misses::total                12482                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3577644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3329873218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3333450862                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3577644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3329873218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3333450862                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3577644                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3329873218                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3333450862                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45291                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45306                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8116                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8116                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45291                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45306                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45291                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45306                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275264                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.275504                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275264                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.275504                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275264                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.275504                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 267094.988209                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 267060.636276                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 267094.988209                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 267060.636276                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 238509.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 267094.988209                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 267060.636276                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1930                       # number of writebacks
system.l21.writebacks::total                     1930                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12467                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12482                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12467                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12482                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12467                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12482                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2531112881                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2533724224                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2531112881                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2533724224                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2611343                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2531112881                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2533724224                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275264                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.275504                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275264                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.275504                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275264                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.275504                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 203025.016524                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 202990.243871                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 203025.016524                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 202990.243871                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 174089.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 203025.016524                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 202990.243871                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4527                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          313670                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12719                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.661530                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          380.078651                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.306022                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2202.270186                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5595.345140                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046396                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001746                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.268832                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.683026                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29958                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29958                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9633                       # number of Writeback hits
system.l22.Writeback_hits::total                 9633                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29958                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29958                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29958                       # number of overall hits
system.l22.overall_hits::total                  29958                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4511                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4527                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4511                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4527                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4511                       # number of overall misses
system.l22.overall_misses::total                 4527                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4031888                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1236948555                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1240980443                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4031888                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1236948555                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1240980443                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4031888                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1236948555                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1240980443                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34469                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34485                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9633                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9633                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34469                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34485                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34469                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34485                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.130871                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.131274                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.130871                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.131274                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.130871                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.131274                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       251993                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 274207.172467                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 274128.659819                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       251993                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 274207.172467                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 274128.659819                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       251993                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 274207.172467                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 274128.659819                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2946                       # number of writebacks
system.l22.writebacks::total                     2946                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4511                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4527                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4511                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4527                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4511                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4527                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3011088                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    948745695                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    951756783                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3011088                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    948745695                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    951756783                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3011088                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    948745695                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    951756783                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.130871                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.131274                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.130871                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.131274                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.130871                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.131274                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       188193                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 210318.265351                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 210240.066932                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       188193                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 210318.265351                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 210240.066932                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       188193                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 210318.265351                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 210240.066932                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9594                       # number of replacements
system.l23.tagsinuse                      8191.986431                       # Cycle average of tags in use
system.l23.total_refs                          562528                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17786                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.627572                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          356.792289                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     6.794398                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  3987.990309                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3840.409435                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043554                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000829                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.486815                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.468800                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        42582                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42582                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25112                       # number of Writeback hits
system.l23.Writeback_hits::total                25112                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        42582                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42582                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        42582                       # number of overall hits
system.l23.overall_hits::total                  42582                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9578                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9591                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9581                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9594                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9581                       # number of overall misses
system.l23.overall_misses::total                 9594                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2757699                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2574791494                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     2577549193                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       731168                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       731168                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2757699                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2575522662                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      2578280361                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2757699                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2575522662                       # number of overall miss cycles
system.l23.overall_miss_latency::total     2578280361                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        52160                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              52173                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25112                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25112                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        52163                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               52176                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        52163                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              52176                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183627                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183831                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183674                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183878                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183674                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183878                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 268823.501148                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 268746.657596                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 243722.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 243722.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 268815.641582                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 268738.832708                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 212130.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 268815.641582                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 268738.832708                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6255                       # number of writebacks
system.l23.writebacks::total                     6255                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9578                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9591                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9581                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9594                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9581                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9594                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1928299                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1962960519                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1964888818                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       539768                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       539768                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1928299                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1963500287                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1965428586                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1928299                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1963500287                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1965428586                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183627                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183831                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183674                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183878                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183674                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183878                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 148330.692308                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 204944.719044                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 204867.982275                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 179922.666667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 179922.666667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 148330.692308                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 204936.884146                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 204860.181989                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 148330.692308                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 204936.884146                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 204860.181989                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.960886                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011861687                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849838.550274                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.960886                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015963                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876540                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854037                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854037                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854037                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854037                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854037                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854037                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2690500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2690500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2690500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2690500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854048                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854048                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854048                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854048                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854048                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 244590.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 244590.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 244590.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2410099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2410099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2410099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 241009.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 241009.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96885                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190997820                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97141                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1966.191618                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.589195                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.410805                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916364                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083636                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10412605                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10412605                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677232                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677232                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17410                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17410                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18089837                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18089837                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18089837                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18089837                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402216                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402296                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402296                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402296                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402296                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45677596991                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45677596991                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11846841                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11846841                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45689443832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45689443832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45689443832                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45689443832                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10814821                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10814821                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17410                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18492133                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18492133                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18492133                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18492133                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037191                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021755                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021755                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021755                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021755                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 113564.843246                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113564.843246                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 148085.512500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 148085.512500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 113571.707976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 113571.707976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 113571.707976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 113571.707976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18828                       # number of writebacks
system.cpu0.dcache.writebacks::total            18828                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305331                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305331                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305411                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305411                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305411                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96885                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96885                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96885                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96885                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96885                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10598630397                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10598630397                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10598630397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10598630397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10598630397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10598630397                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008959                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008959                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005239                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005239                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005239                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005239                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109393.924725                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109393.924725                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 109393.924725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109393.924725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 109393.924725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109393.924725                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.368033                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926917204                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710179.343173                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.368033                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867577                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12374070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12374070                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12374070                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12374070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12374070                       # number of overall hits
system.cpu1.icache.overall_hits::total       12374070                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4567704                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4567704                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4567704                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4567704                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4567704                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4567704                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12374088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12374088                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12374088                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12374088                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12374088                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12374088                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 253761.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 253761.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 253761.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 253761.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3702144                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3702144                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3702144                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3702144                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 246809.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 246809.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45291                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227666766                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45547                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4998.501899                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.559657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.440343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818592                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181408                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17733382                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17733382                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3588083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3588083                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8273                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8273                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8260                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8260                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21321465                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21321465                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21321465                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21321465                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       167384                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       167384                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167384                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167384                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167384                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167384                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24824623151                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24824623151                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24824623151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24824623151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24824623151                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24824623151                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17900766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17900766                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3588083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3588083                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8273                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8260                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21488849                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21488849                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21488849                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21488849                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009351                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009351                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007789                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007789                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007789                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007789                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148309.415183                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148309.415183                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148309.415183                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148309.415183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148309.415183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148309.415183                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8116                       # number of writebacks
system.cpu1.dcache.writebacks::total             8116                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122093                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122093                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122093                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122093                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122093                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122093                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45291                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45291                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45291                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45291                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45291                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5571360721                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5571360721                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5571360721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5571360721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5571360721                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5571360721                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123012.534963                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 123012.534963                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 123012.534963                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123012.534963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 123012.534963                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123012.534963                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.051159                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018626378                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                   2204819                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.051159                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024120                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738864                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12188665                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12188665                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12188665                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12188665                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12188665                       # number of overall hits
system.cpu2.icache.overall_hits::total       12188665                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4332688                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4332688                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4332688                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4332688                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4332688                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4332688                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12188681                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12188681                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12188681                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12188681                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12188681                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12188681                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       270793                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       270793                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       270793                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       270793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       270793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       270793                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4164688                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4164688                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4164688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4164688                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4164688                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4164688                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       260293                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       260293                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       260293                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       260293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       260293                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       260293                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34469                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164185652                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34725                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4728.168524                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.467055                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.532945                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.904168                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.095832                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9481314                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9481314                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7439019                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7439019                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18002                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18002                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17970                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17970                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16920333                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16920333                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16920333                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16920333                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        88708                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        88708                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        88708                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         88708                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        88708                       # number of overall misses
system.cpu2.dcache.overall_misses::total        88708                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8912702177                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8912702177                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8912702177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8912702177                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8912702177                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8912702177                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9570022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9570022                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7439019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7439019                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17970                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17970                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17009041                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17009041                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17009041                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17009041                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009269                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009269                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005215                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005215                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005215                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005215                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 100472.360745                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 100472.360745                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 100472.360745                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100472.360745                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 100472.360745                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100472.360745                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9633                       # number of writebacks
system.cpu2.dcache.writebacks::total             9633                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        54239                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        54239                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        54239                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        54239                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        54239                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        54239                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34469                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34469                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34469                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34469                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34469                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34469                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3227835436                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3227835436                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3227835436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3227835436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3227835436                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3227835436                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002027                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002027                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93644.591836                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93644.591836                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93644.591836                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93644.591836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93644.591836                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93644.591836                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               492.997014                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015437482                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2059710.916836                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997014                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          480                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.769231                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12125215                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12125215                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12125215                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12125215                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12125215                       # number of overall hits
system.cpu3.icache.overall_hits::total       12125215                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4057513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4057513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4057513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4057513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4057513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4057513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12125234                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12125234                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12125234                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12125234                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12125234                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12125234                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 213553.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 213553.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 213553.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 213553.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2866066                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2866066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2866066                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2866066                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 220466.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 220466.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52163                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172262260                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52419                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3286.256129                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.221053                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.778947                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911020                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088980                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8524361                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8524361                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7145457                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7145457                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17420                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17420                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16578                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16578                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15669818                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15669818                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15669818                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15669818                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148078                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3277                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3277                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151355                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151355                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151355                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151355                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  18744314824                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  18744314824                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    705876274                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    705876274                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  19450191098                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  19450191098                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  19450191098                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  19450191098                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8672439                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8672439                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7148734                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7148734                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15821173                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15821173                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15821173                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15821173                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.017075                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.017075                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000458                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000458                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009567                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009567                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009567                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009567                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 126584.062616                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 126584.062616                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 215403.196216                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 215403.196216                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 128507.093244                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 128507.093244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 128507.093244                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 128507.093244                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1035901                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 147985.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25112                       # number of writebacks
system.cpu3.dcache.writebacks::total            25112                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        95918                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        95918                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3274                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3274                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99192                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99192                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99192                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99192                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52160                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52160                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52163                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52163                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52163                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52163                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5450375214                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5450375214                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       756068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       756068                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5451131282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5451131282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5451131282                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5451131282                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003297                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003297                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003297                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003297                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 104493.389839                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104493.389839                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 252022.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 252022.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 104501.874547                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104501.874547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 104501.874547                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104501.874547                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
