<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a>
<a href="#l-395">395</a>
<a href="#l-396">396</a>
<a href="#l-397">397</a>
<a href="#l-398">398</a>
<a href="#l-399">399</a>
<a href="#l-400">400</a>
<a href="#l-401">401</a>
<a href="#l-402">402</a>
<a href="#l-403">403</a>
<a href="#l-404">404</a>
<a href="#l-405">405</a>
<a href="#l-406">406</a>
<a href="#l-407">407</a>
<a href="#l-408">408</a>
<a href="#l-409">409</a>
<a href="#l-410">410</a>
<a href="#l-411">411</a>
<a href="#l-412">412</a>
<a href="#l-413">413</a>
<a href="#l-414">414</a>
<a href="#l-415">415</a>
<a href="#l-416">416</a>
<a href="#l-417">417</a>
<a href="#l-418">418</a>
<a href="#l-419">419</a>
<a href="#l-420">420</a>
<a href="#l-421">421</a>
<a href="#l-422">422</a>
<a href="#l-423">423</a>
<a href="#l-424">424</a>
<a href="#l-425">425</a>
<a href="#l-426">426</a>
<a href="#l-427">427</a>
<a href="#l-428">428</a>
<a href="#l-429">429</a>
<a href="#l-430">430</a>
<a href="#l-431">431</a>
<a href="#l-432">432</a>
<a href="#l-433">433</a>
<a href="#l-434">434</a>
<a href="#l-435">435</a>
<a href="#l-436">436</a>
<a href="#l-437">437</a>
<a href="#l-438">438</a>
<a href="#l-439">439</a>
<a href="#l-440">440</a>
<a href="#l-441">441</a>
<a href="#l-442">442</a>
<a href="#l-443">443</a>
<a href="#l-444">444</a>
<a href="#l-445">445</a>
<a href="#l-446">446</a>
<a href="#l-447">447</a>
<a href="#l-448">448</a>
<a href="#l-449">449</a>
<a href="#l-450">450</a>
<a href="#l-451">451</a>
<a href="#l-452">452</a>
<a href="#l-453">453</a>
<a href="#l-454">454</a>
<a href="#l-455">455</a>
<a href="#l-456">456</a>
<a href="#l-457">457</a>
<a href="#l-458">458</a>
<a href="#l-459">459</a>
<a href="#l-460">460</a>
<a href="#l-461">461</a>
<a href="#l-462">462</a>
<a href="#l-463">463</a>
<a href="#l-464">464</a>
<a href="#l-465">465</a>
<a href="#l-466">466</a>
<a href="#l-467">467</a>
<a href="#l-468">468</a>
<a href="#l-469">469</a>
<a href="#l-470">470</a>
<a href="#l-471">471</a>
<a href="#l-472">472</a>
<a href="#l-473">473</a>
<a href="#l-474">474</a>
<a href="#l-475">475</a>
<a href="#l-476">476</a>
<a href="#l-477">477</a>
<a href="#l-478">478</a>
<a href="#l-479">479</a>
<a href="#l-480">480</a>
<a href="#l-481">481</a>
<a href="#l-482">482</a>
<a href="#l-483">483</a>
<a href="#l-484">484</a>
<a href="#l-485">485</a>
<a href="#l-486">486</a>
<a href="#l-487">487</a>
<a href="#l-488">488</a>
<a href="#l-489">489</a>
<a href="#l-490">490</a>
<a href="#l-491">491</a>
<a href="#l-492">492</a>
<a href="#l-493">493</a>
<a href="#l-494">494</a>
<a href="#l-495">495</a>
<a href="#l-496">496</a>
<a href="#l-497">497</a>
<a href="#l-498">498</a>
<a href="#l-499">499</a>
<a href="#l-500">500</a>
<a href="#l-501">501</a>
<a href="#l-502">502</a>
<a href="#l-503">503</a>
<a href="#l-504">504</a>
<a href="#l-505">505</a>
<a href="#l-506">506</a>
<a href="#l-507">507</a>
<a href="#l-508">508</a>
<a href="#l-509">509</a>
<a href="#l-510">510</a>
<a href="#l-511">511</a>
<a href="#l-512">512</a>
<a href="#l-513">513</a>
<a href="#l-514">514</a>
<a href="#l-515">515</a>
<a href="#l-516">516</a>
<a href="#l-517">517</a>
<a href="#l-518">518</a>
<a href="#l-519">519</a>
<a href="#l-520">520</a>
<a href="#l-521">521</a>
<a href="#l-522">522</a>
<a href="#l-523">523</a>
<a href="#l-524">524</a>
<a href="#l-525">525</a>
<a href="#l-526">526</a>
<a href="#l-527">527</a>
<a href="#l-528">528</a>
<a href="#l-529">529</a>
<a href="#l-530">530</a>
<a href="#l-531">531</a>
<a href="#l-532">532</a>
<a href="#l-533">533</a>
<a href="#l-534">534</a>
<a href="#l-535">535</a>
<a href="#l-536">536</a>
<a href="#l-537">537</a>
<a href="#l-538">538</a>
<a href="#l-539">539</a>
<a href="#l-540">540</a>
<a href="#l-541">541</a>
<a href="#l-542">542</a>
<a href="#l-543">543</a>
<a href="#l-544">544</a>
<a href="#l-545">545</a>
<a href="#l-546">546</a>
<a href="#l-547">547</a>
<a href="#l-548">548</a>
<a href="#l-549">549</a>
<a href="#l-550">550</a>
<a href="#l-551">551</a>
<a href="#l-552">552</a>
<a href="#l-553">553</a>
<a href="#l-554">554</a>
<a href="#l-555">555</a>
<a href="#l-556">556</a>
<a href="#l-557">557</a>
<a href="#l-558">558</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Michael Schaffner &lt;schaffner@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 13.09.2018</span>
<a name="l-13"></a><span class="c1">// Description: coalescing write buffer for wb dcache</span>
<a name="l-14"></a><span class="c1">//</span>
<a name="l-15"></a><span class="c1">// A couple of notes:</span>
<a name="l-16"></a><span class="c1">//</span>
<a name="l-17"></a><span class="c1">// 1) the write buffer behaves as a fully-associative cache, and is therefore coalescing.</span>
<a name="l-18"></a><span class="c1">//    this cache is used by the cache readout logic to forward data to the load unit.</span>
<a name="l-19"></a><span class="c1">//</span>
<a name="l-20"></a><span class="c1">//    each byte can be in the following states (valid/dirty/txblock):</span>
<a name="l-21"></a><span class="c1">//</span>
<a name="l-22"></a><span class="c1">//    0/0/0:    invalid -&gt; free entry in the buffer</span>
<a name="l-23"></a><span class="c1">//    1/1/0:    valid and dirty, Byte is hence not part of TX in-flight</span>
<a name="l-24"></a><span class="c1">//    1/0/1:    valid and not dirty, Byte is part of a TX in-flight</span>
<a name="l-25"></a><span class="c1">//    1/1/1:    valid and, part of tx and dirty. this means that the byte has been</span>
<a name="l-26"></a><span class="c1">//              overwritten while in TX and needs to be retransmitted once the write of that byte returns.</span>
<a name="l-27"></a><span class="c1">//    1/0/0:    this would represent a clean state, but is never reached in the wbuffer in the current implementation.</span>
<a name="l-28"></a><span class="c1">//              this is because when a TX returns, and the byte is in state [1/0/1], it is written to cache if needed and</span>
<a name="l-29"></a><span class="c1">//              its state is immediately cleared to 0/x/x.</span>
<a name="l-30"></a><span class="c1">//</span>
<a name="l-31"></a><span class="c1">//    this state is used to distinguish between bytes that have been written and not</span>
<a name="l-32"></a><span class="c1">//    yet sent to the memory subsystem, and bytes that are part of a transaction.</span>
<a name="l-33"></a><span class="c1">//</span>
<a name="l-34"></a><span class="c1">// 2) further, each word in the write buffer has a cache states (checked, hit_oh)</span>
<a name="l-35"></a><span class="c1">//</span>
<a name="l-36"></a><span class="c1">//    checked == 0: unknown cache state</span>
<a name="l-37"></a><span class="c1">//    checked == 1: cache state has been looked up, valid way is stored in &quot;hit_oh&quot;</span>
<a name="l-38"></a><span class="c1">//</span>
<a name="l-39"></a><span class="c1">//    cache invalidations/refills affecting a particular word will clear its word state to 0,</span>
<a name="l-40"></a><span class="c1">//    so another lookup has to be done. note that these lookups are triggered as soon as there is</span>
<a name="l-41"></a><span class="c1">//    a valid word with checked == 0 in the write buffer.</span>
<a name="l-42"></a><span class="c1">//</span>
<a name="l-43"></a><span class="c1">// 3) returning write ACKs trigger a cache update if the word is present in the cache, and evict that</span>
<a name="l-44"></a><span class="c1">//    word from the write buffer. if the word is not allocated to the cache, it is just evicted from the write buffer.</span>
<a name="l-45"></a><span class="c1">//    if the word cache state is VOID, the pipeline is stalled until it is clear whether that word is in the cache or not.</span>
<a name="l-46"></a><span class="c1">//</span>
<a name="l-47"></a><span class="c1">// 4) we handle NC writes using the writebuffer circuitry. upon an NC request, the writebuffer will first be drained.</span>
<a name="l-48"></a><span class="c1">//    then, only the NC word is written into the write buffer and no further write requests are acknowledged until that</span>
<a name="l-49"></a><span class="c1">//    word has been evicted from the write buffer.</span>
<a name="l-50"></a>
<a name="l-51"></a><span class="kn">import</span> <span class="nn">ariane_pkg::*</span><span class="p">;</span>
<a name="l-52"></a><span class="kn">import</span> <span class="nn">wt_cache_pkg::*</span><span class="p">;</span>
<a name="l-53"></a>
<a name="l-54"></a><span class="k">module</span> <span class="n">wt_dcache_wbuffer</span> <span class="p">#(</span>
<a name="l-55"></a>  <span class="k">parameter</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ariane_cfg_t</span>    <span class="n">ArianeCfg</span>          <span class="o">=</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ArianeDefaultConfig</span>     <span class="c1">// contains cacheable regions</span>
<a name="l-56"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-57"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">clk_i</span><span class="p">,</span>          <span class="c1">// Clock</span>
<a name="l-58"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">rst_ni</span><span class="p">,</span>         <span class="c1">// Asynchronous reset active low</span>
<a name="l-59"></a>
<a name="l-60"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">cache_en_i</span><span class="p">,</span>     <span class="c1">// writes are treated as NC if disabled</span>
<a name="l-61"></a>  <span class="k">output</span> <span class="k">logic</span>                               <span class="n">empty_o</span><span class="p">,</span>        <span class="c1">// asserted if no data is present in write buffer</span>
<a name="l-62"></a>   <span class="c1">// core request ports</span>
<a name="l-63"></a>  <span class="k">input</span>  <span class="n">dcache_req_i_t</span>                      <span class="n">req_port_i</span><span class="p">,</span>
<a name="l-64"></a>  <span class="k">output</span> <span class="n">dcache_req_o_t</span>                      <span class="n">req_port_o</span><span class="p">,</span>
<a name="l-65"></a>  <span class="c1">// interface to miss handler</span>
<a name="l-66"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">miss_ack_i</span><span class="p">,</span>
<a name="l-67"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">miss_paddr_o</span><span class="p">,</span>
<a name="l-68"></a>  <span class="k">output</span> <span class="k">logic</span>                               <span class="n">miss_req_o</span><span class="p">,</span>
<a name="l-69"></a>  <span class="k">output</span> <span class="k">logic</span>                               <span class="n">miss_we_o</span><span class="p">,</span>       <span class="c1">// always 1 here</span>
<a name="l-70"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">miss_wdata_o</span><span class="p">,</span>
<a name="l-71"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">miss_vld_bits_o</span><span class="p">,</span> <span class="c1">// unused here (set to 0)</span>
<a name="l-72"></a>  <span class="k">output</span> <span class="k">logic</span>                               <span class="n">miss_nc_o</span><span class="p">,</span>       <span class="c1">// request to I/O space</span>
<a name="l-73"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                         <span class="n">miss_size_o</span><span class="p">,</span>     <span class="c1">//</span>
<a name="l-74"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">CACHE_ID_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">miss_id_o</span><span class="p">,</span>       <span class="c1">// ID of this transaction (wbuffer uses all IDs from 0 to DCACHE_MAX_TX-1)</span>
<a name="l-75"></a>  <span class="c1">// write responses from memory</span>
<a name="l-76"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">miss_rtrn_vld_i</span><span class="p">,</span>
<a name="l-77"></a>  <span class="k">input</span>  <span class="k">logic</span> <span class="p">[</span><span class="no">CACHE_ID_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>          <span class="n">miss_rtrn_id_i</span><span class="p">,</span>  <span class="c1">// transaction ID to clear</span>
<a name="l-78"></a>  <span class="c1">// cache read interface</span>
<a name="l-79"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">rd_tag_o</span><span class="p">,</span>        <span class="c1">// tag in - comes one cycle later</span>
<a name="l-80"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">rd_idx_o</span><span class="p">,</span>
<a name="l-81"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">rd_off_o</span><span class="p">,</span>
<a name="l-82"></a>  <span class="k">output</span> <span class="k">logic</span>                               <span class="n">rd_req_o</span><span class="p">,</span>        <span class="c1">// read the word at offset off_i[:3] in all ways</span>
<a name="l-83"></a>  <span class="k">output</span> <span class="k">logic</span>                               <span class="n">rd_tag_only_o</span><span class="p">,</span>   <span class="c1">// set to 1 here as we do not have to read the data arrays</span>
<a name="l-84"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">rd_ack_i</span><span class="p">,</span>
<a name="l-85"></a>  <span class="k">input</span> <span class="k">logic</span>  <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">rd_data_i</span><span class="p">,</span>       <span class="c1">// unused</span>
<a name="l-86"></a>  <span class="k">input</span> <span class="k">logic</span>  <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">rd_vld_bits_i</span><span class="p">,</span>   <span class="c1">// unused</span>
<a name="l-87"></a>  <span class="k">input</span> <span class="k">logic</span>  <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">rd_hit_oh_i</span><span class="p">,</span>
<a name="l-88"></a>  <span class="c1">// cacheline writes</span>
<a name="l-89"></a>  <span class="k">input</span> <span class="k">logic</span>                                <span class="n">wr_cl_vld_i</span><span class="p">,</span>
<a name="l-90"></a>  <span class="k">input</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>      <span class="n">wr_cl_idx_i</span><span class="p">,</span>
<a name="l-91"></a>  <span class="c1">// cache word write interface</span>
<a name="l-92"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>        <span class="n">wr_req_o</span><span class="p">,</span>
<a name="l-93"></a>  <span class="k">input</span>  <span class="k">logic</span>                               <span class="n">wr_ack_i</span><span class="p">,</span>
<a name="l-94"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">wr_idx_o</span><span class="p">,</span>
<a name="l-95"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">wr_off_o</span><span class="p">,</span>
<a name="l-96"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                        <span class="n">wr_data_o</span><span class="p">,</span>
<a name="l-97"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>                         <span class="n">wr_data_be_o</span><span class="p">,</span>
<a name="l-98"></a>  <span class="c1">// to forwarding logic and miss unit</span>
<a name="l-99"></a>  <span class="k">output</span> <span class="n">wbuffer_t</span>  <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">wbuffer_data_o</span><span class="p">,</span>
<a name="l-100"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_MAX_TX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>     <span class="n">tx_paddr_o</span><span class="p">,</span>      <span class="c1">// used to check for address collisions with read operations</span>
<a name="l-101"></a>  <span class="k">output</span> <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_MAX_TX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>           <span class="n">tx_vld_o</span>
<a name="l-102"></a><span class="p">);</span>
<a name="l-103"></a>
<a name="l-104"></a>  <span class="n">tx_stat_t</span> <span class="p">[</span><span class="no">DCACHE_MAX_TX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>             <span class="n">tx_stat_d</span><span class="p">,</span> <span class="n">tx_stat_q</span><span class="p">;</span>
<a name="l-105"></a>  <span class="n">wbuffer_t</span> <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">wbuffer_d</span><span class="p">,</span> <span class="n">wbuffer_q</span><span class="p">;</span>
<a name="l-106"></a>  <span class="k">logic</span>     <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">valid</span><span class="p">;</span>
<a name="l-107"></a>  <span class="k">logic</span>     <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">dirty</span><span class="p">;</span>
<a name="l-108"></a>  <span class="k">logic</span>     <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">tocheck</span><span class="p">;</span>
<a name="l-109"></a>  <span class="k">logic</span>     <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>         <span class="n">wbuffer_hit_oh</span><span class="p">,</span> <span class="n">inval_hit</span><span class="p">;</span>
<a name="l-110"></a>  <span class="k">logic</span>     <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>    <span class="n">bdirty</span><span class="p">;</span>
<a name="l-111"></a>
<a name="l-112"></a>  <span class="k">logic</span> <span class="p">[</span><span class="n">$clog2</span><span class="p">(</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">next_ptr</span><span class="p">,</span> <span class="n">dirty_ptr</span><span class="p">,</span> <span class="n">hit_ptr</span><span class="p">,</span> <span class="n">wr_ptr</span><span class="p">,</span> <span class="n">check_ptr_d</span><span class="p">,</span> <span class="n">check_ptr_q</span><span class="p">,</span> <span class="n">check_ptr_q1</span><span class="p">,</span> <span class="n">rtrn_ptr</span><span class="p">;</span>
<a name="l-113"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">CACHE_ID_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tx_id</span><span class="p">,</span> <span class="n">rtrn_id</span><span class="p">;</span>
<a name="l-114"></a>
<a name="l-115"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">bdirty_off</span><span class="p">;</span>
<a name="l-116"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">tx_be</span><span class="p">;</span>
<a name="l-117"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wr_paddr</span><span class="p">,</span> <span class="n">rd_paddr</span><span class="p">;</span>
<a name="l-118"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_TAG_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rd_tag_d</span><span class="p">,</span> <span class="n">rd_tag_q</span><span class="p">;</span>
<a name="l-119"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_SET_ASSOC</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">rd_hit_oh_d</span><span class="p">,</span> <span class="n">rd_hit_oh_q</span><span class="p">;</span>
<a name="l-120"></a>  <span class="k">logic</span> <span class="n">check_en_d</span><span class="p">,</span> <span class="n">check_en_q</span><span class="p">,</span> <span class="n">check_en_q1</span><span class="p">;</span>
<a name="l-121"></a>  <span class="k">logic</span> <span class="n">full</span><span class="p">,</span> <span class="n">dirty_rd_en</span><span class="p">,</span> <span class="n">rdy</span><span class="p">;</span>
<a name="l-122"></a>  <span class="k">logic</span> <span class="n">rtrn_empty</span><span class="p">,</span> <span class="n">evict</span><span class="p">;</span>
<a name="l-123"></a>  <span class="k">logic</span> <span class="n">nc_pending_d</span><span class="p">,</span> <span class="n">nc_pending_q</span><span class="p">,</span> <span class="n">addr_is_nc</span><span class="p">;</span>
<a name="l-124"></a>  <span class="k">logic</span> <span class="n">wbuffer_wren</span><span class="p">;</span>
<a name="l-125"></a>  <span class="k">logic</span> <span class="n">free_tx_slots</span><span class="p">;</span>
<a name="l-126"></a>
<a name="l-127"></a>  <span class="k">logic</span> <span class="n">wr_cl_vld_q</span><span class="p">,</span> <span class="n">wr_cl_vld_d</span><span class="p">;</span>
<a name="l-128"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wr_cl_idx_q</span><span class="p">,</span> <span class="n">wr_cl_idx_d</span><span class="p">;</span>
<a name="l-129"></a>
<a name="l-130"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">debug_paddr</span> <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-131"></a>
<a name="l-132"></a>  <span class="n">wbuffer_t</span> <span class="n">wbuffer_check_mux</span><span class="p">,</span> <span class="n">wbuffer_dirty_mux</span><span class="p">;</span>
<a name="l-133"></a>
<a name="l-134"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-135"></a><span class="c1">// misc</span>
<a name="l-136"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-137"></a>
<a name="l-138"></a>  <span class="k">assign</span> <span class="n">miss_nc_o</span> <span class="o">=</span> <span class="n">nc_pending_q</span><span class="p">;</span>
<a name="l-139"></a>
<a name="l-140"></a>  <span class="c1">// noncacheable if request goes to I/O space, or if cache is disabled</span>
<a name="l-141"></a>  <span class="k">assign</span> <span class="n">addr_is_nc</span> <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">cache_en_i</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="o">~</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">is_inside_cacheable_regions</span><span class="p">(</span><span class="n">ArianeCfg</span><span class="p">,</span> <span class="p">{</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">,</span> <span class="p">{</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="p">{</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}}}));</span>
<a name="l-142"></a>
<a name="l-143"></a>  <span class="k">assign</span> <span class="n">miss_we_o</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-144"></a>  <span class="k">assign</span> <span class="n">miss_vld_bits_o</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-145"></a>  <span class="k">assign</span> <span class="n">wbuffer_data_o</span>  <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">;</span>
<a name="l-146"></a>
<a name="l-147"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="no">DCACHE_MAX_TX</span><span class="p">;</span><span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_tx_vld</span>
<a name="l-148"></a>    <span class="k">assign</span> <span class="n">tx_vld_o</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>   <span class="o">=</span> <span class="n">tx_stat_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">vld</span><span class="p">;</span>
<a name="l-149"></a>    <span class="k">assign</span> <span class="n">tx_paddr_o</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">tx_stat_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">ptr</span><span class="p">].</span><span class="n">wtag</span><span class="o">&lt;&lt;</span><span class="mh">3</span><span class="p">;</span>
<a name="l-150"></a>  <span class="k">end</span>
<a name="l-151"></a>
<a name="l-152"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-153"></a><span class="c1">// openpiton does not understand byte enable sigs</span>
<a name="l-154"></a><span class="c1">// need to convert to the four cases:</span>
<a name="l-155"></a><span class="c1">// 00: byte</span>
<a name="l-156"></a><span class="c1">// 01: halfword</span>
<a name="l-157"></a><span class="c1">// 10: word</span>
<a name="l-158"></a><span class="c1">// 11: dword</span>
<a name="l-159"></a><span class="c1">// non-contiguous writes need to be serialized!</span>
<a name="l-160"></a><span class="c1">// e.g. merged dwords with BE like this: 8&#39;b01001100</span>
<a name="l-161"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-162"></a>
<a name="l-163"></a>  <span class="c1">// get byte offset</span>
<a name="l-164"></a>  <span class="n">lzc</span> <span class="p">#(</span>
<a name="l-165"></a>    <span class="p">.</span><span class="no">WIDTH</span> <span class="p">(</span> <span class="mh">8</span> <span class="p">)</span>
<a name="l-166"></a>  <span class="p">)</span> <span class="n">i_vld_bdirty</span> <span class="p">(</span>
<a name="l-167"></a>    <span class="p">.</span><span class="n">in_i</span>    <span class="p">(</span> <span class="n">bdirty</span><span class="p">[</span><span class="n">dirty_ptr</span><span class="p">]</span> <span class="p">),</span>
<a name="l-168"></a>    <span class="p">.</span><span class="n">cnt_o</span>   <span class="p">(</span> <span class="n">bdirty_off</span>        <span class="p">),</span>
<a name="l-169"></a>    <span class="p">.</span><span class="n">empty_o</span> <span class="p">(</span>                   <span class="p">)</span>
<a name="l-170"></a>  <span class="p">);</span>
<a name="l-171"></a>
<a name="l-172"></a>  <span class="c1">// add the offset to the physical base address of this buffer entry</span>
<a name="l-173"></a>  <span class="k">assign</span> <span class="n">miss_paddr_o</span> <span class="o">=</span> <span class="p">{</span><span class="n">wbuffer_dirty_mux</span><span class="p">.</span><span class="n">wtag</span><span class="p">,</span> <span class="n">bdirty_off</span><span class="p">};</span>
<a name="l-174"></a>  <span class="k">assign</span> <span class="n">miss_id_o</span>    <span class="o">=</span> <span class="n">tx_id</span><span class="p">;</span>
<a name="l-175"></a>
<a name="l-176"></a>  <span class="c1">// is there any dirty word to be transmitted, and is there a free TX slot?</span>
<a name="l-177"></a>  <span class="k">assign</span> <span class="n">miss_req_o</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">dirty</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">free_tx_slots</span><span class="p">;</span>
<a name="l-178"></a>
<a name="l-179"></a>  <span class="c1">// get size of aligned words, and the corresponding byte enables</span>
<a name="l-180"></a>  <span class="c1">// note: openpiton can only handle aligned offsets + size, and hence</span>
<a name="l-181"></a>  <span class="c1">// we have to split unaligned data into multiple transfers (see toSize64)</span>
<a name="l-182"></a>  <span class="c1">// e.g. if we have the following valid bytes: 0011_1001 -&gt; TX0: 0000_0001, TX1: 0000_1000, TX2: 0011_0000</span>
<a name="l-183"></a>  <span class="k">assign</span> <span class="n">miss_size_o</span>  <span class="o">=</span> <span class="n">toSize64</span><span class="p">(</span><span class="n">bdirty</span><span class="p">[</span><span class="n">dirty_ptr</span><span class="p">]);</span>
<a name="l-184"></a>
<a name="l-185"></a>  <span class="c1">// replicate transfers shorter than a dword</span>
<a name="l-186"></a>  <span class="k">assign</span> <span class="n">miss_wdata_o</span> <span class="o">=</span> <span class="n">repData64</span><span class="p">(</span><span class="n">wbuffer_dirty_mux</span><span class="p">.</span><span class="n">data</span><span class="p">,</span>
<a name="l-187"></a>                                  <span class="n">bdirty_off</span><span class="p">,</span>
<a name="l-188"></a>                                  <span class="n">miss_size_o</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-189"></a>
<a name="l-190"></a>  <span class="k">assign</span> <span class="n">tx_be</span>        <span class="o">=</span> <span class="n">toByteEnable8</span><span class="p">(</span><span class="n">bdirty_off</span><span class="p">,</span>
<a name="l-191"></a>                                      <span class="n">miss_size_o</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]);</span>
<a name="l-192"></a>
<a name="l-193"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-194"></a><span class="c1">// TX status registers and ID counters</span>
<a name="l-195"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-196"></a>
<a name="l-197"></a>  <span class="c1">// TODO: todo: make this fall through if timing permits it</span>
<a name="l-198"></a>  <span class="n">fifo_v3</span> <span class="p">#(</span>
<a name="l-199"></a>    <span class="p">.</span><span class="no">FALL_THROUGH</span> <span class="p">(</span> <span class="mh">1</span><span class="mb">&#39;b0</span>                  <span class="p">),</span>
<a name="l-200"></a>    <span class="p">.</span><span class="no">DATA_WIDTH</span>   <span class="p">(</span> <span class="n">$clog2</span><span class="p">(</span><span class="no">DCACHE_MAX_TX</span><span class="p">)</span> <span class="p">),</span>
<a name="l-201"></a>    <span class="p">.</span><span class="no">DEPTH</span>        <span class="p">(</span> <span class="no">DCACHE_MAX_TX</span>         <span class="p">)</span>
<a name="l-202"></a>  <span class="p">)</span> <span class="n">i_rtrn_id_fifo</span> <span class="p">(</span>
<a name="l-203"></a>    <span class="p">.</span><span class="n">clk_i</span>      <span class="p">(</span> <span class="n">clk_i</span>            <span class="p">),</span>
<a name="l-204"></a>    <span class="p">.</span><span class="n">rst_ni</span>     <span class="p">(</span> <span class="n">rst_ni</span>           <span class="p">),</span>
<a name="l-205"></a>    <span class="p">.</span><span class="n">flush_i</span>    <span class="p">(</span> <span class="mh">1</span><span class="mb">&#39;b0</span>             <span class="p">),</span>
<a name="l-206"></a>    <span class="p">.</span><span class="n">testmode_i</span> <span class="p">(</span> <span class="mh">1</span><span class="mb">&#39;b0</span>             <span class="p">),</span>
<a name="l-207"></a>    <span class="p">.</span><span class="n">full_o</span>     <span class="p">(</span>                  <span class="p">),</span>
<a name="l-208"></a>    <span class="p">.</span><span class="n">empty_o</span>    <span class="p">(</span> <span class="n">rtrn_empty</span>       <span class="p">),</span>
<a name="l-209"></a>    <span class="p">.</span><span class="n">usage_o</span>    <span class="p">(</span>                  <span class="p">),</span>
<a name="l-210"></a>    <span class="p">.</span><span class="n">data_i</span>     <span class="p">(</span> <span class="n">miss_rtrn_id_i</span>   <span class="p">),</span>
<a name="l-211"></a>    <span class="p">.</span><span class="n">push_i</span>     <span class="p">(</span> <span class="n">miss_rtrn_vld_i</span>  <span class="p">),</span>
<a name="l-212"></a>    <span class="p">.</span><span class="n">data_o</span>     <span class="p">(</span> <span class="n">rtrn_id</span>          <span class="p">),</span>
<a name="l-213"></a>    <span class="p">.</span><span class="n">pop_i</span>      <span class="p">(</span> <span class="n">evict</span>            <span class="p">)</span>
<a name="l-214"></a>  <span class="p">);</span>
<a name="l-215"></a>
<a name="l-216"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_tx_stat</span>
<a name="l-217"></a>    <span class="n">tx_stat_d</span> <span class="o">=</span> <span class="n">tx_stat_q</span><span class="p">;</span>
<a name="l-218"></a>    <span class="n">evict</span>     <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-219"></a>    <span class="n">wr_req_o</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-220"></a>
<a name="l-221"></a>    <span class="c1">// clear entry if it is clear whether it can be pushed to the cache or not</span>
<a name="l-222"></a>    <span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="n">rtrn_empty</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">checked</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-223"></a>      <span class="c1">// check if data is clean and can be written, otherwise skip</span>
<a name="l-224"></a>      <span class="c1">// check if CL is present, otherwise skip</span>
<a name="l-225"></a>      <span class="k">if</span> <span class="p">((</span><span class="o">|</span><span class="n">wr_data_be_o</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">hit_oh</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-226"></a>        <span class="n">wr_req_o</span> <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">hit_oh</span><span class="p">;</span>
<a name="l-227"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">wr_ack_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-228"></a>          <span class="n">evict</span>    <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-229"></a>          <span class="n">tx_stat_d</span><span class="p">[</span><span class="n">rtrn_id</span><span class="p">].</span><span class="n">vld</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-230"></a>        <span class="k">end</span>
<a name="l-231"></a>      <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-232"></a>        <span class="n">evict</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-233"></a>        <span class="n">tx_stat_d</span><span class="p">[</span><span class="n">rtrn_id</span><span class="p">].</span><span class="n">vld</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-234"></a>      <span class="k">end</span>
<a name="l-235"></a>    <span class="k">end</span>
<a name="l-236"></a>
<a name="l-237"></a>    <span class="c1">// allocate a new entry</span>
<a name="l-238"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">dirty_rd_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-239"></a>      <span class="n">tx_stat_d</span><span class="p">[</span><span class="n">tx_id</span><span class="p">].</span><span class="n">vld</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-240"></a>      <span class="n">tx_stat_d</span><span class="p">[</span><span class="n">tx_id</span><span class="p">].</span><span class="n">ptr</span> <span class="o">=</span> <span class="n">dirty_ptr</span><span class="p">;</span>
<a name="l-241"></a>      <span class="n">tx_stat_d</span><span class="p">[</span><span class="n">tx_id</span><span class="p">].</span><span class="n">be</span>  <span class="o">=</span> <span class="n">tx_be</span><span class="p">;</span>
<a name="l-242"></a>    <span class="k">end</span>
<a name="l-243"></a>  <span class="k">end</span>
<a name="l-244"></a>
<a name="l-245"></a>  <span class="k">assign</span> <span class="n">free_tx_slots</span> <span class="o">=</span> <span class="o">|</span><span class="p">(</span><span class="o">~</span><span class="n">tx_vld_o</span><span class="p">);</span>
<a name="l-246"></a>
<a name="l-247"></a>  <span class="c1">// next word to lookup in the cache</span>
<a name="l-248"></a>  <span class="n">rr_arb_tree</span> <span class="p">#(</span>
<a name="l-249"></a>    <span class="p">.</span><span class="n">NumIn</span>     <span class="p">(</span><span class="no">DCACHE_MAX_TX</span><span class="p">),</span>
<a name="l-250"></a>    <span class="p">.</span><span class="n">LockIn</span>    <span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span>
<a name="l-251"></a>    <span class="p">.</span><span class="n">DataWidth</span> <span class="p">(</span><span class="mh">1</span><span class="p">)</span>
<a name="l-252"></a>  <span class="p">)</span> <span class="n">i_tx_id_rr</span> <span class="p">(</span>
<a name="l-253"></a>    <span class="p">.</span><span class="n">clk_i</span>  <span class="p">(</span><span class="n">clk_i</span>       <span class="p">),</span>
<a name="l-254"></a>    <span class="p">.</span><span class="n">rst_ni</span> <span class="p">(</span><span class="n">rst_ni</span>      <span class="p">),</span>
<a name="l-255"></a>    <span class="p">.</span><span class="n">flush_i</span><span class="p">(</span><span class="m">&#39;0</span>          <span class="p">),</span>
<a name="l-256"></a>    <span class="p">.</span><span class="n">rr_i</span>   <span class="p">(</span><span class="m">&#39;0</span>          <span class="p">),</span>
<a name="l-257"></a>    <span class="p">.</span><span class="n">req_i</span>  <span class="p">(</span><span class="o">~</span><span class="n">tx_vld_o</span>   <span class="p">),</span>
<a name="l-258"></a>    <span class="p">.</span><span class="n">gnt_o</span>  <span class="p">(</span>            <span class="p">),</span>
<a name="l-259"></a>    <span class="p">.</span><span class="n">data_i</span> <span class="p">(</span><span class="m">&#39;0</span>          <span class="p">),</span>
<a name="l-260"></a>    <span class="p">.</span><span class="n">gnt_i</span>  <span class="p">(</span><span class="n">dirty_rd_en</span> <span class="p">),</span>
<a name="l-261"></a>    <span class="p">.</span><span class="n">req_o</span>  <span class="p">(</span>            <span class="p">),</span>
<a name="l-262"></a>    <span class="p">.</span><span class="n">data_o</span> <span class="p">(</span>            <span class="p">),</span>
<a name="l-263"></a>    <span class="p">.</span><span class="n">idx_o</span>  <span class="p">(</span><span class="n">tx_id</span>       <span class="p">)</span>
<a name="l-264"></a>  <span class="p">);</span>
<a name="l-265"></a>
<a name="l-266"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-267"></a><span class="c1">// cache readout &amp; update</span>
<a name="l-268"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-269"></a>
<a name="l-270"></a>  <span class="k">assign</span> <span class="n">rd_tag_d</span>   <span class="o">=</span> <span class="n">rd_paddr</span><span class="o">&gt;&gt;</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="p">;</span>
<a name="l-271"></a>
<a name="l-272"></a>  <span class="c1">// trigger TAG readout in cache</span>
<a name="l-273"></a>  <span class="k">assign</span> <span class="n">rd_tag_only_o</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-274"></a>  <span class="k">assign</span> <span class="n">rd_paddr</span>   <span class="o">=</span> <span class="n">wbuffer_check_mux</span><span class="p">.</span><span class="n">wtag</span><span class="o">&lt;&lt;</span><span class="mh">3</span><span class="p">;</span>
<a name="l-275"></a>  <span class="k">assign</span> <span class="n">rd_req_o</span>   <span class="o">=</span> <span class="o">|</span><span class="n">tocheck</span><span class="p">;</span>
<a name="l-276"></a>  <span class="k">assign</span> <span class="n">rd_tag_o</span>   <span class="o">=</span> <span class="n">rd_tag_q</span><span class="p">;</span><span class="c1">//delay by one cycle</span>
<a name="l-277"></a>  <span class="k">assign</span> <span class="n">rd_idx_o</span>   <span class="o">=</span> <span class="n">rd_paddr</span><span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="p">];</span>
<a name="l-278"></a>  <span class="k">assign</span> <span class="n">rd_off_o</span>   <span class="o">=</span> <span class="n">rd_paddr</span><span class="p">[</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-279"></a>  <span class="k">assign</span> <span class="n">check_en_d</span> <span class="o">=</span> <span class="n">rd_req_o</span> <span class="o">&amp;</span> <span class="n">rd_ack_i</span><span class="p">;</span>
<a name="l-280"></a>
<a name="l-281"></a>  <span class="c1">// cache update port</span>
<a name="l-282"></a>  <span class="k">assign</span> <span class="n">rtrn_ptr</span>     <span class="o">=</span> <span class="n">tx_stat_q</span><span class="p">[</span><span class="n">rtrn_id</span><span class="p">].</span><span class="n">ptr</span><span class="p">;</span>
<a name="l-283"></a>  <span class="c1">// if we wrote into a word while it was in-flight, we cannot write the dirty bytes to the cache</span>
<a name="l-284"></a>  <span class="c1">// when the TX returns</span>
<a name="l-285"></a>  <span class="k">assign</span> <span class="n">wr_data_be_o</span> <span class="o">=</span> <span class="n">tx_stat_q</span><span class="p">[</span><span class="n">rtrn_id</span><span class="p">].</span><span class="n">be</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">dirty</span><span class="p">);</span>
<a name="l-286"></a>  <span class="k">assign</span> <span class="n">wr_paddr</span>     <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">wtag</span><span class="o">&lt;&lt;</span><span class="mh">3</span><span class="p">;</span>
<a name="l-287"></a>  <span class="k">assign</span> <span class="n">wr_idx_o</span>     <span class="o">=</span> <span class="n">wr_paddr</span><span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="p">];</span>
<a name="l-288"></a>  <span class="k">assign</span> <span class="n">wr_off_o</span>     <span class="o">=</span> <span class="n">wr_paddr</span><span class="p">[</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a name="l-289"></a>  <span class="k">assign</span> <span class="n">wr_data_o</span>    <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">data</span><span class="p">;</span>
<a name="l-290"></a>
<a name="l-291"></a>
<a name="l-292"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-293"></a><span class="c1">// readout of status bits, index calculation</span>
<a name="l-294"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-295"></a>
<a name="l-296"></a>  <span class="k">logic</span> <span class="p">[</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="no">DCACHE_CL_IDX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">wtag_comp</span><span class="p">;</span>
<a name="l-297"></a>
<a name="l-298"></a>  <span class="k">assign</span> <span class="n">wr_cl_vld_d</span> <span class="o">=</span> <span class="n">wr_cl_vld_i</span><span class="p">;</span>
<a name="l-299"></a>  <span class="k">assign</span> <span class="n">wr_cl_idx_d</span> <span class="o">=</span> <span class="n">wr_cl_idx_i</span><span class="p">;</span>
<a name="l-300"></a>
<a name="l-301"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_flags</span>
<a name="l-302"></a>    <span class="c1">// only for debug, will be pruned</span>
<a name="l-303"></a>    <span class="k">assign</span> <span class="n">debug_paddr</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">wtag</span> <span class="o">&lt;&lt;</span> <span class="mh">3</span><span class="p">;</span>
<a name="l-304"></a>
<a name="l-305"></a>    <span class="c1">// dirty bytes that are ready for transmission.</span>
<a name="l-306"></a>    <span class="c1">// note that we cannot retransmit a word that is already in-flight</span>
<a name="l-307"></a>    <span class="c1">// since the multiple transactions might overtake each other in the memory system!</span>
<a name="l-308"></a>    <span class="k">assign</span> <span class="n">bdirty</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">txblock</span><span class="p">)</span> <span class="o">?</span> <span class="m">&#39;0</span> <span class="o">:</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">dirty</span> <span class="o">&amp;</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">valid</span><span class="p">;</span>
<a name="l-309"></a>
<a name="l-310"></a>
<a name="l-311"></a>    <span class="k">assign</span> <span class="n">dirty</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>          <span class="o">=</span> <span class="o">|</span><span class="n">bdirty</span><span class="p">[</span><span class="n">k</span><span class="p">];</span>
<a name="l-312"></a>    <span class="k">assign</span> <span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>          <span class="o">=</span> <span class="o">|</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">valid</span><span class="p">;</span>
<a name="l-313"></a>    <span class="k">assign</span> <span class="n">wbuffer_hit_oh</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">wtag</span> <span class="o">==</span> <span class="p">{</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">,</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_index</span><span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">3</span><span class="p">]});</span>
<a name="l-314"></a>
<a name="l-315"></a>    <span class="c1">// checks if an invalidation/cache refill hits a particular word</span>
<a name="l-316"></a>    <span class="c1">// note: an invalidation can hit multiple words!</span>
<a name="l-317"></a>    <span class="c1">// need to respect previous cycle, too, since we add a cycle of latency to the rd_hit_oh_i signal...</span>
<a name="l-318"></a>    <span class="k">assign</span> <span class="n">wtag_comp</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">wtag</span><span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">4</span><span class="o">:</span><span class="no">DCACHE_OFFSET_WIDTH</span><span class="o">-</span><span class="mh">3</span><span class="p">];</span>
<a name="l-319"></a>    <span class="k">assign</span> <span class="n">inval_hit</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>  <span class="o">=</span> <span class="p">(</span><span class="n">wr_cl_vld_d</span> <span class="o">&amp;</span> <span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">wtag_comp</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">==</span> <span class="n">wr_cl_idx_d</span><span class="p">))</span> <span class="o">|</span>
<a name="l-320"></a>                           <span class="p">(</span><span class="n">wr_cl_vld_q</span> <span class="o">&amp;</span> <span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">wtag_comp</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">==</span> <span class="n">wr_cl_idx_q</span><span class="p">));</span>
<a name="l-321"></a>
<a name="l-322"></a>    <span class="c1">// these word have to be looked up in the cache</span>
<a name="l-323"></a>    <span class="k">assign</span> <span class="n">tocheck</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>       <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">checked</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">];</span>
<a name="l-324"></a>  <span class="k">end</span>
<a name="l-325"></a>
<a name="l-326"></a>  <span class="k">assign</span> <span class="n">wr_ptr</span>     <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_hit_oh</span><span class="p">)</span> <span class="o">?</span> <span class="n">hit_ptr</span> <span class="o">:</span> <span class="n">next_ptr</span><span class="p">;</span>
<a name="l-327"></a>  <span class="k">assign</span> <span class="n">empty_o</span>    <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="o">|</span><span class="n">valid</span><span class="p">);</span>
<a name="l-328"></a>  <span class="k">assign</span> <span class="n">rdy</span>        <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_hit_oh</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="o">~</span><span class="n">full</span><span class="p">);</span>
<a name="l-329"></a>
<a name="l-330"></a>  <span class="c1">// next free entry in the buffer</span>
<a name="l-331"></a>  <span class="n">lzc</span> <span class="p">#(</span>
<a name="l-332"></a>    <span class="p">.</span><span class="no">WIDTH</span> <span class="p">(</span> <span class="no">DCACHE_WBUF_DEPTH</span> <span class="p">)</span>
<a name="l-333"></a>  <span class="p">)</span> <span class="n">i_vld_lzc</span> <span class="p">(</span>
<a name="l-334"></a>    <span class="p">.</span><span class="n">in_i</span>    <span class="p">(</span> <span class="o">~</span><span class="n">valid</span>        <span class="p">),</span>
<a name="l-335"></a>    <span class="p">.</span><span class="n">cnt_o</span>   <span class="p">(</span> <span class="n">next_ptr</span>      <span class="p">),</span>
<a name="l-336"></a>    <span class="p">.</span><span class="n">empty_o</span> <span class="p">(</span> <span class="n">full</span>          <span class="p">)</span>
<a name="l-337"></a>  <span class="p">);</span>
<a name="l-338"></a>
<a name="l-339"></a>  <span class="c1">// get index of hit</span>
<a name="l-340"></a>  <span class="n">lzc</span> <span class="p">#(</span>
<a name="l-341"></a>    <span class="p">.</span><span class="no">WIDTH</span> <span class="p">(</span> <span class="no">DCACHE_WBUF_DEPTH</span> <span class="p">)</span>
<a name="l-342"></a>  <span class="p">)</span> <span class="n">i_hit_lzc</span> <span class="p">(</span>
<a name="l-343"></a>    <span class="p">.</span><span class="n">in_i</span>    <span class="p">(</span> <span class="n">wbuffer_hit_oh</span> <span class="p">),</span>
<a name="l-344"></a>    <span class="p">.</span><span class="n">cnt_o</span>   <span class="p">(</span> <span class="n">hit_ptr</span>        <span class="p">),</span>
<a name="l-345"></a>    <span class="p">.</span><span class="n">empty_o</span> <span class="p">(</span>                <span class="p">)</span>
<a name="l-346"></a>  <span class="p">);</span>
<a name="l-347"></a>
<a name="l-348"></a>  <span class="c1">// next dirty word to serve</span>
<a name="l-349"></a>  <span class="n">rr_arb_tree</span> <span class="p">#(</span>
<a name="l-350"></a>    <span class="p">.</span><span class="n">NumIn</span>     <span class="p">(</span> <span class="no">DCACHE_WBUF_DEPTH</span> <span class="p">),</span>
<a name="l-351"></a>    <span class="p">.</span><span class="n">LockIn</span>    <span class="p">(</span> <span class="mh">1</span><span class="mb">&#39;b1</span>              <span class="p">),</span>
<a name="l-352"></a>    <span class="p">.</span><span class="n">DataType</span>  <span class="p">(</span> <span class="n">wbuffer_t</span>         <span class="p">)</span>
<a name="l-353"></a>  <span class="p">)</span> <span class="n">i_dirty_rr</span> <span class="p">(</span>
<a name="l-354"></a>    <span class="p">.</span><span class="n">clk_i</span>  <span class="p">(</span> <span class="n">clk_i</span>             <span class="p">),</span>
<a name="l-355"></a>    <span class="p">.</span><span class="n">rst_ni</span> <span class="p">(</span> <span class="n">rst_ni</span>            <span class="p">),</span>
<a name="l-356"></a>    <span class="p">.</span><span class="n">flush_i</span><span class="p">(</span> <span class="m">&#39;0</span>                <span class="p">),</span>
<a name="l-357"></a>    <span class="p">.</span><span class="n">rr_i</span>   <span class="p">(</span> <span class="m">&#39;0</span>                <span class="p">),</span>
<a name="l-358"></a>    <span class="p">.</span><span class="n">req_i</span>  <span class="p">(</span> <span class="n">dirty</span>             <span class="p">),</span>
<a name="l-359"></a>    <span class="p">.</span><span class="n">gnt_o</span>  <span class="p">(</span>                   <span class="p">),</span>
<a name="l-360"></a>    <span class="p">.</span><span class="n">data_i</span> <span class="p">(</span> <span class="n">wbuffer_q</span>         <span class="p">),</span>
<a name="l-361"></a>    <span class="p">.</span><span class="n">gnt_i</span>  <span class="p">(</span> <span class="n">dirty_rd_en</span>       <span class="p">),</span>
<a name="l-362"></a>    <span class="p">.</span><span class="n">req_o</span>  <span class="p">(</span>                   <span class="p">),</span>
<a name="l-363"></a>    <span class="p">.</span><span class="n">data_o</span> <span class="p">(</span> <span class="n">wbuffer_dirty_mux</span> <span class="p">),</span>
<a name="l-364"></a>    <span class="p">.</span><span class="n">idx_o</span>  <span class="p">(</span> <span class="n">dirty_ptr</span>         <span class="p">)</span>
<a name="l-365"></a>  <span class="p">);</span>
<a name="l-366"></a>
<a name="l-367"></a>  <span class="c1">// next word to lookup in the cache</span>
<a name="l-368"></a>  <span class="n">rr_arb_tree</span> <span class="p">#(</span>
<a name="l-369"></a>    <span class="p">.</span><span class="n">NumIn</span>     <span class="p">(</span> <span class="no">DCACHE_WBUF_DEPTH</span> <span class="p">),</span>
<a name="l-370"></a>    <span class="p">.</span><span class="n">DataType</span>  <span class="p">(</span> <span class="n">wbuffer_t</span>         <span class="p">)</span>
<a name="l-371"></a>  <span class="p">)</span> <span class="n">i_clean_rr</span> <span class="p">(</span>
<a name="l-372"></a>    <span class="p">.</span><span class="n">clk_i</span>  <span class="p">(</span> <span class="n">clk_i</span>             <span class="p">),</span>
<a name="l-373"></a>    <span class="p">.</span><span class="n">rst_ni</span> <span class="p">(</span> <span class="n">rst_ni</span>            <span class="p">),</span>
<a name="l-374"></a>    <span class="p">.</span><span class="n">flush_i</span><span class="p">(</span> <span class="m">&#39;0</span>                <span class="p">),</span>
<a name="l-375"></a>    <span class="p">.</span><span class="n">rr_i</span>   <span class="p">(</span> <span class="m">&#39;0</span>                <span class="p">),</span>
<a name="l-376"></a>    <span class="p">.</span><span class="n">req_i</span>  <span class="p">(</span> <span class="n">tocheck</span>           <span class="p">),</span>
<a name="l-377"></a>    <span class="p">.</span><span class="n">gnt_o</span>  <span class="p">(</span>                   <span class="p">),</span>
<a name="l-378"></a>    <span class="p">.</span><span class="n">data_i</span> <span class="p">(</span> <span class="n">wbuffer_q</span>         <span class="p">),</span>
<a name="l-379"></a>    <span class="p">.</span><span class="n">gnt_i</span>  <span class="p">(</span> <span class="n">check_en_d</span>        <span class="p">),</span>
<a name="l-380"></a>    <span class="p">.</span><span class="n">req_o</span>  <span class="p">(</span>                   <span class="p">),</span>
<a name="l-381"></a>    <span class="p">.</span><span class="n">data_o</span> <span class="p">(</span> <span class="n">wbuffer_check_mux</span> <span class="p">),</span>
<a name="l-382"></a>    <span class="p">.</span><span class="n">idx_o</span>  <span class="p">(</span> <span class="n">check_ptr_d</span>       <span class="p">)</span>
<a name="l-383"></a>  <span class="p">);</span>
<a name="l-384"></a>
<a name="l-385"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-386"></a><span class="c1">// update logic</span>
<a name="l-387"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-388"></a>
<a name="l-389"></a>  <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-390"></a>  <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_rdata</span>  <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-391"></a>
<a name="l-392"></a>  <span class="k">assign</span> <span class="n">rd_hit_oh_d</span> <span class="o">=</span> <span class="n">rd_hit_oh_i</span><span class="p">;</span>
<a name="l-393"></a>
<a name="l-394"></a>  <span class="c1">// TODO: rewrite and separate into MUXES and write strobe logic</span>
<a name="l-395"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_buffer</span>
<a name="l-396"></a>    <span class="n">wbuffer_d</span>           <span class="o">=</span> <span class="n">wbuffer_q</span><span class="p">;</span>
<a name="l-397"></a>    <span class="n">nc_pending_d</span>        <span class="o">=</span> <span class="n">nc_pending_q</span><span class="p">;</span>
<a name="l-398"></a>    <span class="n">dirty_rd_en</span>         <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-399"></a>    <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-400"></a>    <span class="n">wbuffer_wren</span>        <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-401"></a>
<a name="l-402"></a>    <span class="c1">// TAG lookup returns, mark corresponding word</span>
<a name="l-403"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">check_en_q1</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-404"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">check_ptr_q1</span><span class="p">].</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-405"></a>        <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">check_ptr_q1</span><span class="p">].</span><span class="n">checked</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-406"></a>        <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">check_ptr_q1</span><span class="p">].</span><span class="n">hit_oh</span> <span class="o">=</span> <span class="n">rd_hit_oh_q</span><span class="p">;</span>
<a name="l-407"></a>      <span class="k">end</span>
<a name="l-408"></a>    <span class="k">end</span>
<a name="l-409"></a>
<a name="l-410"></a>    <span class="c1">// if an invalidation or cache line refill comes in and hits on the write buffer,</span>
<a name="l-411"></a>    <span class="c1">// we have to discard our knowledge of the corresponding cacheline state</span>
<a name="l-412"></a>    <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-413"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">inval_hit</span><span class="p">[</span><span class="n">k</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-414"></a>        <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">checked</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-415"></a>      <span class="k">end</span>
<a name="l-416"></a>    <span class="k">end</span>
<a name="l-417"></a>
<a name="l-418"></a>    <span class="c1">// once TX write response came back, we can clear the TX block. if it was not dirty, we</span>
<a name="l-419"></a>    <span class="c1">// can completely evict it - otherwise we have to leave it there for retransmission</span>
<a name="l-420"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">evict</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-421"></a>      <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="mh">8</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-422"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">tx_stat_q</span><span class="p">[</span><span class="n">rtrn_id</span><span class="p">].</span><span class="n">be</span><span class="p">[</span><span class="n">k</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-423"></a>          <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">txblock</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-424"></a>          <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">dirty</span><span class="p">[</span><span class="n">k</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-425"></a>            <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-426"></a>
<a name="l-427"></a>            <span class="c1">// NOTE: this is not strictly needed, but makes it much</span>
<a name="l-428"></a>            <span class="c1">// easier to debug, since no invalid data remains in the buffer</span>
<a name="l-429"></a>            <span class="c1">// wbuffer_d[rtrn_ptr].data[k*8 +:8] = &#39;0;</span>
<a name="l-430"></a>          <span class="k">end</span>
<a name="l-431"></a>        <span class="k">end</span>
<a name="l-432"></a>      <span class="k">end</span>
<a name="l-433"></a>      <span class="c1">// if all bytes are evicted, clear the cache status flag</span>
<a name="l-434"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">wbuffer_d</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">valid</span> <span class="o">==</span> <span class="mh">0</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-435"></a>        <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">checked</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-436"></a>      <span class="k">end</span>
<a name="l-437"></a>    <span class="k">end</span>
<a name="l-438"></a>
<a name="l-439"></a>    <span class="c1">// mark bytes sent out to the memory system</span>
<a name="l-440"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">miss_req_o</span> <span class="o">&amp;&amp;</span> <span class="n">miss_ack_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-441"></a>      <span class="n">dirty_rd_en</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-442"></a>      <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="mh">8</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-443"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">tx_be</span><span class="p">[</span><span class="n">k</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-444"></a>          <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">dirty_ptr</span><span class="p">].</span><span class="n">dirty</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>   <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-445"></a>          <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">dirty_ptr</span><span class="p">].</span><span class="n">txblock</span><span class="p">[</span><span class="n">k</span><span class="p">]</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-446"></a>        <span class="k">end</span>
<a name="l-447"></a>      <span class="k">end</span>
<a name="l-448"></a>    <span class="k">end</span>
<a name="l-449"></a>
<a name="l-450"></a>    <span class="c1">// write new word into the buffer</span>
<a name="l-451"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span> <span class="o">&amp;&amp;</span> <span class="n">rdy</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-452"></a>      <span class="c1">// in case we have an NC address, need to drain the buffer first</span>
<a name="l-453"></a>      <span class="c1">// in case we are serving an NC address,  we block until it is written to memory</span>
<a name="l-454"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">empty_o</span> <span class="o">||</span> <span class="o">!</span><span class="p">(</span><span class="n">addr_is_nc</span> <span class="o">||</span> <span class="n">nc_pending_q</span><span class="p">))</span> <span class="k">begin</span>
<a name="l-455"></a>        <span class="n">wbuffer_wren</span>              <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-456"></a>
<a name="l-457"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-458"></a>        <span class="n">nc_pending_d</span>              <span class="o">=</span> <span class="n">addr_is_nc</span><span class="p">;</span>
<a name="l-459"></a>
<a name="l-460"></a>        <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">wr_ptr</span><span class="p">].</span><span class="n">checked</span> <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-461"></a>        <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">wr_ptr</span><span class="p">].</span><span class="n">wtag</span>    <span class="o">=</span> <span class="p">{</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">address_tag</span><span class="p">,</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">address_index</span><span class="p">[</span><span class="no">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">3</span><span class="p">]};</span>
<a name="l-462"></a>
<a name="l-463"></a>        <span class="c1">// mark bytes as dirty</span>
<a name="l-464"></a>        <span class="k">for</span> <span class="p">(</span><span class="k">int</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="mh">8</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-465"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_be</span><span class="p">[</span><span class="n">k</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-466"></a>            <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">wr_ptr</span><span class="p">].</span><span class="n">valid</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-467"></a>            <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">wr_ptr</span><span class="p">].</span><span class="n">dirty</span><span class="p">[</span><span class="n">k</span><span class="p">]</span>       <span class="o">=</span> <span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a name="l-468"></a>            <span class="n">wbuffer_d</span><span class="p">[</span><span class="n">wr_ptr</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="n">k</span><span class="o">*</span><span class="mh">8</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">]</span> <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_wdata</span><span class="p">[</span><span class="n">k</span><span class="o">*</span><span class="mh">8</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">];</span>
<a name="l-469"></a>          <span class="k">end</span>
<a name="l-470"></a>        <span class="k">end</span>
<a name="l-471"></a>      <span class="k">end</span>
<a name="l-472"></a>    <span class="k">end</span>
<a name="l-473"></a>  <span class="k">end</span>
<a name="l-474"></a>
<a name="l-475"></a>
<a name="l-476"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-477"></a><span class="c1">// ff&#39;s</span>
<a name="l-478"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-479"></a>
<a name="l-480"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_regs</span>
<a name="l-481"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-482"></a>      <span class="n">wbuffer_q</span>     <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="m">&#39;0</span><span class="p">};</span>
<a name="l-483"></a>      <span class="n">tx_stat_q</span>     <span class="o">&lt;=</span> <span class="p">&#39;{</span><span class="k">default</span><span class="o">:</span> <span class="m">&#39;0</span><span class="p">};</span>
<a name="l-484"></a>      <span class="n">nc_pending_q</span>  <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-485"></a>      <span class="n">check_ptr_q</span>   <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-486"></a>      <span class="n">check_ptr_q1</span>  <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-487"></a>      <span class="n">check_en_q</span>    <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-488"></a>      <span class="n">check_en_q1</span>   <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-489"></a>      <span class="n">rd_tag_q</span>      <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-490"></a>      <span class="n">rd_hit_oh_q</span>   <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-491"></a>      <span class="n">wr_cl_vld_q</span>   <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-492"></a>      <span class="n">wr_cl_idx_q</span>   <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-493"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-494"></a>      <span class="n">wbuffer_q</span>     <span class="o">&lt;=</span> <span class="n">wbuffer_d</span><span class="p">;</span>
<a name="l-495"></a>      <span class="n">tx_stat_q</span>     <span class="o">&lt;=</span> <span class="n">tx_stat_d</span><span class="p">;</span>
<a name="l-496"></a>      <span class="n">nc_pending_q</span>  <span class="o">&lt;=</span> <span class="n">nc_pending_d</span><span class="p">;</span>
<a name="l-497"></a>      <span class="n">check_ptr_q</span>   <span class="o">&lt;=</span> <span class="n">check_ptr_d</span><span class="p">;</span>
<a name="l-498"></a>      <span class="n">check_ptr_q1</span>  <span class="o">&lt;=</span> <span class="n">check_ptr_q</span><span class="p">;</span>
<a name="l-499"></a>      <span class="n">check_en_q</span>    <span class="o">&lt;=</span> <span class="n">check_en_d</span><span class="p">;</span>
<a name="l-500"></a>      <span class="n">check_en_q1</span>   <span class="o">&lt;=</span> <span class="n">check_en_q</span><span class="p">;</span>
<a name="l-501"></a>      <span class="n">rd_tag_q</span>      <span class="o">&lt;=</span> <span class="n">rd_tag_d</span><span class="p">;</span>
<a name="l-502"></a>      <span class="n">rd_hit_oh_q</span>   <span class="o">&lt;=</span> <span class="n">rd_hit_oh_d</span><span class="p">;</span>
<a name="l-503"></a>      <span class="n">wr_cl_vld_q</span>   <span class="o">&lt;=</span> <span class="n">wr_cl_vld_d</span><span class="p">;</span>
<a name="l-504"></a>      <span class="n">wr_cl_idx_q</span>   <span class="o">&lt;=</span> <span class="n">wr_cl_idx_d</span><span class="p">;</span>
<a name="l-505"></a>    <span class="k">end</span>
<a name="l-506"></a>  <span class="k">end</span>
<a name="l-507"></a>
<a name="l-508"></a>
<a name="l-509"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-510"></a><span class="c1">// assertions</span>
<a name="l-511"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-512"></a>
<a name="l-513"></a><span class="c1">//pragma translate_off</span>
<a name="l-514"></a><span class="no">`ifndef</span> <span class="no">VERILATOR</span>
<a name="l-515"></a>
<a name="l-516"></a>  <span class="nl">hot1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-517"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span> <span class="o">|-&gt;</span> <span class="n">$onehot0</span><span class="p">(</span><span class="n">wbuffer_hit_oh</span><span class="p">))</span>
<a name="l-518"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] wbuffer_hit_oh signal must be hot1&quot;</span><span class="p">);</span>
<a name="l-519"></a>
<a name="l-520"></a>  <span class="nl">tx_status:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-521"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">evict</span> <span class="o">&amp;&amp;</span> <span class="n">miss_ack_i</span> <span class="o">&amp;&amp;</span> <span class="n">miss_req_o</span> <span class="o">|-&gt;</span> <span class="p">(</span><span class="n">tx_id</span> <span class="o">!=</span> <span class="n">rtrn_id</span><span class="p">))</span>
<a name="l-522"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] cannot allocate and clear same tx slot id in the same cycle&quot;</span><span class="p">);</span>
<a name="l-523"></a>
<a name="l-524"></a>  <span class="nl">tx_valid0:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-525"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">evict</span> <span class="o">|-&gt;</span> <span class="n">tx_stat_q</span><span class="p">[</span><span class="n">rtrn_id</span><span class="p">].</span><span class="n">vld</span><span class="p">)</span>
<a name="l-526"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] evicting invalid transaction slot&quot;</span><span class="p">);</span>
<a name="l-527"></a>
<a name="l-528"></a>  <span class="nl">tx_valid1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-529"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">evict</span> <span class="o">|-&gt;</span> <span class="o">|</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">rtrn_ptr</span><span class="p">].</span><span class="n">valid</span><span class="p">)</span>
<a name="l-530"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] wbuffer entry corresponding to this transaction is invalid&quot;</span><span class="p">);</span>
<a name="l-531"></a>
<a name="l-532"></a>  <span class="nl">write_full:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-533"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_req</span> <span class="o">|-&gt;</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_gnt</span> <span class="o">|-&gt;</span> <span class="p">((</span><span class="o">!</span><span class="n">full</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="o">|</span><span class="n">wbuffer_hit_oh</span><span class="p">)))</span>
<a name="l-534"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] cannot write if full or no hit&quot;</span><span class="p">);</span>
<a name="l-535"></a>
<a name="l-536"></a>  <span class="nl">unused0:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-537"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">tag_valid</span><span class="p">)</span>
<a name="l-538"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] req_port_i.tag_valid should not be asserted&quot;</span><span class="p">);</span>
<a name="l-539"></a>
<a name="l-540"></a>  <span class="nl">unused1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-541"></a>    <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">kill_req</span><span class="p">)</span>
<a name="l-542"></a>      <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] req_port_i.kill_req should not be asserted&quot;</span><span class="p">);</span>
<a name="l-543"></a>
<a name="l-544"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">k</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">k</span><span class="o">&lt;</span><span class="no">DCACHE_WBUF_DEPTH</span><span class="p">;</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_assert1</span>
<a name="l-545"></a>    <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">j</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span> <span class="n">j</span><span class="o">&lt;</span><span class="mh">8</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_assert2</span>
<a name="l-546"></a>      <span class="nl">byteStates:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(</span>
<a name="l-547"></a>        <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="p">{</span><span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">valid</span><span class="p">[</span><span class="n">j</span><span class="p">],</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">dirty</span><span class="p">[</span><span class="n">j</span><span class="p">],</span> <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">txblock</span><span class="p">[</span><span class="n">j</span><span class="p">]}</span> <span class="k">inside</span> <span class="p">{</span><span class="mh">3</span><span class="mb">&#39;b000</span><span class="p">,</span> <span class="mh">3</span><span class="mb">&#39;b110</span><span class="p">,</span> <span class="mh">3</span><span class="mb">&#39;b101</span><span class="p">,</span> <span class="mh">3</span><span class="mb">&#39;b111</span><span class="p">}</span> <span class="p">)</span>
<a name="l-548"></a>          <span class="k">else</span> <span class="n">$fatal</span><span class="p">(</span><span class="mh">1</span><span class="p">,</span><span class="s">&quot;[l1 dcache wbuffer] byte %02d of wbuffer entry %02d has invalid state: valid=%01b, dirty=%01b, txblock=%01b&quot;</span><span class="p">,</span>
<a name="l-549"></a>            <span class="n">j</span><span class="p">,</span><span class="n">k</span><span class="p">,</span>
<a name="l-550"></a>            <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">valid</span><span class="p">[</span><span class="n">j</span><span class="p">],</span>
<a name="l-551"></a>            <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">dirty</span><span class="p">[</span><span class="n">j</span><span class="p">],</span>
<a name="l-552"></a>            <span class="n">wbuffer_q</span><span class="p">[</span><span class="n">k</span><span class="p">].</span><span class="n">txblock</span><span class="p">[</span><span class="n">j</span><span class="p">]);</span>
<a name="l-553"></a>    <span class="k">end</span>
<a name="l-554"></a>  <span class="k">end</span>
<a name="l-555"></a><span class="no">`endif</span>
<a name="l-556"></a><span class="c1">//pragma translate_on</span>
<a name="l-557"></a>
<a name="l-558"></a><span class="k">endmodule</span> <span class="c1">// wt_dcache_wbuffer</span>
</pre></div>
</td></tr></table>
  </body>
</html>