INFO: [HLS 200-10] Running 'D:/Softwares/VLSI/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'SDTheSlayer' on host 'omen' (Windows NT_amd64 version 6.2) on Fri Apr 09 19:15:43 +0530 2021
INFO: [HLS 200-10] In directory 'C:/Work/CS577_Group13_Project/bnn-fpga'
Sourcing Tcl script 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/cosim.tcl'
INFO: [HLS 200-10] Opening project 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6'.
INFO: [HLS 200-10] Opening solution 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 3.125ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Softwares/VLSI/Vivado/2019.1/common/technology/xilinx/Kintex-7/Kintex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Kintex-7/Kintex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7k70t-fbv676-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Softwares/VLSI/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling AccelSchedule.cpp_pre.cpp.tb.cpp
   Compiling Common.cpp_pre.cpp.tb.cpp
   Compiling Dense.cpp_pre.cpp.tb.cpp
   Compiling InputConv.cpp_pre.cpp.tb.cpp
   Compiling apatb_top.cpp
   Compiling Accel.cpp_pre.cpp.tb.cpp
   Compiling accel_test_random.cpp_pre.cpp.tb.cpp
   Compiling AccelPrint.cpp_pre.cpp.tb.cpp
   Compiling AccelTest.cpp_pre.cpp.tb.cpp
   Compiling Timer.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
#### Testing convolution with 64 inputs, width 8 ####
>> (Wt, KH) batch: (512 256)
>> Final batch: 1
*bin out*:
 0  0 -1 -1 -1 -1 -1 -1 
-1  0  0  0 -1 -1 -1 -1 
-1  0 -1  0  0 -1 -1 -1 
-1 -1  0 -1 -1 -1 -1 -1 
 0  0 -1 -1  0 -1 -1  0 
-1 -1  0  0 -1  0  0 -1 
 0 -1 -1 -1 -1 -1 -1  0 
 0  0 -1 -1 -1 -1 -1 -1 
--1--
*bin ref*:
 0  0 -1 -1 -1 -1 -1 -1 
-1  0  0  0 -1 -1 -1 -1 
-1  0 -1  0  0 -1 -1 -1 
-1 -1  0 -1 -1 -1 -1 -1 
 0  0 -1 -1  0 -1 -1  0 
-1 -1  0  0 -1  0  0 -1 
 0 -1 -1 -1 -1 -1 -1  0 
 0  0 -1 -1 -1 -1 -1 -1 
--1--
## Checking results ##
Error rate:  0.0000%
Tests passed!
xl-Conv1            :      1 calls;  0.141 secs total time
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Work\CS577_Group13_Project\bnn-fpga\BNN_6\solution1\sim\verilog>set PATH= 

C:\Work\CS577_Group13_Project\bnn-fpga\BNN_6\solution1\sim\verilog>call D:/Softwares/VLSI/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_top_top glbl -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Softwares/VLSI/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s top  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Softwares/VLSI/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares/VLSI/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_top glbl -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Softwares/VLSI/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_dmem_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dmem_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_dmem_o_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_dmem_o_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_kh_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kh_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/AESL_automem_wt_i_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_wt_i_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/bin_conv_fixed_bubkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bubkb_ram
INFO: [VRFC 10-311] analyzing module bin_conv_fixed_bubkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_dmem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_dmem_V_ram
INFO: [VRFC 10-311] analyzing module top_dmem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_kh_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kh_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_kh_mem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mul_mul_15ns_bdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_mul_15ns_bdk_DSP48_0
INFO: [VRFC 10-311] analyzing module top_mul_mul_15ns_bdk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_mux_42_2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mux_42_2_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top_wt_mem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_wt_mem_V_ram
INFO: [VRFC 10-311] analyzing module top_wt_mem_V
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_dmem_V_ram
Compiling module xil_defaultlib.top_dmem_V(DataWidth=64,AddressR...
Compiling module xil_defaultlib.top_wt_mem_V_ram
Compiling module xil_defaultlib.top_wt_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.top_kh_mem_V_ram
Compiling module xil_defaultlib.top_kh_mem_V(DataWidth=64,Addres...
Compiling module xil_defaultlib.bin_conv_fixed_bubkb_ram
Compiling module xil_defaultlib.bin_conv_fixed_bubkb(DataWidth=1...
Compiling module xil_defaultlib.top_mux_42_2_1_1(ID=1,din0_WIDTH...
Compiling module xil_defaultlib.top_mul_mul_15ns_bdk_DSP48_0
Compiling module xil_defaultlib.top_mul_mul_15ns_bdk(ID=1,NUM_ST...
Compiling module xil_defaultlib.bin_conv
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_automem_wt_i_V
Compiling module xil_defaultlib.AESL_automem_kh_i_V
Compiling module xil_defaultlib.AESL_automem_dmem_i_V
Compiling module xil_defaultlib.AESL_automem_dmem_o_V
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/xsim.dir/top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/xsim.dir/top/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr  9 19:18:20 2021. For additional details about this file, please refer to the WebTalk help file at D:/Softwares/VLSI/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.289 ; gain = 17.914
INFO: [Common 17-206] Exiting Webtalk at Fri Apr  9 19:18:20 2021...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/top/xsim_script.tcl
# xsim {top} -autoloadwcfg -tclbatch {top.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "163000"
// RTL Simulation : 1 / 1 [100.00%] @ "126413000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 126512500 ps : File "C:/Work/CS577_Group13_Project/bnn-fpga/BNN_6/solution1/sim/verilog/top.autotb.v" Line 635
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr  9 19:18:31 2021...
INFO: [COSIM 212-316] Starting C post checking ...
#### Testing convolution with 64 inputs, width 8 ####
>> (Wt, KH) batch: (512 256)
>> Final batch: 1
*bin out*:
 0  0 -1 -1 -1 -1 -1 -1 
-1  0  0  0 -1 -1 -1 -1 
-1  0 -1  0  0 -1 -1 -1 
-1 -1  0 -1 -1 -1 -1 -1 
 0  0 -1 -1  0 -1 -1  0 
-1 -1  0  0 -1  0  0 -1 
 0 -1 -1 -1 -1 -1 -1  0 
 0  0 -1 -1 -1 -1 -1 -1 
--1--
*bin ref*:
 0  0 -1 -1 -1 -1 -1 -1 
-1  0  0  0 -1 -1 -1 -1 
-1  0 -1  0  0 -1 -1 -1 
-1 -1  0 -1 -1 -1 -1 -1 
 0  0 -1 -1  0 -1 -1  0 
-1 -1  0  0 -1  0  0 -1 
 0 -1 -1 -1 -1 -1 -1  0 
 0  0 -1 -1 -1 -1 -1 -1 
--1--
## Checking results ##
Error rate:  0.0000%
Tests passed!
xl-Conv1            :      1 calls;  0.000 usecs total time
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
