Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date             : Wed Oct 14 09:25:05 2020
| Host             : JAMES-LENOVO running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_wrapper_power_routed.rpt -pb top_level_wrapper_power_summary_routed.pb -rpx top_level_wrapper_power_routed.rpx
| Design           : top_level_wrapper
| Device           : xczu29dr-ffvf1760-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.990       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.685       |
| Device Static (W)        | 1.305        |
| Effective TJA (C/W)      | 0.8          |
| Max Ambient (C)          | 90.8         |
| Junction Temperature (C) | 34.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.301 |       15 |       --- |             --- |
| CLB Logic                |     0.281 |    83284 |       --- |             --- |
|   LUT as Logic           |     0.168 |    31109 |    425280 |            7.31 |
|   LUT as Shift Register  |     0.065 |     2768 |    213600 |            1.30 |
|   LUT as Distributed RAM |     0.029 |     1020 |    213600 |            0.48 |
|   Register               |     0.015 |    38006 |    850560 |            4.47 |
|   CARRY8                 |     0.005 |      332 |     53160 |            0.62 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |     0.000 |     1593 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      201 |    425280 |            0.05 |
| Signals                  |     0.375 |    77595 |       --- |             --- |
| Block RAM                |     0.550 |      294 |      1080 |           27.22 |
| RFAMS                    |     6.581 |        8 |       --- |             --- |
|   RFADC                  |     3.598 |        4 |         4 |          100.00 |
|   RFDAC                  |     2.983 |        4 |         4 |          100.00 |
| PS8                      |     2.596 |        1 |       --- |             --- |
| Static Power             |     1.305 |          |           |                 |
|   PS Static              |     0.105 |          |           |                 |
|   PL Static              |     1.200 |          |           |                 |
| Total                    |    11.990 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     2.115 |       1.725 |      0.389 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.073 |       0.000 |      0.073 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.092 |       0.049 |      0.044 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.275 |       0.000 |      0.275 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.058 |       0.000 |      0.058 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.534 |       0.495 |      0.040 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.225 |       0.216 |      0.008 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.657 |       0.652 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     1.159 |       1.125 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_AMS      |       0.850 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
| DACAVCC         |       0.925 |     1.596 |       1.579 |      0.017 |       NA    | Unspecified | NA         |
| DACAVCCAUX      |       1.800 |     0.291 |       0.290 |      0.001 |       NA    | Unspecified | NA         |
| DACAVTT         |       2.500 |     0.411 |       0.400 |      0.011 |       NA    | Unspecified | NA         |
| ADCAVCC         |       0.925 |     1.537 |       1.522 |      0.014 |       NA    | Unspecified | NA         |
| ADCAVCCAUX      |       1.800 |     1.264 |       1.216 |      0.048 |       NA    | Unspecified | NA         |
| MGTYAVcc        |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt        |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux      |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.9                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                                                 | Constraint (ns) |
+------------+--------------------------------------------------------------------------------------------------------+-----------------+
| RFDAC0_CLK | top_level_i/usp_rf_data_converter_0/inst/top_level_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_clk_n_1 |             4.0 |
| clk_pl_0   | top_level_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                |            10.0 |
+------------+--------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| top_level_wrapper           |    10.685 |
|   top_level_i               |    10.685 |
|     axi_dma_0               |     0.015 |
|       U0                    |     0.015 |
|     axi_smc                 |     0.069 |
|       inst                  |     0.069 |
|     axis_data_pl_to_ps_fifo |     0.002 |
|       inst                  |     0.002 |
|     axis_data_ps_to_pl_fifo |     0.004 |
|       inst                  |     0.004 |
|     axis_gpio_async_fifo    |     0.003 |
|       inst                  |     0.003 |
|     ps8_0_axi_periph        |     0.011 |
|       s00_couplers          |     0.010 |
|       xbar                  |     0.001 |
|     rfsoc_pl_ctrl_verilo_0  |     1.031 |
|       inst                  |     1.031 |
|     usp_rf_data_converter_0 |     6.951 |
|       inst                  |     6.951 |
|     zynq_ultra_ps_e_0       |     2.597 |
|       inst                  |     2.597 |
+-----------------------------+-----------+


