Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 25 07:42:17 2023
| Host         : DESKTOP-RAOGKPH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a50ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           18 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+
|  transmitter/d_byte_reg[0]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[7]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[2]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[1]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[4]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[6]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/data_busy_reg_i_2_n_0    |                                  |                                      |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[3]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  transmitter/d_byte_reg[5]_i_1_n_0    |                                  | SW_IBUF[0]                           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                  | reciever/baud_en0/byte_out2_out  |                                      |                1 |              1 |         1.00 |
|  transmitter/clk_bits_reg[4]_i_2_n_0  |                                  | SW_IBUF[0]                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                  | reciever/baud_en0/data_busy3_out | reciever/d_byte[6]_i_1_n_0           |                2 |              7 |         3.50 |
|  transmitter/led_bytes_reg[7]_i_1_n_0 |                                  |                                      |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                  |                                  |                                      |                7 |             19 |         2.71 |
|  CLK100MHZ_IBUF_BUFG                  |                                  | reciever/baud_en0/sig_cnt[0]_i_1_n_0 |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG                  | reciever/baud_en0/clk_baud_reg_0 | reciever/baud_en0/parity_0           |                8 |             31 |         3.88 |
+---------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+--------------+


