0.7
2020.2
May 21 2025
22:59:56
/home/hoang-quan/lab_Soc/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sim_1/new/TB_Divider.v,1764306148,verilog,,,,tb_divider,,,../../../../../../2025.1/data/rsb/busdef,,,,,
/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sim_1/new/multicycle_tb.v,1764179037,verilog,,,,test_bench,,,../../../../../../2025.1/data/rsb/busdef,,,,,
/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/DatapathMultiCycle.v,1764311348,verilog,,/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/DividerUnsignedPipelined.v,,DatapathMultiCycle;MemorySingleCycle;Processor;RegFile,,,../../../../../../2025.1/data/rsb/busdef,,,,,
/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/DividerUnsignedPipelined.v,1764310794,verilog,,/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/cla_adder.v,,DividerUnsignedPipelined;divu_1iter,,,../../../../../../2025.1/data/rsb/busdef,,,,,
/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sources_1/new/cla_adder.v,1764165104,verilog,,/home/hoang-quan/lab_Soc/Lab4/Lab4.srcs/sim_1/new/multicycle_tb.v,,cla;gp1;gp4;gp8,,,../../../../../../2025.1/data/rsb/busdef,,,,,
