<?xml version="1.0" encoding="utf-8"?>
<VCSIntegration>
   <state netlist_lang="verilog" family="SBTiCE40" vcs_gui="0" vendor_version="" postpr_netlist="" lang_default="verilog" vcs_fpga="0" simtype="post_syn"/>
   <vlogan options=""/>
   <vhdlan options=""/>
   <vcs options=""/>
   <simv options=""/>
   <testbench testbench_browsedir="/home/awhite/TinyFPGA-BX/mine"/>
   <toplevelmodules>
      <module name="main"/>
   </toplevelmodules>
   <pre_syn rundir="vcs_presynth" lib_browsedir="/home/awhite/TinyFPGA-BX/mine" sim_setup_custom="0"/>
   <post_syn rundir="vcs_postsynth" lib_browsedir="/home/awhite/TinyFPGA-BX/mine" sim_setup_custom="0"/>
   <post_pr rundir="vcs_postpr" lib_browsedir="/home/awhite/TinyFPGA-BX/mine" sim_setup_custom="0"/>
</VCSIntegration>
