#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 23 09:51:23 2023
# Process ID: 2292
# Current directory: C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1
# Command line: vivado.exe -log design_1_fire_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fire_0_0.tcl
# Log file: C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1/design_1_fire_0_0.vds
# Journal file: C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fire_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VIVADO2018.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_fire_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 406.801 ; gain = 100.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fire_0_0' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ip/design_1_fire_0_0/synth/design_1_fire_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fire' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fire.v:12]
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fire_AXILiteS_s_axi' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fire_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_ROWS_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_ROWS_CTRL bound to: 7'b0010100 
	Parameter ADDR_COLS_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_COLS_CTRL bound to: 7'b0011100 
	Parameter ADDR_R_LOW_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_R_LOW_CTRL bound to: 7'b0100100 
	Parameter ADDR_R_UP_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_R_UP_CTRL bound to: 7'b0101100 
	Parameter ADDR_G_LOW_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_G_LOW_CTRL bound to: 7'b0110100 
	Parameter ADDR_G_UP_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_G_UP_CTRL bound to: 7'b0111100 
	Parameter ADDR_B_LOW_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_B_LOW_CTRL bound to: 7'b1000100 
	Parameter ADDR_B_UP_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_B_UP_CTRL bound to: 7'b1001100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fire_AXILiteS_s_axi.v:214]
INFO: [Synth 8-6155] done synthesizing module 'fire_AXILiteS_s_axi' (1#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fire_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit45_pro' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Block_Mat_exit45_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Block_Mat_exit45_pro.v:135]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit45_pro' (2#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Block_Mat_exit45_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state8 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state9 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/AXIvideo2Mat.v:85]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (3#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'hls_fire_dection' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/hls_fire_dection.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/hls_fire_dection.v:136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/hls_fire_dection.v:566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/hls_fire_dection.v:568]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/hls_fire_dection.v:570]
INFO: [Synth 8-6155] done synthesizing module 'hls_fire_dection' (4#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/hls_fire_dection.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:91]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:278]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:304]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:330]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:392]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (5#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d3_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d3_A_shiftReg' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d3_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A_shiftReg' (6#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d3_A' (7#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (8#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (9#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (10#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (11#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (12#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (13#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_hls_firbkb' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_hls_firbkb.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_hls_firbkb_shiftReg' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_hls_firbkb.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_hls_firbkb_shiftReg' (14#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_hls_firbkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_hls_firbkb' (15#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_hls_firbkb.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_Mat2AXIcud.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIcud_shiftReg' [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_Mat2AXIcud.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud_shiftReg' (16#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_Mat2AXIcud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIcud' (17#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/start_for_Mat2AXIcud.v:45]
INFO: [Synth 8-6155] done synthesizing module 'fire' (18#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ipshared/e43e/hdl/verilog/fire.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fire_0_0' (19#1) [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ip/design_1_fire_0_0/synth/design_1_fire_0_0.v:58]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.168 ; gain = 162.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.168 ; gain = 162.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 468.168 ; gain = 162.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ip/design_1_fire_0_0/constraints/fire_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.srcs/sources_1/bd/design_1/ip/design_1_fire_0_0/constraints/fire_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 842.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 842.887 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 844.016 ; gain = 1.871
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 844.016 ; gain = 538.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 844.016 ; gain = 538.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 844.016 ; gain = 538.059
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fire_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fire_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fire_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fire_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 844.016 ; gain = 538.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 12    
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 29    
	               31 Bit    Registers := 4     
	               24 Bit    Registers := 9     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 86    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input     24 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 137   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module Block_Mat_exit45_pro 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module AXIvideo2Mat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 25    
Module hls_fire_dection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Mat2AXIvideo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 14    
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_hls_firbkb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Mat2AXIcud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fire 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TKEEP[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TKEEP[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TKEEP[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TSTRB[2]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TSTRB[1]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TSTRB[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TID[0]
WARNING: [Synth 8-3331] design AXIvideo2Mat has unconnected port input_r_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\hls_fire_dection_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_Mat_exit45_pro_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Mat2AXIvideo_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (fire_AXILiteS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fire.
WARNING: [Synth 8-3332] Sequential element (fire_AXILiteS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fire.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 844.016 ; gain = 538.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 844.016 ; gain = 538.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 922.281 ; gain = 616.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   106|
|2     |LUT1   |    55|
|3     |LUT2   |   141|
|4     |LUT3   |   464|
|5     |LUT4   |   231|
|6     |LUT5   |   136|
|7     |LUT6   |   276|
|8     |SRL16E |   320|
|9     |FDRE   |  1622|
|10    |FDSE   |    71|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+--------------------------+------+
|      |Instance                    |Module                    |Cells |
+------+----------------------------+--------------------------+------+
|1     |top                         |                          |  3422|
|2     |  inst                      |fire                      |  3422|
|3     |    AXIvideo2Mat_U0         |AXIvideo2Mat              |   553|
|4     |    Block_Mat_exit45_pro_U0 |Block_Mat_exit45_pro      |    70|
|5     |    Mat2AXIvideo_U0         |Mat2AXIvideo              |   451|
|6     |    b_low_c_U               |fifo_w32_d3_A             |    45|
|7     |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_27 |    34|
|8     |    b_up_c_U                |fifo_w32_d3_A_0           |    45|
|9     |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_26 |    34|
|10    |    cols_c_U                |fifo_w32_d3_A_1           |    52|
|11    |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_25 |    34|
|12    |    fire_AXILiteS_s_axi_U   |fire_AXILiteS_s_axi       |   737|
|13    |    g_low_c_U               |fifo_w32_d3_A_2           |    45|
|14    |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_24 |    34|
|15    |    g_up_c_U                |fifo_w32_d3_A_3           |    45|
|16    |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_23 |    34|
|17    |    hls_fire_dection_U0     |hls_fire_dection          |   676|
|18    |    img_0_cols_V_channel_U  |fifo_w32_d2_A             |   106|
|19    |      U_fifo_w32_d2_A_ram   |fifo_w32_d2_A_shiftReg_22 |    97|
|20    |    img_0_data_stream_0_U   |fifo_w8_d2_A              |    47|
|21    |      U_fifo_w8_d2_A_ram    |fifo_w8_d2_A_shiftReg_21  |    40|
|22    |    img_0_data_stream_1_U   |fifo_w8_d2_A_4            |    47|
|23    |      U_fifo_w8_d2_A_ram    |fifo_w8_d2_A_shiftReg_20  |    40|
|24    |    img_0_data_stream_2_U   |fifo_w8_d2_A_5            |    47|
|25    |      U_fifo_w8_d2_A_ram    |fifo_w8_d2_A_shiftReg_19  |    40|
|26    |    img_0_rows_V_channel_U  |fifo_w32_d2_A_6           |   105|
|27    |      U_fifo_w32_d2_A_ram   |fifo_w32_d2_A_shiftReg    |    99|
|28    |    img_1_cols_V_c_U        |fifo_w32_d4_A             |    45|
|29    |      U_fifo_w32_d4_A_ram   |fifo_w32_d4_A_shiftReg_18 |    34|
|30    |    img_1_data_stream_0_U   |fifo_w8_d2_A_7            |    33|
|31    |      U_fifo_w8_d2_A_ram    |fifo_w8_d2_A_shiftReg_17  |    24|
|32    |    img_1_data_stream_1_U   |fifo_w8_d2_A_8            |    32|
|33    |      U_fifo_w8_d2_A_ram    |fifo_w8_d2_A_shiftReg_16  |    24|
|34    |    img_1_data_stream_2_U   |fifo_w8_d2_A_9            |    32|
|35    |      U_fifo_w8_d2_A_ram    |fifo_w8_d2_A_shiftReg     |    24|
|36    |    img_1_rows_V_c_U        |fifo_w32_d4_A_10          |    45|
|37    |      U_fifo_w32_d4_A_ram   |fifo_w32_d4_A_shiftReg    |    34|
|38    |    r_low_c_U               |fifo_w32_d3_A_11          |    46|
|39    |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_15 |    34|
|40    |    r_up_c_U                |fifo_w32_d3_A_12          |    45|
|41    |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg_14 |    34|
|42    |    rows_c_U                |fifo_w32_d3_A_13          |    45|
|43    |      U_fifo_w32_d3_A_ram   |fifo_w32_d3_A_shiftReg    |    34|
|44    |    start_for_Mat2AXIcud_U  |start_for_Mat2AXIcud      |    13|
|45    |    start_for_hls_firbkb_U  |start_for_hls_firbkb      |    13|
+------+----------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 923.289 ; gain = 241.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 923.289 ; gain = 617.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 923.289 ; gain = 627.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1/design_1_fire_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fire_0_0, cache-ID = 66f48abb7bc225dc
INFO: [Coretcl 2-1174] Renamed 44 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 923.289 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lucy/Desktop/zynq_ov5640_hdmi7020/zynq_ov5640_hdmi.runs/design_1_fire_0_0_synth_1/design_1_fire_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fire_0_0_utilization_synth.rpt -pb design_1_fire_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 09:52:02 2023...
