{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 00:03:02 2019 " "Info: Processing started: Mon Oct 21 00:03:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off block_ron -c block_ron " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off block_ron -c block_ron" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 16 5 173 32 "c" "" } { 296 -27 -3 312 "c" "" } } } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ax\[0\] " "Info: Assuming node \"ax\[0\]\" is an undefined clock" {  } { { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 80 5 173 96 "ax\[2..0\]" "" } { 280 -40 -3 296 "ax\[2..0\]" "" } { 560 226 269 576 "ax\[2..0\]" "" } } } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ax\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ax\[1\] " "Info: Assuming node \"ax\[1\]\" is an undefined clock" {  } { { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 80 5 173 96 "ax\[2..0\]" "" } { 280 -40 -3 296 "ax\[2..0\]" "" } { 560 226 269 576 "ax\[2..0\]" "" } } } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ax\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "ax\[2\] " "Info: Assuming node \"ax\[2\]\" is an undefined clock" {  } { { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 80 5 173 96 "ax\[2..0\]" "" } { 280 -40 -3 296 "ax\[2..0\]" "" } { 560 226 269 576 "ax\[2..0\]" "" } } } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ax\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~52 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~52\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~51 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~51\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~50 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~50\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~49 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~49\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~48 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~48\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~47 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~47\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~46 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~46\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "d_mux:inst8\|Equal0~45 " "Info: Detected gated clock \"d_mux:inst8\|Equal0~45\" as buffer" {  } { { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } } { "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/institute workspace/altera8.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "d_mux:inst8\|Equal0~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "c " "Info: No valid register-to-register data paths exist for clock \"c\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ax\[0\] " "Info: No valid register-to-register data paths exist for clock \"ax\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ax\[1\] " "Info: No valid register-to-register data paths exist for clock \"ax\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "ax\[2\] " "Info: No valid register-to-register data paths exist for clock \"ax\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "reg_8_bit:inst2\|q\[3\] dx\[3\] ax\[0\] 1.700 ns register " "Info: tsu for register \"reg_8_bit:inst2\|q\[3\]\" (data pin = \"dx\[3\]\", clock pin = \"ax\[0\]\") is 1.700 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.000 ns + Longest pin register " "Info: + Longest pin to register delay is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns dx\[3\] 1 PIN PIN_67 8 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_67; Fanout = 8; PIN Node = 'dx\[3\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dx[3] } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 32 5 173 48 "dx\[7..0\]" "" } { 96 221 269 116 "dx\[7..0\]" "" } { 216 224 269 236 "dx\[7..0\]" "" } { 336 230 269 356 "dx\[7..0\]" "" } { 456 222 269 476 "dx\[7..0\]" "" } { 96 449 493 116 "dx\[7..0\]" "" } { 216 447 493 236 "dx\[7..0\]" "" } { 336 445 493 356 "dx\[7..0\]" "" } { 456 447 493 476 "dx\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.900 ns) 7.000 ns reg_8_bit:inst2\|q\[3\] 2 REG LC6_B21 2 " "Info: 2: + IC(3.000 ns) + CELL(0.900 ns) = 7.000 ns; Loc. = LC6_B21; Fanout = 2; REG Node = 'reg_8_bit:inst2\|q\[3\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { dx[3] reg_8_bit:inst2|q[3] } "NODE_NAME" } } { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 57.14 % ) " "Info: Total cell delay = 4.000 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 42.86 % ) " "Info: Total interconnect delay = 3.000 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { dx[3] reg_8_bit:inst2|q[3] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { dx[3] {} dx[3]~out {} reg_8_bit:inst2|q[3] {} } { 0.000ns 0.000ns 3.000ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ax\[0\] destination 6.600 ns - Shortest register " "Info: - Shortest clock path from clock \"ax\[0\]\" to destination register is 6.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns ax\[0\] 1 CLK PIN_43 16 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_43; Fanout = 16; CLK Node = 'ax\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ax[0] } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 80 5 173 96 "ax\[2..0\]" "" } { 280 -40 -3 296 "ax\[2..0\]" "" } { 560 226 269 576 "ax\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.900 ns) 6.000 ns d_mux:inst8\|Equal0~49 2 COMB LC4_B21 8 " "Info: 2: + IC(2.200 ns) + CELL(1.900 ns) = 6.000 ns; Loc. = LC4_B21; Fanout = 8; COMB Node = 'd_mux:inst8\|Equal0~49'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { ax[0] d_mux:inst8|Equal0~49 } "NODE_NAME" } } { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.000 ns) 6.600 ns reg_8_bit:inst2\|q\[3\] 3 REG LC6_B21 2 " "Info: 3: + IC(0.600 ns) + CELL(0.000 ns) = 6.600 ns; Loc. = LC6_B21; Fanout = 2; REG Node = 'reg_8_bit:inst2\|q\[3\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { d_mux:inst8|Equal0~49 reg_8_bit:inst2|q[3] } "NODE_NAME" } } { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 57.58 % ) " "Info: Total cell delay = 3.800 ns ( 57.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns ( 42.42 % ) " "Info: Total interconnect delay = 2.800 ns ( 42.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { ax[0] d_mux:inst8|Equal0~49 reg_8_bit:inst2|q[3] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { ax[0] {} ax[0]~out {} d_mux:inst8|Equal0~49 {} reg_8_bit:inst2|q[3] {} } { 0.000ns 0.000ns 2.200ns 0.600ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { dx[3] reg_8_bit:inst2|q[3] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { dx[3] {} dx[3]~out {} reg_8_bit:inst2|q[3] {} } { 0.000ns 0.000ns 3.000ns } { 0.000ns 3.100ns 0.900ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { ax[0] d_mux:inst8|Equal0~49 reg_8_bit:inst2|q[3] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.600 ns" { ax[0] {} ax[0]~out {} d_mux:inst8|Equal0~49 {} reg_8_bit:inst2|q[3] {} } { 0.000ns 0.000ns 2.200ns 0.600ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c x\[0\] reg_8_bit:inst1\|q\[0\] 28.100 ns register " "Info: tco from clock \"c\" to destination pin \"x\[0\]\" through register \"reg_8_bit:inst1\|q\[0\]\" is 28.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 10.500 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 10.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns c 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 16 5 173 32 "c" "" } { 296 -27 -3 312 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.400 ns) 7.900 ns d_mux:inst8\|Equal0~47 2 COMB LC2_B21 8 " "Info: 2: + IC(3.400 ns) + CELL(1.400 ns) = 7.900 ns; Loc. = LC2_B21; Fanout = 8; COMB Node = 'd_mux:inst8\|Equal0~47'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { c d_mux:inst8|Equal0~47 } "NODE_NAME" } } { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(0.000 ns) 10.500 ns reg_8_bit:inst1\|q\[0\] 3 REG LC2_B15 2 " "Info: 3: + IC(2.600 ns) + CELL(0.000 ns) = 10.500 ns; Loc. = LC2_B15; Fanout = 2; REG Node = 'reg_8_bit:inst1\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { d_mux:inst8|Equal0~47 reg_8_bit:inst1|q[0] } "NODE_NAME" } } { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 42.86 % ) " "Info: Total cell delay = 4.500 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.000 ns ( 57.14 % ) " "Info: Total interconnect delay = 6.000 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { c d_mux:inst8|Equal0~47 reg_8_bit:inst1|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { c {} c~out {} d_mux:inst8|Equal0~47 {} reg_8_bit:inst1|q[0] {} } { 0.000ns 0.000ns 3.400ns 2.600ns } { 0.000ns 3.100ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.700 ns + Longest register pin " "Info: + Longest register to pin delay is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_8_bit:inst1\|q\[0\] 1 REG LC2_B15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B15; Fanout = 2; REG Node = 'reg_8_bit:inst1\|q\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_8_bit:inst1|q[0] } "NODE_NAME" } } { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.400 ns) 4.600 ns mux_bus:inst9\|q\[0\]~195 2 COMB LC1_A22 1 " "Info: 2: + IC(3.200 ns) + CELL(1.400 ns) = 4.600 ns; Loc. = LC1_A22; Fanout = 1; COMB Node = 'mux_bus:inst9\|q\[0\]~195'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { reg_8_bit:inst1|q[0] mux_bus:inst9|q[0]~195 } "NODE_NAME" } } { "../mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(1.900 ns) 9.000 ns mux_bus:inst9\|q\[0\]~196 3 COMB LC5_A13 1 " "Info: 3: + IC(2.500 ns) + CELL(1.900 ns) = 9.000 ns; Loc. = LC5_A13; Fanout = 1; COMB Node = 'mux_bus:inst9\|q\[0\]~196'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { mux_bus:inst9|q[0]~195 mux_bus:inst9|q[0]~196 } "NODE_NAME" } } { "../mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 11.500 ns mux_bus:inst9\|q\[0\]~199 4 COMB LC4_A13 1 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 11.500 ns; Loc. = LC4_A13; Fanout = 1; COMB Node = 'mux_bus:inst9\|q\[0\]~199'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { mux_bus:inst9|q[0]~196 mux_bus:inst9|q[0]~199 } "NODE_NAME" } } { "../mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(3.900 ns) 16.700 ns x\[0\] 5 PIN PIN_71 0 " "Info: 5: + IC(1.300 ns) + CELL(3.900 ns) = 16.700 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'x\[0\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { mux_bus:inst9|q[0]~199 x[0] } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 152 5 181 168 "x\[7..0\]" "" } { 560 389 437 576 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.100 ns ( 54.49 % ) " "Info: Total cell delay = 9.100 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 45.51 % ) " "Info: Total interconnect delay = 7.600 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { reg_8_bit:inst1|q[0] mux_bus:inst9|q[0]~195 mux_bus:inst9|q[0]~196 mux_bus:inst9|q[0]~199 x[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { reg_8_bit:inst1|q[0] {} mux_bus:inst9|q[0]~195 {} mux_bus:inst9|q[0]~196 {} mux_bus:inst9|q[0]~199 {} x[0] {} } { 0.000ns 3.200ns 2.500ns 0.600ns 1.300ns } { 0.000ns 1.400ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.500 ns" { c d_mux:inst8|Equal0~47 reg_8_bit:inst1|q[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "10.500 ns" { c {} c~out {} d_mux:inst8|Equal0~47 {} reg_8_bit:inst1|q[0] {} } { 0.000ns 0.000ns 3.400ns 2.600ns } { 0.000ns 3.100ns 1.400ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { reg_8_bit:inst1|q[0] mux_bus:inst9|q[0]~195 mux_bus:inst9|q[0]~196 mux_bus:inst9|q[0]~199 x[0] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { reg_8_bit:inst1|q[0] {} mux_bus:inst9|q[0]~195 {} mux_bus:inst9|q[0]~196 {} mux_bus:inst9|q[0]~199 {} x[0] {} } { 0.000ns 3.200ns 2.500ns 0.600ns 1.300ns } { 0.000ns 1.400ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ax\[1\] x\[3\] 19.000 ns Longest " "Info: Longest tpd from source pin \"ax\[1\]\" to destination pin \"x\[3\]\" is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns ax\[1\] 1 CLK PIN_44 32 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_44; Fanout = 32; CLK Node = 'ax\[1\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ax[1] } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 80 5 173 96 "ax\[2..0\]" "" } { 280 -40 -3 296 "ax\[2..0\]" "" } { 560 226 269 576 "ax\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.900 ns) 6.500 ns mux_bus:inst9\|q\[3\]~182 2 COMB LC1_B13 1 " "Info: 2: + IC(2.700 ns) + CELL(1.900 ns) = 6.500 ns; Loc. = LC1_B13; Fanout = 1; COMB Node = 'mux_bus:inst9\|q\[3\]~182'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { ax[1] mux_bus:inst9|q[3]~182 } "NODE_NAME" } } { "../mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 10.200 ns mux_bus:inst9\|q\[3\]~183 3 COMB LC5_B16 1 " "Info: 3: + IC(1.800 ns) + CELL(1.900 ns) = 10.200 ns; Loc. = LC5_B16; Fanout = 1; COMB Node = 'mux_bus:inst9\|q\[3\]~183'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { mux_bus:inst9|q[3]~182 mux_bus:inst9|q[3]~183 } "NODE_NAME" } } { "../mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 13.900 ns mux_bus:inst9\|q\[3\]~184 4 COMB LC5_B19 1 " "Info: 4: + IC(1.800 ns) + CELL(1.900 ns) = 13.900 ns; Loc. = LC5_B19; Fanout = 1; COMB Node = 'mux_bus:inst9\|q\[3\]~184'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { mux_bus:inst9|q[3]~183 mux_bus:inst9|q[3]~184 } "NODE_NAME" } } { "../mux_bus/mux_bus.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/mux_bus/mux_bus.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(3.900 ns) 19.000 ns x\[3\] 5 PIN PIN_65 0 " "Info: 5: + IC(1.200 ns) + CELL(3.900 ns) = 19.000 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'x\[3\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { mux_bus:inst9|q[3]~184 x[3] } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 152 5 181 168 "x\[7..0\]" "" } { 560 389 437 576 "x\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.500 ns ( 60.53 % ) " "Info: Total cell delay = 11.500 ns ( 60.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 39.47 % ) " "Info: Total interconnect delay = 7.500 ns ( 39.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { ax[1] mux_bus:inst9|q[3]~182 mux_bus:inst9|q[3]~183 mux_bus:inst9|q[3]~184 x[3] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { ax[1] {} ax[1]~out {} mux_bus:inst9|q[3]~182 {} mux_bus:inst9|q[3]~183 {} mux_bus:inst9|q[3]~184 {} x[3] {} } { 0.000ns 0.000ns 2.700ns 1.800ns 1.800ns 1.200ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "reg_8_bit:inst5\|q\[5\] dx\[5\] c 7.400 ns register " "Info: th for register \"reg_8_bit:inst5\|q\[5\]\" (data pin = \"dx\[5\]\", clock pin = \"c\") is 7.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 12.700 ns + Longest register " "Info: + Longest clock path from clock \"c\" to destination register is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns c 1 CLK PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'c'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 16 5 173 32 "c" "" } { 296 -27 -3 312 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(1.400 ns) 7.900 ns d_mux:inst8\|Equal0~45 2 COMB LC1_B21 8 " "Info: 2: + IC(3.400 ns) + CELL(1.400 ns) = 7.900 ns; Loc. = LC1_B21; Fanout = 8; COMB Node = 'd_mux:inst8\|Equal0~45'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { c d_mux:inst8|Equal0~45 } "NODE_NAME" } } { "../d_mux/d_mux.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/d_mux/d_mux.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.000 ns) 12.700 ns reg_8_bit:inst5\|q\[5\] 3 REG LC3_B24 2 " "Info: 3: + IC(4.800 ns) + CELL(0.000 ns) = 12.700 ns; Loc. = LC3_B24; Fanout = 2; REG Node = 'reg_8_bit:inst5\|q\[5\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { d_mux:inst8|Equal0~45 reg_8_bit:inst5|q[5] } "NODE_NAME" } } { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns ( 35.43 % ) " "Info: Total cell delay = 4.500 ns ( 35.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 64.57 % ) " "Info: Total interconnect delay = 8.200 ns ( 64.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.700 ns" { c d_mux:inst8|Equal0~45 reg_8_bit:inst5|q[5] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.700 ns" { c {} c~out {} d_mux:inst8|Equal0~45 {} reg_8_bit:inst5|q[5] {} } { 0.000ns 0.000ns 3.400ns 4.800ns } { 0.000ns 3.100ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns dx\[5\] 1 PIN PIN_64 8 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_64; Fanout = 8; PIN Node = 'dx\[5\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dx[5] } "NODE_NAME" } } { "block_ron.bdf" "" { Schematic "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/block_ron/block_ron.bdf" { { 32 5 173 48 "dx\[7..0\]" "" } { 96 221 269 116 "dx\[7..0\]" "" } { 216 224 269 236 "dx\[7..0\]" "" } { 336 230 269 356 "dx\[7..0\]" "" } { 456 222 269 476 "dx\[7..0\]" "" } { 96 449 493 116 "dx\[7..0\]" "" } { 216 447 493 236 "dx\[7..0\]" "" } { 336 445 493 356 "dx\[7..0\]" "" } { 456 447 493 476 "dx\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(0.900 ns) 6.700 ns reg_8_bit:inst5\|q\[5\] 2 REG LC3_B24 2 " "Info: 2: + IC(2.700 ns) + CELL(0.900 ns) = 6.700 ns; Loc. = LC3_B24; Fanout = 2; REG Node = 'reg_8_bit:inst5\|q\[5\]'" {  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { dx[5] reg_8_bit:inst5|q[5] } "NODE_NAME" } } { "../reg_8_bit/reg_8_bit.v" "" { Text "C:/Institute workspace/Important_Marks/4-й курс/Схемотехника/Курсовая/Project_Vitya/Block_RON/reg_8_bit/reg_8_bit.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 59.70 % ) " "Info: Total cell delay = 4.000 ns ( 59.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns ( 40.30 % ) " "Info: Total interconnect delay = 2.700 ns ( 40.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { dx[5] reg_8_bit:inst5|q[5] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { dx[5] {} dx[5]~out {} reg_8_bit:inst5|q[5] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "12.700 ns" { c d_mux:inst8|Equal0~45 reg_8_bit:inst5|q[5] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "12.700 ns" { c {} c~out {} d_mux:inst8|Equal0~45 {} reg_8_bit:inst5|q[5] {} } { 0.000ns 0.000ns 3.400ns 4.800ns } { 0.000ns 3.100ns 1.400ns 0.000ns } "" } } { "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/institute workspace/altera8.1/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { dx[5] reg_8_bit:inst5|q[5] } "NODE_NAME" } } { "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/institute workspace/altera8.1/quartus/bin/Technology_Viewer.qrui" "6.700 ns" { dx[5] {} dx[5]~out {} reg_8_bit:inst5|q[5] {} } { 0.000ns 0.000ns 2.700ns } { 0.000ns 3.100ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 00:03:03 2019 " "Info: Processing ended: Mon Oct 21 00:03:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
