`timescale 1ns/1ps
module digital_clock (
input logic clk,
input logic rst,
output logic [5:0] sec,
output logic [5:0] min
);
always_ff @(posedge clk) begin
if (rst) begin
sec <= 0;
min <= 0;
end
else begin
if (sec == 59) begin
sec <= 0;
if (min == 59)
min <= 0;
else
min <= min + 1;
end
else begin
sec <= sec + 1;
min <= min; // HOLD minute value
end
end
end
endmodule
