{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 10 18:58:01 2021 " "Info: Processing started: Mon May 10 18:58:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off crc -c crc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off crc -c crc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "crc.bdf 1 1 " "Warning: Using design file crc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Info: Found entity 1: crc" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "crc " "Info: Elaborating entity \"crc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "usbconnection.vhd 2 1 " "Warning: Using design file usbconnection.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USBconnection-USBconnection " "Info: Found design unit 1: USBconnection-USBconnection" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 usbconnection " "Info: Found entity 1: usbconnection" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usbconnection usbconnection:inst " "Info: Elaborating entity \"usbconnection\" for hierarchy \"usbconnection:inst\"" {  } { { "crc.bdf" "inst" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 144 520 664 272 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_out usbconnection.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at usbconnection.vhd(24): object \"b_out\" assigned a value but never read" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_in usbconnection.vhd(83) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(83): signal \"a_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(84) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(84): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(85) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(85): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(86) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(86): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(87) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(87): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(88) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(88): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(89) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(89): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p usbconnection.vhd(97) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(97): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input usbconnection.vhd(100) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(100): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p usbconnection.vhd(108) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(108): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o usbconnection.vhd(112) " "Warning (10492): VHDL Process Statement warning at usbconnection.vhd(112): signal \"o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "usbconnection.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/usbconnection.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "road_sel.vhd 2 1 " "Warning: Using design file road_sel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 road_sel-bhv " "Info: Found design unit 1: road_sel-bhv" {  } { { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 road_sel " "Info: Found entity 1: road_sel" {  } { { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "road_sel road_sel:inst1 " "Info: Elaborating entity \"road_sel\" for hierarchy \"road_sel:inst1\"" {  } { { "crc.bdf" "inst1" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 320 536 632 416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nrd road_sel.vhd(15) " "Warning (10492): VHDL Process Statement warning at road_sel.vhd(15): signal \"nrd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "road_sel.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/road_sel.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "n7449.vhd 2 1 " "Warning: Using design file n7449.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n7449-lpf " "Info: Found design unit 1: n7449-lpf" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 n7449 " "Info: Found entity 1: n7449" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n7449 n7449:inst7 " "Info: Elaborating entity \"n7449\" for hierarchy \"n7449:inst7\"" {  } { { "crc.bdf" "inst7" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 104 1568 1712 200 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[0\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[1\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[2\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[3\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[4\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[4\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[5\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[5\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[6\] n7449.vhd(9) " "Info (10041): Inferred latch for \"dout\[6\]\" at n7449.vhd(9)" {  } { { "n7449.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/n7449.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux2_1.vhd 2 1 " "Warning: Using design file mux2_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-rtl " "Info: Found design unit 1: mux2_1-rtl" {  } { { "mux2_1.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/mux2_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "D:/实验/数字系统实验/状态机描述/a级任务/crc/mux2_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst6 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst6\"" {  } { { "crc.bdf" "inst6" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 104 1344 1488 200 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "counter.bdf 1 1 " "Warning: Using design file counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst5 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst5\"" {  } { { "crc.bdf" "inst5" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { -16 1024 1120 80 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 counter:inst5\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"counter:inst5\|74161:inst\"" {  } { { "counter.bdf" "inst" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 72 320 440 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst5\|74161:inst " "Info: Elaborated megafunction instantiation \"counter:inst5\|74161:inst\"" {  } { { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 72 320 440 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 counter:inst5\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"counter:inst5\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "counter:inst5\|74161:inst\|f74161:sub counter:inst5\|74161:inst " "Info: Elaborated megafunction instantiation \"counter:inst5\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"counter:inst5\|74161:inst\"" {  } { { "74161.tdf" "" { Text "d:/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "counter.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/counter.bdf" { { 72 320 440 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "1 " "Info: Ignored 1 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[7\] usbconnection:inst\|a_in\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[7\]\" to the node \"usbconnection:inst\|a_in\[7\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[6\] usbconnection:inst\|a_in\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[6\]\" to the node \"usbconnection:inst\|a_in\[6\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[1\] usbconnection:inst\|a_in\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[1\]\" to the node \"usbconnection:inst\|a_in\[1\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[4\] usbconnection:inst\|a_in\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[4\]\" to the node \"usbconnection:inst\|a_in\[4\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[2\] usbconnection:inst\|a_in\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[2\]\" to the node \"usbconnection:inst\|a_in\[2\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[5\] usbconnection:inst\|a_in\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[5\]\" to the node \"usbconnection:inst\|a_in\[5\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[3\] usbconnection:inst\|a_in\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[3\]\" to the node \"usbconnection:inst\|a_in\[3\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "inst3\[0\] usbconnection:inst\|a_in\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"inst3\[0\]\" to the node \"usbconnection:inst\|a_in\[0\]\" into an OR gate" {  } { { "crc.bdf" "" { Schematic "D:/实验/数字系统实验/状态机描述/a级任务/crc/crc.bdf" { { 8 488 536 40 "inst3" "" } } } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 10 18:58:03 2021 " "Info: Processing ended: Mon May 10 18:58:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
