{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79994,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.50919e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.18322e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.29874e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.18322e-05,
	"finish__design__instance__count__class:buffer": 4,
	"finish__design__instance__area__class:buffer": 25.024,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 20,
	"finish__design__instance__area__class:timing_repair_buffer": 82.5792,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 201.443,
	"finish__design__instance__count__class:multi_input_combinational_cell": 31,
	"finish__design__instance__area__class:multi_input_combinational_cell": 203.946,
	"finish__design__instance__count": 67,
	"finish__design__instance__area": 558.035,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.7569,
	"finish__clock__skew__setup": 0.00294269,
	"finish__clock__skew__hold": 0.00294269,
	"finish__timing__drv__max_slew_limit": 0.869294,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.940289,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000145759,
	"finish__power__switching__total": 4.60498e-05,
	"finish__power__leakage__total": 2.47663e-10,
	"finish__power__total": 0.000191809,
	"finish__design__io": 21,
	"finish__design__die__area": 4570.44,
	"finish__design__core__area": 4057.64,
	"finish__design__instance__count": 117,
	"finish__design__instance__area": 620.595,
	"finish__design__instance__count__stdcell": 117,
	"finish__design__instance__area__stdcell": 620.595,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.152945,
	"finish__design__instance__utilization__stdcell": 0.152945,
	"finish__design__rows": 23,
	"finish__design__rows:unithd": 23,
	"finish__design__sites": 3243,
	"finish__design__sites:unithd": 3243,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}