INFO: [VRFC 10-2263] Analyzing Verilog file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/new/ASK_modulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASK_modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sim_1/new/Tb_ASK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tb_ASK
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/share_daily/2ASK_process_vivado/ASK_process.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/share_daily/2ASK_process_vivado/ASK_process.srcs/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dds_compiler_0'
