#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 31 17:32:26 2023
# Process ID: 8016
# Current directory: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_Q2A_0_0_synth_1
# Command line: vivado.exe -log design_1_Q2A_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Q2A_0_0.tcl
# Log file: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_Q2A_0_0_synth_1/design_1_Q2A_0_0.vds
# Journal file: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_Q2A_0_0_synth_1\vivado.jou
# Running On: hp6g4-step-1, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 16948 MB
#-----------------------------------------------------------
source design_1_Q2A_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1533.930 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Desktop/QMARL_FPGA/Qemulator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Downloads/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1533.930 ; gain = 0.000
Command: synth_design -top design_1_Q2A_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:04:12 . Memory (MB): peak = 1935.434 ; gain = 386.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Q2A_0_0' [c:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.gen/sources_1/bd/design_1/ip/design_1_Q2A_0_0/synth/design_1_Q2A_0_0.vhd:75]
INFO: [Synth 8-3491] module 'Q2A' declared at 'C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:5' bound to instance 'U0' of component 'Q2A' [c:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.gen/sources_1/bd/design_1/ip/design_1_Q2A_0_0/synth/design_1_Q2A_0_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Q2A' [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:22]
WARNING: [Synth 8-614] signal 'rew1' is read in the process but is not in the sensitivity list [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:91]
WARNING: [Synth 8-614] signal 'rew2' is read in the process but is not in the sensitivity list [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:91]
WARNING: [Synth 8-614] signal 's_rew1' is read in the process but is not in the sensitivity list [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:91]
WARNING: [Synth 8-614] signal 's_rew2' is read in the process but is not in the sensitivity list [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Q2A' (0#1) [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'design_1_Q2A_0_0' (0#1) [c:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.gen/sources_1/bd/design_1/ip/design_1_Q2A_0_0/synth/design_1_Q2A_0_0.vhd:75]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:04:17 . Memory (MB): peak = 2027.633 ; gain = 478.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:04:18 . Memory (MB): peak = 2045.504 ; gain = 496.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:04:18 . Memory (MB): peak = 2045.504 ; gain = 496.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2045.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2158.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2158.230 ; gain = 0.008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:04:39 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Q2A'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st0_reset |                              000 |                              000
            st1_first_it |                              001 |                              001
             st4_val_off |                              010 |                              100
                st2_idle |                              011 |                              010
                st5_wait |                              100 |                              101
              st3_val_on |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Q2A'
WARNING: [Synth 8-327] inferring latch for variable 's_val1_reg' [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 's_rew1_reg' [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:73]
WARNING: [Synth 8-327] inferring latch for variable 's_rew2_reg' [C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.srcs/sources_1/new/qemu2ages.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:04:39 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   22 Bit       Adders := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 128   
+---Muxes : 
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:04:42 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:04:51 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:04:51 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:04:52 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_Q2A_0_0 | U0/samples1_reg[63][15] | 64     | 16    | YES          | NO                 | YES               | 0      | 32      | 
|design_1_Q2A_0_0 | U0/samples2_reg[63][15] | 64     | 16    | YES          | NO                 | YES               | 0      | 32      | 
+-----------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |LUT1    |     2|
|3     |LUT2    |    45|
|4     |LUT3    |    37|
|5     |LUT4    |    98|
|6     |LUT5    |     2|
|7     |LUT6    |     2|
|8     |SRLC32E |    64|
|9     |FDCE    |   139|
|10    |FDRE    |    67|
|11    |LDC     |    33|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:04:58 . Memory (MB): peak = 2158.230 ; gain = 609.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:04:45 . Memory (MB): peak = 2158.230 ; gain = 496.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:04:59 . Memory (MB): peak = 2158.230 ; gain = 609.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2158.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2158.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LDC => LDCE: 33 instances

Synth Design complete, checksum: aa3cdc52
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:05:23 . Memory (MB): peak = 2158.230 ; gain = 624.301
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_Q2A_0_0_synth_1/design_1_Q2A_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2158.230 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Q2A_0_0, cache-ID = dffb5fd0bf7db763
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_Q2A_0_0_synth_1/design_1_Q2A_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Q2A_0_0_utilization_synth.rpt -pb design_1_Q2A_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 17:40:49 2023...
