#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  2 21:31:58 2020
# Process ID: 14576
# Current directory: E:/A_A/Internship_NovelMedical
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9436 E:\A_A\Internship_NovelMedical\Internship_NovelMedical.xpr
# Log file: E:/A_A/Internship_NovelMedical/vivado.log
# Journal file: E:/A_A/Internship_NovelMedical\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/A_A/Internship_NovelMedical/Internship_NovelMedical.xpr
create_bd_design "system"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property  ip_repo_paths  E:/A_A/AD_9637/ip_repo [current_project]
update_ip_catalog
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200.000000} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {160.000000} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AD_9637_SPI:1.0 AD_9637_SPI_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AD_9637_SPI_0/AD_9637_SPI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AD_9637_SPI_0/AD_9637_SPI]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AD_9637_IF:1.0 AD_9637_IF_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/AD_9637_IF_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins AD_9637_IF_0/S00_AXI]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins AD_9637_IF_0/clk_160M]
startgroup
make_bd_pins_external  [get_bd_pins AD_9637_IF_0/adc0_fco_in_n] [get_bd_pins AD_9637_IF_0/adc1_fco_in_p] [get_bd_pins AD_9637_IF_0/adc1_fco_in_n] [get_bd_pins AD_9637_IF_0/adc0_dco_in_p] [get_bd_pins AD_9637_IF_0/adc0_dco_in_n] [get_bd_pins AD_9637_IF_0/adc1_dco_in_p] [get_bd_pins AD_9637_IF_0/adc0_data_in_p] [get_bd_pins AD_9637_IF_0/adc0_fco_in_p] [get_bd_pins AD_9637_IF_0/adc0_data_in_n] [get_bd_pins AD_9637_IF_0/adc1_data_in_p] [get_bd_pins AD_9637_IF_0/adc1_data_in_n] [get_bd_pins AD_9637_IF_0/adc1_dco_in_n]
endgroup
set_property name adc0_data_in_p [get_bd_ports adc0_data_in_p_0]
set_property name adc0_data_in_n [get_bd_ports adc0_data_in_n_0]
set_property name adc1_data_in_p [get_bd_ports adc1_data_in_p_0]
set_property name adc1_data_in_n [get_bd_ports adc1_data_in_n_0]
set_property name adc0_fco_in_p [get_bd_ports adc0_fco_in_p_0]
set_property name adc0_fco_in_n [get_bd_ports adc0_fco_in_n_0]
set_property name adc1_fco_in_p [get_bd_ports adc1_fco_in_p_0]
set_property name adc1_fco_in_n [get_bd_ports adc1_fco_in_n_0]
set_property name adc0_dco_in_p [get_bd_ports adc0_dco_in_p_0]
set_property name adc0_dco_in_n [get_bd_ports adc0_dco_in_n_0]
set_property name adc1_dco_in_p [get_bd_ports adc1_dco_in_p_0]
set_property name adc1_dco_in_n [get_bd_ports adc1_dco_in_n_0]
startgroup
make_bd_pins_external  [get_bd_pins AD_9637_IF_0/clk_to_adc0_p] [get_bd_pins AD_9637_IF_0/clk_to_adc0_n] [get_bd_pins AD_9637_IF_0/clk_to_adc1_p] [get_bd_pins AD_9637_IF_0/clk_to_adc1_n] [get_bd_pins AD_9637_IF_0/led_data_show]
endgroup
set_property name clk_to_adc0_p [get_bd_ports clk_to_adc0_p_0]
set_property name clk_to_adc0_n [get_bd_ports clk_to_adc0_n_0]
set_property name clk_to_adc1_p [get_bd_ports clk_to_adc1_p_0]
set_property name clk_to_adc1_n [get_bd_ports clk_to_adc1_n_0]
set_property name led_data_show [get_bd_ports led_data_show_0]
startgroup
make_bd_pins_external  [get_bd_pins AD_9637_SPI_0/AD_PD_out] [get_bd_pins AD_9637_SPI_0/done] [get_bd_pins AD_9637_SPI_0/spi_cs1] [get_bd_pins AD_9637_SPI_0/spi_cs0] [get_bd_pins AD_9637_SPI_0/spi_sdio] [get_bd_pins AD_9637_SPI_0/spi_sclk] [get_bd_pins AD_9637_SPI_0/AD_SYNC_out]
endgroup
set_property name spi_cs0 [get_bd_ports spi_cs0_0]
set_property name spi_cs1 [get_bd_ports spi_cs1_0]
set_property name spi_sclk [get_bd_ports spi_sclk_0]
set_property name spi_sdio [get_bd_ports spi_sdio_0]
set_property name done [get_bd_ports done_0]
set_property name AD_PD_out [get_bd_ports AD_PD_out_0]
set_property name AD_SYNC_out [get_bd_ports AD_SYNC_out_0]
save_bd_design
validate_bd_design
delete_bd_objs [get_bd_nets AD_9637_SPI_0_done]
set_property location {1172 540} [get_bd_ports done]
set_property location {1152 540} [get_bd_ports done]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {3 930 801} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins AD_9637_SPI_0/done] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_ports done] [get_bd_pins util_vector_logic_0/Res]
regenerate_bd_layout
save_bd_design
set_property synth_checkpoint_mode None [get_files  E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -directory E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/sim_scripts -ip_user_files_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files -ipstatic_source_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/modelsim} {questa=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/questa} {riviera=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/riviera} {activehdl=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K128M16 JT-125} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SD0_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {5 1623 324} [get_bd_cells axis_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins AD_9637_IF_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
startgroup
set_property -dict [list CONFIG.HAS_TKEEP.VALUE_SRC USER CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER CONFIG.HAS_TLAST.VALUE_SRC PROPAGATED] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_bd_cells axis_data_fifo_0]
endgroup
validate_bd_design
regenerate_bd_layout
connect_bd_net [get_bd_pins AD_9637_IF_0/M_AXIS_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {4 1415 -49} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins AD_9637_IF_0/M_AXIS_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
undo
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn]
connect_bd_net [get_bd_pins AD_9637_IF_0/M_AXIS_aresetn] [get_bd_pins proc_sys_reset_0/ext_reset_in]
startgroup
set_property -dict [list CONFIG.IS_ACLK_ASYNC {1} CONFIG.SYNCHRONIZATION_STAGES {2}] [get_bd_cells axis_data_fifo_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {4.5 1828 54} [get_bd_cells axi_dma_0]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
set_property location {4.5 1720 328} [get_bd_cells axi_dma_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_include_mm2s {0}] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (200 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (200 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -directory E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/sim_scripts -ip_user_files_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files -ipstatic_source_dir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/modelsim} {questa=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/questa} {riviera=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/riviera} {activehdl=E:/A_A/Internship_NovelMedical/Internship_NovelMedical.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/system.bd] -top
add_files -norecurse E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/sources_1/bd/system/hdl/system_wrapper.v
regenerate_bd_layout
set_property location {3 926 763} [get_bd_cells axi_mem_intercon]
regenerate_bd_layout
set_property location {4 1191 524} [get_bd_cells axi_dma_0]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property location {2 548 540} [get_bd_cells axis_data_fifo_0]
regenerate_bd_layout
save_bd_design
file mkdir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1
file mkdir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1/new
close [ open E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1/new/system_contraint.xdc w ]
add_files -fileset constrs_1 E:/A_A/Internship_NovelMedical/Internship_NovelMedical.srcs/constrs_1/new/system_contraint.xdc
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
reset_run impl_1
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk
file copy -force E:/A_A/Internship_NovelMedical/Internship_NovelMedical.runs/impl_1/system_wrapper.sysdef E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk/system_wrapper.hdf

launch_sdk -workspace E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk -hwspec E:/A_A/Internship_NovelMedical/Internship_NovelMedical.sdk/system_wrapper.hdf
