// Seed: 2605149597
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  id_8(
      .id_0(1),
      .id_1(id_3),
      .id_2((1'b0 ^ id_3 ~^ id_7)),
      .id_3(),
      .id_4(id_1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_2),
      .id_9(1)
  );
endmodule
module module_1;
  id_1(
      id_2, 1, 1
  );
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  ); id_4(
      .id_0(1),
      .id_1(),
      .id_2(id_1),
      .id_3(id_3),
      .id_4(1 ^ 1),
      .id_5(1),
      .id_6(1),
      .id_7(id_1),
      .id_8(id_1),
      .id_9(id_2),
      .id_10(1),
      .id_11(id_3),
      .id_12(id_2),
      .id_13(1 ^ 'b0 - 1),
      .id_14(id_1),
      .id_15(id_3),
      .id_16(id_3)
  );
  wire id_5;
endmodule
