# Canny-FPGA-Pipe
Canny-FPGA-Pipe is a VHDL implementation of the Canny edge detector.
It has a pipelined architecture and is designed for a resolution of 640x480 pixels.
