// Seed: 2536530502
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10
);
  id_12 :
  assert property (@(posedge id_12) id_9)
  else $clog2(21);
  ;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri0 id_7,
    output wand id_8
    , id_23,
    output supply1 id_9,
    input tri id_10,
    output supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    output wor id_14
    , id_24,
    input wand id_15,
    input supply1 id_16,
    output uwire id_17,
    input tri id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wor id_21
);
  logic id_25;
  ;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_18,
      id_8,
      id_2,
      id_18,
      id_2,
      id_0,
      id_9,
      id_19,
      id_12
  );
endmodule
