# Awesome LLM Circuit Agent

## Methods
|  Title  |   Venue  |   Date   |   Code   |   topic   |
|:--------|:--------:|:--------:|:--------:|:--------:|
| [**LocalV: Exploiting Information Locality for IP-level Verilog Generation**](https://openreview.net/forum?id=jiFcyj5VLe) <br> | ICLR 2026 | 2025.09 | - | Verilog, Multi-Agent, IP-level |
| [**RTLSeek: Boosting the LLM-Based RTL Generation with Diversity-Oriented Reinforcement Learning**](https://openreview.net/forum?id=qO7g1dToiO) <br> | ICLR 2026 | 2025.09 | - | RTL, RL, Diversity-Oriented |
| [**SPARC-RTL: Stochastic Prompt-Assisted RTL Code Synthesis**](https://openreview.net/forum?id=VdoEQJufI8) <br> | ICLR 2026 | 2025.09 | - | RTL, Prompt Engineering, Stochastic |
| [**AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing**](https://arxiv.org/pdf/2511.03697) <br> | arXiv | 2025.11 | - | AMS Circuit, Multi-Agent, Workflow |
| [**Automating Hardware Design and Verification from Architectural Papers via a Neural-Symbolic Graph Framework**](https://arxiv.org/abs/2511.06067) <br> | arXiv | 2025.11 | - | Hardware Design, Verification, Neural-Symbolic, Graph Framework |
| [**EARL: Entropy-Aware RL Alignment of LLMs for Reliable RTL Code Generation**](https://arxiv.org/abs/2511.12033) <br> | arXiv | 2025.11 | - | RTL, Verilog, RL, Entropy-Aware, Alignment |
| [**Think with Self-Decoupling and Self-Verification: Automated RTL Design with Backtrack-ToT**](https://arxiv.org/abs/2511.13139) <br> | arXiv | 2025.11 | - | RTL, Verilog, Backtrack-ToT, Self-Decoupling, Self-Verification, Reasoning |
| [**EEschematic: Multimodal-LLM Based AI Agent for Schematic Generation of Analog Circuit**](https://arxiv.org/abs/2510.17002) <br> | arXiv | 2025.10 | [Github](https://github.com/eelab-dev/EEschematic) | AMS Circuit, Schematic Generation, MLLM |
| [**VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts**](https://arxiv.org/abs/2510.15914) <br> | arXiv | 2025.10 | - | Verilog, Structure-Aware, Soft Prompts |
| [**LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models**](https://arxiv.org/abs/2510.15899) <br> | arXiv | 2025.10 | - | Verilog, PPA Optimization |
| [**DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base**](https://arxiv.org/abs/2510.05327) <br> | arXiv | 2025.10 | [ðŸ¤— HuggingFace](https://huggingface.co/spaces/FICS-LLM/DeepV) | Verilog, RAG |
| ![Star](https://img.shields.io/github/stars/omniAI-Lab/VeriRL.svg?style=social&label=Star) <br> [**VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning**](https://arxiv.org/abs/2508.18462) <br> | arXiv | 2025.08 | [Github](https://github.com/omniAI-Lab/VeriRL) | Verilog, RL |
| [**CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems**](https://arxiv.org/abs/2508.08709) <br> | arXiv | 2025.08 | - | RTL, Multi-Agent, DSE |
| [**ChipSeek-R1: Generating Human-Surpassing RTL with LLM via Hierarchical Reward-Driven Reinforcement Learning**](https://arxiv.org/abs/2507.04736) <br> | arXiv | 2025.07 | - | RTL, RL, PPA |
| [**DiffCkt: A Diffusion Model-Based Hybrid Neural Network Framework for Automatic Transistor-Level Generation of Analog Circuits**](https://arxiv.org/pdf/2507.00444) <br> | arXiv | 2025.07 | - | AMS Circuit, Diffusion Model, Transistor-Level |
| [**SpiceMixer: Netlist-Level Circuit Evolution**](https://arxiv.org/pdf/2506.01497) <br> | arXiv | 2025.06 | - | AMS Circuit, Genetic Algorithm, Netlist Evolution |
| [**A Large Language Model-based Multi-Agent Framework for Analog Circuits' Sizing Relationships Extraction**](https://arxiv.org/pdf/2506.18424) <br> | arXiv | 2025.06 | - | AMS Circuit, Multi-Agent, Sizing Relationships |
| ![Star](https://img.shields.io/github/stars/NellyW8/VeriReason.svg?style=social&label=Star) <br> [**VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation**](https://openreview.net/forum?id=bkU1bQUSQD) <br> | ICLR 2026 | 2025.09 | [Github](https://github.com/NellyW8/VeriReason) <br> [Code](https://anonymous.4open.science/r/VeriReason-E625) | Verilog, RL, Reasoning |
| ![Star](https://img.shields.io/github/stars/eelab-dev/EEsizer.svg?style=social&label=Star) <br> [**EEsizer: LLM-Based AI Agent for Sizing of Analog and Mixed Signal Circuit**](https://arxiv.org/pdf/2509.25510) <br> | arXiv | 2025.09 | [Github](https://github.com/eelab-dev/EEsizer) | AMS Circuit, Transistor Sizing, LLM |
| [**TopoSizing: An LLM-aided Framework of Topology-based Understanding and Sizing for AMS Circuits**](https://arxiv.org/pdf/2509.14169) <br> | arXiv | 2025.09 | - | AMS Circuit, Topology, Sizing |
| [**RTL++: Graph-enhanced LLM for RTL Code Generation**](https://arxiv.org/abs/2505.13479) <br> | LAD '25 | 2025.05 | - | RTL, Graph-enhanced |
| [**FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design**](https://arxiv.org/pdf/2505.21923) <br> | arXiv | 2025.05 | - | AMS Circuit, Layout-Constrained, ML |
| [**VeriSynth: Learning-Based Framework for Formal Verification of Hardware Designs**](https://arxiv.org/pdf/2505.09172) <br> | arXiv | 2025.05 | [Github](https://github.com/eelab-dev/VeriSynth) | Hardware Verification, Formal Verification |
| [**Abstractions-of-Thought: Intermediate Representations for LLM Reasoning in Hardware Design**](https://arxiv.org/abs/2505.15873) <br> | arXiv | 2025.05 | - | Verilog, Reasoning, IR |
| [**Towards Understanding Fine-Tuning Mechanisms of LLMs via Circuit Analysis**](https://arxiv.org/pdf/2502.11812) <br> | arXiv | 2025.02 | - | Circuit Analysis, Fine-Tuning, LLM |
| [**CIRCUIT: A Benchmark for Circuit Interpretation and Reasoning Capabilities of LLMs**](https://arxiv.org/pdf/2502.07980) <br> | arXiv | 2025.02 | - | Circuit, Benchmark, Reasoning |
| [**VFlow: Discovering Optimal Agentic Workflows for Verilog Generation**](https://arxiv.org/abs/2504.03723) <br> | arXiv | 2025.04 | - | Verilog, Agent, Workflow |
| ![Star](https://img.shields.io/github/stars/BUAA-Clab/ReasoningV.svg?style=social&label=Star) <br> [**ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model**](https://arxiv.org/abs/2504.14560) <br> | arXiv | 2025.04 | [Github](https://github.com/BUAA-Clab/ReasoningV) <br> [ðŸ¤— Model](https://huggingface.co/GipAI/ReasoningV-7B) | Verilog, Reasoning, Finetuning |
| [**Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence**](https://arxiv.org/abs/2504.14625) <br> | arXiv | 2025.04 | - | Circuit, Multi-Agent |
| [**DocEDA: Automated Extraction and Design of Analog Circuits from Documents with Large Language Model**](https://arxiv.org/pdf/2412.05301) <br> | arXiv | 2024.12 | - | AMS Circuit, Document Extraction, LLM |
| [**Schemato -- An LLM for Netlist-to-Schematic Conversion**](https://arxiv.org/pdf/2411.13899) <br> | arXiv | 2024.11 | - | Schematic, Netlist, LLM |
| [**Origins of Super Jupiters: TOI-2145b Has a Moderately Eccentric and Nearly Aligned Orbit**](https://arxiv.org/pdf/2411.01356) <br> | arXiv | 2024.11 | - | Astronomy (Not Circuit Design) |
| [**CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization**](https://arxiv.org/abs/2407.10424) <br> | arXiv | 2024.07 | [ðŸ¤— Model](https://huggingface.co/yang-z/CodeV-DS-6.7B) | HDL, Multi-Level Summarization |
| [**LLM-Enhanced Bayesian Optimization for Efficient Analog Layout Constraint Generation**](https://arxiv.org/pdf/2406.05250) <br> | arXiv | 2024.06 | - | AMS Circuit, Bayesian Optimization, Layout Constraint |
| [**DE-HNN: An effective neural model for Circuit Netlist representation**](https://arxiv.org/pdf/2404.00477) <br> | arXiv | 2024.04 | - | Circuit Netlist, Neural Model |
| [**AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design**](https://arxiv.org/pdf/2407.18272) <br> | arXiv | 2024.07 | - | AMS Circuit, Dataset, Benchmark |
| [**Large Language Model for Verilog Generation with Code-Structure-Guided Reinforcement Learning**](https://arxiv.org/html/2407.18271v4) <br> | arXiv | 2024.07 | [Code](https://anonymous.4open.science/r/veriseek-6467) | Verilog, RL, Code-Structure-Guided |
| [**RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization with Knowledge-infused Reinforcement Learning**](https://arxiv.org/pdf/2407.19150) <br> | arXiv | 2024.07 | - | AMS Circuit, RL, Parameter Optimization |
| [**LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits**](https://arxiv.org/pdf/2407.18269) <br> | arXiv | 2024.07 | - | AMS Circuit, Topology Generation, LLM |
| [**Learning-driven Physically-aware Large-scale Circuit Gate Sizing**](https://arxiv.org/pdf/2403.08193) <br> | arXiv | 2024.03 | - | Gate Sizing, Timing Optimization, ML |
| [**VeriGen: A Large Language Model for Verilog Code Generation**](https://arxiv.org/abs/2308.00708) <br> | arXiv | 2023.07 | [ðŸ¤— Model](https://huggingface.co/shailja/fine-tuned-codegen-2B-Verilog) | Verilog, Finetuning |

## Datasets and Benchmarks
|  Title  |   Venue  |   Date   |   Code   |   topic   |
|:--------|:--------:|:--------:|:--------:|:--------:|
| [**VERIBENCH: End-to-End Formal Verification Benchmark for AI Code Generation in Lean 4**](https://openreview.net/pdf/f24bd52a5b9139e4311109bdeee80b27c311d838.pdf) <br> | ICLR 2026 (Under Review) | 2025 | - | Formal Verification, Benchmark |
| [**Pluto: A Benchmark for Evaluating Efficiency of LLM-generated Hardware Code**](https://openreview.net/forum?id=2LmXLuCDsY) <br> | ICLR 2026 | 2025.09 | - | Verilog, Efficiency, Synthesis, Benchmark |
| [**Refining Specs For LLM-Based RTL Agile Design**](https://openreview.net/forum?id=1FADg2UNPn) <br> | ICLR 2026 | 2025.09 | - | RTL, Prompt Engineering, Benchmark |
| ![Star](https://img.shields.io/github/stars/NVlabs/verilog-eval.svg?style=social&label=Star) <br> [**VerilogEval: Evaluating Large Language Models for Verilog Code Generation**](https://arxiv.org/abs/2308.05345) <br> | ICCAD | 2023.10 | [Github](https://github.com/NVlabs/verilog-eval) | Verilog, Benchmark |
| ![Star](https://img.shields.io/github/stars/hkust-zhiyao/RTLLM.svg?style=social&label=Star) <br> [**RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model**](https://arxiv.org/abs/2402.03375) <br> | ASP-DAC | 2024.01 | [Github](https://github.com/hkust-zhiyao/RTLLM) | RTL, Benchmark |
| ![Star](https://img.shields.io/github/stars/scale-lab/MetRex.svg?style=social&label=Star) <br> [**MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs**](https://arxiv.org/abs/2411.03471) <br> | ASP-DAC | 2025.01 | [Github](https://github.com/scale-lab/MetRex) <br> [ðŸ¤— Dataset](https://huggingface.co/datasets/scale-lab/MetRex) | Verilog, Metric Reasoning, Benchmark |
| [**ReasoningV-5K Dataset**](https://huggingface.co/datasets/GipAI/ReaoningV) <br> | HuggingFace | 2025.04 | [ðŸ¤— Dataset](https://huggingface.co/datasets/GipAI/ReaoningV) | Verilog, Reasoning |
| [**PyraNet-Verilog Dataset**](https://huggingface.co/datasets/bnadimi/PyraNet-Verilog) <br> | HuggingFace | 2024.07 | [ðŸ¤— Dataset](https://huggingface.co/datasets/bnadimi/PyraNet-Verilog) | Verilog, HDL |
| [**Verilog_GitHub Dataset**](https://huggingface.co/datasets/shailja/Verilog_GitHub) <br> | HuggingFace | 2023.07 | [ðŸ¤— Dataset](https://huggingface.co/datasets/shailja/Verilog_GitHub) | Verilog |

## Others
|  Title  |   Date   |   topic   |
|:--------|:--------:|:--------:|
| [**EEschematic Presentation**](https://docs.google.com/presentation/d/e/2PACX-1vROdrVB1vpGM1tqHSvA2HpPmH6B2HpILzLM8kaqnePEtZ8UP_To8q5GsWh90YOtBjYZCUov2rnOzis7/pub?start=false&loop=false&delayms=3000&slide=id.p1) <br> | - | AMS Circuit, Presentation |
| [**ASIC Technology Lecture**](https://schaumont.dyn.wpi.edu/ece574f24/01asictechnology.html) <br> | - | ASIC, Course Material |
| [**Digital System Design PDF**](https://d1.amobbs.com/bbs_upload782111/files_19/ourdev_489875.pdf) <br> | - | Digital Design, PDF |
| [**Springer Book: Digital System Design**](https://link.springer.com/book/10.1007/978-3-031-41085-7?utm_medium=referral) <br> | - | Digital Design, Book |

