- During synthesis, the textual description of a module is transformed into logic gates.
- Logic synthesis transforms HDL code into a **netlist** describing the hardware.

![[Pasted image 20210209021847.png]]