#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb  7 12:24:42 2026
# Process ID         : 296705
# Current directory  : /home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1
# Command line       : vivado -log design_1_conv_engine_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_engine_0_0.tcl
# Log file           : /home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/design_1_conv_engine_0_0.vds
# Journal file       : /home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/vivado.jou
# Running On         : RMP-RESEARCH4
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor
# CPU Frequency      : 5481.003 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 66577 MB
# Swap memory        : 32000 MB
# Total Virtual      : 98577 MB
# Available Virtual  : 77988 MB
#-----------------------------------------------------------
source design_1_conv_engine_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/researchadmin/korino/arm/hls/conv_engine_hls/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/FPGA_DISK/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conv_engine_0_0
Command: synth_design -top design_1_conv_engine_0_0 -part xczu9eg-ffvb1156-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 296757
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2626.406 ; gain = 124.559 ; free physical = 14230 ; free virtual = 72880
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_engine_0_0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ip/design_1_conv_engine_0_0/synth/design_1_conv_engine_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv_engine' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_line_buf_RAM_2P_BRAM_1R1W' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_line_buf_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_line_buf_RAM_2P_BRAM_1R1W' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_line_buf_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_wt_buf_RAM_AUTO_1R1W' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_wt_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_wt_buf_RAM_AUTO_1R1W' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_wt_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_acc_buf_RAM_2P_BRAM_1R1W' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_acc_buf_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_acc_buf_RAM_2P_BRAM_1R1W' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_acc_buf_RAM_2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_pool_buf_RAM_AUTO_1R1W' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_pool_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_pool_buf_RAM_AUTO_1R1W' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_pool_buf_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_result_row_RAM_AUTO_1R1W' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_result_row_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_result_row_RAM_AUTO_1R1W' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_result_row_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_LOAD_BN' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_BN.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_flow_control_loop_pipe_sequential_init' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_flow_control_loop_pipe_sequential_init' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_LOAD_BN' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_BN.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_FINALIZE_COL' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_FINALIZE_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_32s_16s_48_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_16s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_32s_16s_48_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_16s_48_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_FINALIZE_COL' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_FINALIZE_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_3ns_36ns_37_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_3ns_36ns_37_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_3ns_36ns_37_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_3ns_36ns_37_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_31ns_32s_63_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_31ns_32s_63_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_63s_32ns_63_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_63s_32ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_63s_32ns_63_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_63s_32ns_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_INIT_ACC' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_INIT_ACC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_INIT_ACC' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_INIT_ACC.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_COL_LOOP' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_16s_16s_32_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_16s_16s_32_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_sparsemux_7_2_32_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_sparsemux_7_2_32_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sparsemux_7_2_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_COL_LOOP' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_OUT_COL' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_OUT_COL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_OUT_COL' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_OUT_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_POOL_STORE_COL' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_POOL_STORE_COL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_POOL_STORE_COL' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_POOL_STORE_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_conv_engine_Pipeline_POOL_OUT_COL' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_POOL_OUT_COL.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_conv_engine_Pipeline_POOL_OUT_COL' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_POOL_OUT_COL.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_control_s_axi' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_control_s_axi.v:300]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_control_s_axi' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_load' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_fifo' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_srl' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_srl' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_fifo' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_fifo__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_mem' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_mem' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_load' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_read' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_burst_converter' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_reg_slice' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_reg_slice' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_burst_converter' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_reg_slice__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_fifo__parameterized1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem0_m_axi_srl__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_srl__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi_read' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem0_m_axi' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem0_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_store' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:743]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_srl' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_srl' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_mem' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2739]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_mem' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2739]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized2' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized2' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_store' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:743]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_write' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:1553]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_burst_converter' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:1873]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_reg_slice' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_reg_slice' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_burst_converter' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:1873]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized3' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized2' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized2' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized3' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_throttle' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2179]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_reg_slice__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2405]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized4' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized3' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized3' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized4' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized5' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized4' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_srl__parameterized4' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2685]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_fifo__parameterized5' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2507]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_throttle' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2179]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem1_m_axi_reg_slice__parameterized1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:2405]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:1864]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:1867]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi_write' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:1553]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem1_m_axi' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem1_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_load' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_fifo' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_srl' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_srl' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_fifo' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_fifo__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_mem' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_mem' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_fifo__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_load' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_read' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_burst_converter' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_reg_slice' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_reg_slice' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_burst_converter' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_reg_slice__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_reg_slice__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_fifo__parameterized1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem2_m_axi_srl__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_srl__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_fifo__parameterized1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi_read' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem2_m_axi' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem2_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_load' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_fifo' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_srl' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_srl' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_fifo' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_fifo__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_mem' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_mem' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_fifo__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_load' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:245]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_read' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_burst_converter' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_reg_slice' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_reg_slice' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_burst_converter' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_reg_slice__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_reg_slice__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_fifo__parameterized1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_gmem3_m_axi_srl__parameterized0' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_srl__parameterized0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_fifo__parameterized1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:2501]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi_read' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_gmem3_m_axi' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_gmem3_m_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_28ns_32s_60_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_28ns_32s_60_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_28ns_32s_60_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_28ns_32s_60_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_31ns_31ns_62_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_31ns_62_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_31ns_31ns_62_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_31ns_62_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_31ns_32s_32_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_31ns_32s_32_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_31ns_35ns_66_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_35ns_66_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_31ns_35ns_66_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_35ns_66_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_32ns_32s_62_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32ns_32s_62_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_32ns_32s_62_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32ns_32s_62_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_32ns_32s_63_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32ns_32s_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_32ns_32s_63_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32ns_32s_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_32s_32s_32_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_32s_32s_32_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_32s_32_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_36ns_30ns_61_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_36ns_30ns_61_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_36ns_30ns_61_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_36ns_30ns_61_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_62ns_32s_63_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_62ns_32s_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_62ns_32s_63_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_62ns_32s_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_mul_63s_32s_63_1_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_63s_32s_63_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_mul_63s_32s_63_1_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_63s_32s_63_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_sdiv_32ns_32s_32_36_1' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'conv_engine_sdiv_32ns_32s_32_36_1_divider' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_sdiv_32ns_32s_32_36_1_divider' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine_sdiv_32ns_32s_32_36_1' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'conv_engine' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_engine_0_0' (0#1) [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ip/design_1_conv_engine_0_0/synth/design_1_conv_engine_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_control_s_axi.v:421]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:146]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module conv_engine_sdiv_32ns_32s_32_36_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module conv_engine_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module conv_engine_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module conv_engine_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module conv_engine_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWREADY in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WREADY in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BID[0] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[1] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRESP[0] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BUSER[0] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port BVALID in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[63] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[62] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[61] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[60] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[59] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[58] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[57] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[56] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[55] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[54] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[53] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[52] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[51] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[50] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[49] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[48] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[47] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[46] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[45] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[44] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[43] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[42] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[41] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[40] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[39] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[38] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[37] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[36] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[35] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[34] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[33] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[32] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[31] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[30] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[29] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[28] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[27] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[26] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[25] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[24] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[23] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[22] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[21] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[20] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[19] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[18] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[17] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[16] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[15] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[14] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[13] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[12] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[11] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[10] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[9] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[8] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[7] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[6] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[5] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[4] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[3] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[2] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[1] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWADDR[0] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[31] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[30] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[29] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[28] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[27] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[26] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[25] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[24] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[23] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[22] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[21] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[20] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[19] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[18] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[17] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[16] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[15] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[14] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[13] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[12] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[11] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[10] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[9] in module conv_engine_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_CH0_AWLEN[8] in module conv_engine_gmem3_m_axi is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3071.945 ; gain = 570.098 ; free physical = 13797 ; free virtual = 72455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.945 ; gain = 570.098 ; free physical = 13797 ; free virtual = 72455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3071.945 ; gain = 570.098 ; free physical = 13797 ; free virtual = 72455
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3071.945 ; gain = 0.000 ; free physical = 13832 ; free virtual = 72489
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ip/design_1_conv_engine_0_0/constraints/conv_engine_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ip/design_1_conv_engine_0_0/constraints/conv_engine_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3493.906 ; gain = 0.000 ; free physical = 13612 ; free virtual = 72269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3552.828 ; gain = 47.008 ; free physical = 13431 ; free virtual = 72089
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3552.828 ; gain = 1050.980 ; free physical = 11998 ; free virtual = 70655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3560.832 ; gain = 1058.984 ; free physical = 11998 ; free virtual = 70655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3560.832 ; gain = 1058.984 ; free physical = 11998 ; free virtual = 70655
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln288_reg_1448_pp0_iter1_reg_reg' and it is trimmed from '31' to '9' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_FINALIZE_COL.v:515]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln288_reg_1448_reg' and it is trimmed from '31' to '9' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_FINALIZE_COL.v:514]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter74_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2277]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter73_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2276]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter72_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2275]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter71_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2274]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter70_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2273]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter69_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2271]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter68_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2270]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter67_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2269]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter66_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2268]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter65_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2267]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter64_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2266]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter63_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2265]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter62_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2264]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter61_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2263]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter60_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2262]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter59_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2260]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter58_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2259]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter57_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2258]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter56_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2257]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter55_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2256]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter54_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2255]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter53_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2254]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter52_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2253]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter51_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2252]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter50_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2251]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter49_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2249]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter48_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2248]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter47_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2247]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter46_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2246]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter45_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2245]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter44_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2244]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter43_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2243]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter42_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2242]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter41_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2241]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter40_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2240]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter39_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2238]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter38_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2237]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter37_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2236]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter36_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2235]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter35_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2234]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter34_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2233]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter33_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2232]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter32_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2231]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter31_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2230]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter30_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2229]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter29_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2228]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter28_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2227]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter27_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2226]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter26_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2225]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter25_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2224]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter24_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2223]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter23_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2222]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter22_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2221]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter21_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2220]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter20_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2219]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter19_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2218]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter18_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2217]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter17_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2216]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter16_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2215]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter15_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2214]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter14_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2213]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter13_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2212]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter12_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2211]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter11_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2210]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter10_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2209]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter9_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2209]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter8_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2279]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter7_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2278]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter6_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2272]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter5_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2261]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter4_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2250]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_pp0_iter3_reg_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2239]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln164_2_reg_1237_reg' and it is trimmed from '31' to '3' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:2208]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_engine_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_engine_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_engine_gmem3_m_axi_reg_slice__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_sdiv_32ns_32s_32_36_1.v:56]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "conv_engine_wt_buf_RAM_AUTO_1R1W:/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_engine_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_engine_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_engine_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3560.832 ; gain = 1058.984 ; free physical = 9567 ; free virtual = 68232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 18    
	   3 Input   64 Bit       Adders := 2     
	   4 Input   64 Bit       Adders := 1     
	   2 Input   63 Bit       Adders := 24    
	   3 Input   63 Bit       Adders := 5     
	   2 Input   62 Bit       Adders := 7     
	   2 Input   52 Bit       Adders := 4     
	   2 Input   48 Bit       Adders := 4     
	   2 Input   41 Bit       Adders := 3     
	   3 Input   41 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 1     
	   3 Input   37 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 3     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 327   
	   3 Input   33 Bit       Adders := 64    
	   2 Input   32 Bit       Adders := 347   
	   4 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 7     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 13    
	   2 Input    7 Bit       Adders := 13    
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 7     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 783   
+---Registers : 
	              289 Bit    Registers := 1     
	              288 Bit    Registers := 1     
	              258 Bit    Registers := 2     
	              257 Bit    Registers := 4     
	              256 Bit    Registers := 19    
	              131 Bit    Registers := 1     
	               96 Bit    Registers := 12    
	               72 Bit    Registers := 3     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 18    
	               63 Bit    Registers := 24    
	               62 Bit    Registers := 7     
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 2     
	               59 Bit    Registers := 18    
	               52 Bit    Registers := 4     
	               48 Bit    Registers := 8     
	               41 Bit    Registers := 5     
	               36 Bit    Registers := 5     
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 3448  
	               31 Bit    Registers := 81    
	               30 Bit    Registers := 6     
	               29 Bit    Registers := 4     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 575   
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 83    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 20    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 240   
	                4 Bit    Registers := 86    
	                3 Bit    Registers := 80    
	                2 Bit    Registers := 300   
	                1 Bit    Registers := 1047  
+---Multipliers : 
	              32x36  Multipliers := 1     
	              32x63  Multipliers := 12    
	              33x63  Multipliers := 1     
	              32x33  Multipliers := 2     
	              31x37  Multipliers := 1     
	              29x32  Multipliers := 1     
	              16x32  Multipliers := 4     
	               4x37  Multipliers := 1     
	              32x32  Multipliers := 10    
+---RAMs : 
	             257K Bit	(1023 X 258 bit)          RAMs := 2     
	              17K Bit	(63 X 288 bit)          RAMs := 1     
	              13K Bit	(416 X 32 bit)          RAMs := 4     
	              13K Bit	(832 X 16 bit)          RAMs := 12    
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	               6K Bit	(416 X 16 bit)          RAMs := 12    
	              128 Bit	(8 X 16 bit)          RAMs := 36    
+---Muxes : 
	   2 Input  257 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 9     
	   2 Input  131 Bit        Muxes := 3     
	   2 Input  130 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input  126 Bit        Muxes := 1     
	   2 Input  125 Bit        Muxes := 1     
	   2 Input  124 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 1     
	   2 Input  119 Bit        Muxes := 1     
	   2 Input  118 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 1     
	   2 Input  113 Bit        Muxes := 1     
	   2 Input  111 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 21    
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 4     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   5 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 292   
	   2 Input   32 Bit        Muxes := 136   
	   3 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 14    
	   2 Input   31 Bit        Muxes := 63    
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 82    
	   3 Input   16 Bit        Muxes := 4     
	   4 Input   14 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 24    
	   2 Input    9 Bit        Muxes := 26    
	   2 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 14    
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 25    
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 49    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 112   
	   3 Input    2 Bit        Muxes := 27    
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 354   
	   5 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_86_reg_41969_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23956]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_94_reg_42017_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24333]
DSP Report: Generating DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_1_12597_cast_reg_39838_reg is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_85_reg_41963_reg is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: register pixel_48_reg_41090_reg is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_85_reg_41963_reg is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_85_reg_41963_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_85_reg_41963_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U212/tmp_product is absorbed into DSP mul_ln249_85_reg_41963_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_1_2_1_cast_reg_39798_reg is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_93_reg_42011_reg is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: register pixel_52_reg_41614_reg is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_93_reg_42011_reg is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_93_reg_42011_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_93_reg_42011_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U220/tmp_product is absorbed into DSP mul_ln249_93_reg_42011_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_22910_cast_reg_39894_reg is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_74_reg_41597_reg is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: register pixel_41_reg_41058_reg is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_74_reg_41597_reg is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_74_reg_41597_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_74_reg_41597_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U185/tmp_product is absorbed into DSP mul_ln249_74_reg_41597_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_12725_2_cast_reg_39873_reg is absorbed into DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_78_reg_41921_reg is absorbed into DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_78_reg_41921_reg is absorbed into DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_78_reg_41921_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_78_reg_41921_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U205/tmp_product is absorbed into DSP mul_ln249_78_reg_41921_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_22796_2_cast_reg_39853_reg is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_82_reg_41945_reg is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: register pixel_46_reg_41609_reg is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_82_reg_41945_reg is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_82_reg_41945_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_82_reg_41945_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U209/tmp_product is absorbed into DSP mul_ln249_82_reg_41945_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_1_22654_cast_reg_39833_reg is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_86_reg_41969_reg is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: register pixel_48_reg_41090_reg is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_85_reg_41963_reg is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_86_reg_41969_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_86_reg_41969_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U213/tmp_product is absorbed into DSP mul_ln249_86_reg_41969_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_1_1_2_cast_reg_39813_reg is absorbed into DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_90_reg_41993_reg is absorbed into DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_90_reg_41993_reg is absorbed into DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_90_reg_41993_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_90_reg_41993_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U217/tmp_product is absorbed into DSP mul_ln249_90_reg_41993_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_1_2_2_cast_reg_39793_reg is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_94_reg_42017_reg is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
DSP Report: register pixel_52_reg_41614_reg is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_93_reg_42011_reg is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_94_reg_42017_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_94_reg_42017_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U221/tmp_product is absorbed into DSP mul_ln249_94_reg_42017_pp0_iter2_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_216_reg_42955_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_220_reg_42995_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
DSP Report: Generating DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_6_2974_cast_reg_39158_reg is absorbed into DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_218_reg_42967_reg is absorbed into DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_218_reg_42967_reg is absorbed into DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_218_reg_42967_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_218_reg_42967_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U352/tmp_product is absorbed into DSP mul_ln249_218_reg_42967_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_6_1789_2_cast_reg_39137_reg is absorbed into DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_222_reg_43007_reg is absorbed into DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_222_reg_43007_reg is absorbed into DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_222_reg_43007_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_222_reg_43007_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U356/tmp_product is absorbed into DSP mul_ln249_222_reg_43007_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_6_2860_2_cast_reg_39117_reg is absorbed into DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_226_reg_43031_reg is absorbed into DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_226_reg_43031_reg is absorbed into DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_226_reg_43031_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_226_reg_43031_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U360/tmp_product is absorbed into DSP mul_ln249_226_reg_43031_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_571_fu_31451_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register conv7_i447_6_2974_cast_reg_39158_reg is absorbed into DSP local_acc_571_fu_31451_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_123_reg_3844_reg is absorbed into DSP local_acc_571_fu_31451_p2.
DSP Report: register mul_ln268_26_reg_44340_reg is absorbed into DSP local_acc_571_fu_31451_p2.
DSP Report: operator local_acc_571_fu_31451_p2 is absorbed into DSP local_acc_571_fu_31451_p2.
DSP Report: operator mul_16s_16s_32_1_1_U558/tmp_product is absorbed into DSP local_acc_571_fu_31451_p2.
DSP Report: Generating DSP add_ln268_26_fu_31456_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_123_reg_3844_reg is absorbed into DSP add_ln268_26_fu_31456_p2.
DSP Report: register conv7_i447_6_2974_cast_reg_39158_reg is absorbed into DSP add_ln268_26_fu_31456_p2.
DSP Report: register mul_ln268_26_reg_44340_reg is absorbed into DSP add_ln268_26_fu_31456_p2.
DSP Report: operator add_ln268_26_fu_31456_p2 is absorbed into DSP add_ln268_26_fu_31456_p2.
DSP Report: operator mul_16s_16s_32_1_1_U558/tmp_product is absorbed into DSP add_ln268_26_fu_31456_p2.
DSP Report: Generating DSP local_acc_573_fu_33516_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register local_acc_495_reg_4036_reg is absorbed into DSP local_acc_573_fu_33516_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_123_reg_3844_reg is absorbed into DSP local_acc_573_fu_33516_p2.
DSP Report: register mul_ln268_27_reg_44346_reg is absorbed into DSP local_acc_573_fu_33516_p2.
DSP Report: operator local_acc_573_fu_33516_p2 is absorbed into DSP local_acc_573_fu_33516_p2.
DSP Report: operator mul_16s_16s_32_1_1_U559/tmp_product is absorbed into DSP local_acc_573_fu_33516_p2.
DSP Report: Generating DSP add_ln268_27_fu_33521_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register local_acc_495_reg_4036_reg is absorbed into DSP add_ln268_27_fu_33521_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_123_reg_3844_reg is absorbed into DSP add_ln268_27_fu_33521_p2.
DSP Report: register mul_ln268_27_reg_44346_reg is absorbed into DSP add_ln268_27_fu_33521_p2.
DSP Report: operator add_ln268_27_fu_33521_p2 is absorbed into DSP add_ln268_27_fu_33521_p2.
DSP Report: operator mul_16s_16s_32_1_1_U559/tmp_product is absorbed into DSP add_ln268_27_fu_33521_p2.
DSP Report: Generating DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_6_cast_reg_39170_reg is absorbed into DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_216_reg_42955_reg is absorbed into DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_218_reg_42967_reg is absorbed into DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_216_reg_42955_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_216_reg_42955_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U350/tmp_product is absorbed into DSP mul_ln249_216_reg_42955_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_6_1789_cast_reg_39147_reg is absorbed into DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_220_reg_42995_reg is absorbed into DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_222_reg_43007_reg is absorbed into DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_220_reg_42995_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_220_reg_42995_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U354/tmp_product is absorbed into DSP mul_ln249_220_reg_42995_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_567_fu_31265_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register conv7_i447_6_cast_reg_39170_reg is absorbed into DSP local_acc_567_fu_31265_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_123_reg_3844_reg is absorbed into DSP local_acc_567_fu_31265_p2.
DSP Report: register mul_ln268_24_reg_44328_reg is absorbed into DSP local_acc_567_fu_31265_p2.
DSP Report: operator local_acc_567_fu_31265_p2 is absorbed into DSP local_acc_567_fu_31265_p2.
DSP Report: operator mul_16s_16s_32_1_1_U556/tmp_product is absorbed into DSP local_acc_567_fu_31265_p2.
DSP Report: Generating DSP add_ln268_24_fu_31270_p2, operation Mode is: C+(A2*B2)'.
DSP Report: register conv7_i447_6_cast_reg_39170_reg is absorbed into DSP add_ln268_24_fu_31270_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_123_reg_3844_reg is absorbed into DSP add_ln268_24_fu_31270_p2.
DSP Report: register mul_ln268_24_reg_44328_reg is absorbed into DSP add_ln268_24_fu_31270_p2.
DSP Report: operator add_ln268_24_fu_31270_p2 is absorbed into DSP add_ln268_24_fu_31270_p2.
DSP Report: operator mul_16s_16s_32_1_1_U556/tmp_product is absorbed into DSP add_ln268_24_fu_31270_p2.
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_255_reg_43205_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_255_reg_43205_pp0_iter2_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_259_reg_43235_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_259_reg_43235_pp0_iter2_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
DSP Report: Generating DSP mul_ln268_30_reg_44364_pp0_iter11_reg_reg, operation Mode is: (A*B2)'.
DSP Report: register conv7_i447_7_2490_cast_reg_38974_reg is absorbed into DSP mul_ln268_30_reg_44364_pp0_iter11_reg_reg.
DSP Report: register mul_ln268_30_reg_44364_pp0_iter11_reg_reg is absorbed into DSP mul_ln268_30_reg_44364_pp0_iter11_reg_reg.
DSP Report: register mul_ln268_30_reg_44364_reg is absorbed into DSP mul_ln268_30_reg_44364_pp0_iter11_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U562/tmp_product is absorbed into DSP mul_ln268_30_reg_44364_pp0_iter11_reg_reg.
DSP Report: Generating DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_253_reg_43193_reg is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_reg is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U387/tmp_product is absorbed into DSP mul_ln249_253_reg_43193_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_257_reg_43223_reg is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_reg is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U391/tmp_product is absorbed into DSP mul_ln249_257_reg_43223_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_255_reg_43205_reg is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_255_reg_43205_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_reg is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_253_reg_43193_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_255_reg_43205_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_255_reg_43205_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U389/tmp_product is absorbed into DSP mul_ln249_255_reg_43205_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_259_reg_43235_reg is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_259_reg_43235_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_reg is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_257_reg_43223_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_259_reg_43235_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_259_reg_43235_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U393/tmp_product is absorbed into DSP mul_ln249_259_reg_43235_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln268_31_reg_44370_pp0_iter11_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln268_31_reg_44370_pp0_iter11_reg_reg is absorbed into DSP mul_ln268_31_reg_44370_pp0_iter11_reg_reg.
DSP Report: register mul_ln268_31_reg_44370_reg is absorbed into DSP mul_ln268_31_reg_44370_pp0_iter11_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U563/tmp_product is absorbed into DSP mul_ln268_31_reg_44370_pp0_iter11_reg_reg.
DSP Report: Generating DSP mul_ln268_28_reg_44352_pp0_iter11_reg_reg, operation Mode is: (A*B2)'.
DSP Report: register conv7_i447_7_cast_reg_38986_reg is absorbed into DSP mul_ln268_28_reg_44352_pp0_iter11_reg_reg.
DSP Report: register mul_ln268_28_reg_44352_pp0_iter11_reg_reg is absorbed into DSP mul_ln268_28_reg_44352_pp0_iter11_reg_reg.
DSP Report: register mul_ln268_28_reg_44352_reg is absorbed into DSP mul_ln268_28_reg_44352_pp0_iter11_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U560/tmp_product is absorbed into DSP mul_ln268_28_reg_44352_pp0_iter11_reg_reg.
DSP Report: Generating DSP mul_ln268_29_reg_44358_pp0_iter11_reg_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln268_29_reg_44358_pp0_iter11_reg_reg is absorbed into DSP mul_ln268_29_reg_44358_pp0_iter11_reg_reg.
DSP Report: register mul_ln268_29_reg_44358_reg is absorbed into DSP mul_ln268_29_reg_44358_pp0_iter11_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U561/tmp_product is absorbed into DSP mul_ln268_29_reg_44358_pp0_iter11_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_117_reg_42319_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_121_reg_42343_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_125_reg_42367_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
DSP Debug: swapped A/B pins for adder 0xb184c4e0
DSP Debug: swapped A/B pins for adder 0x8129d5c0
DSP Debug: swapped A/B pins for adder 0xb42eb740
DSP Report: Generating DSP local_acc_79_fu_12736_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_2_reg_40745_pp0_iter8_reg_reg is absorbed into DSP local_acc_79_fu_12736_p2.
DSP Report: operator local_acc_79_fu_12736_p2 is absorbed into DSP local_acc_79_fu_12736_p2.
DSP Report: operator mul_16s_16s_32_1_1_U426/tmp_product is absorbed into DSP local_acc_79_fu_12736_p2.
DSP Report: Generating DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_3_22312_2_cast_reg_39669_reg is absorbed into DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_118_reg_42325_reg is absorbed into DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_118_reg_42325_reg is absorbed into DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_118_reg_42325_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_118_reg_42325_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U252/tmp_product is absorbed into DSP mul_ln249_118_reg_42325_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_3_1_22170_cast_reg_39649_reg is absorbed into DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_122_reg_42349_reg is absorbed into DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_122_reg_42349_reg is absorbed into DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_122_reg_42349_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_122_reg_42349_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U256/tmp_product is absorbed into DSP mul_ln249_122_reg_42349_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_2_fu_12741_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_2_reg_40745_pp0_iter8_reg_reg is absorbed into DSP add_ln268_2_fu_12741_p2.
DSP Report: operator add_ln268_2_fu_12741_p2 is absorbed into DSP add_ln268_2_fu_12741_p2.
DSP Report: operator mul_16s_16s_32_1_1_U426/tmp_product is absorbed into DSP add_ln268_2_fu_12741_p2.
DSP Report: Generating DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_3_1_1_2_cast_reg_39629_reg is absorbed into DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_126_reg_42373_reg is absorbed into DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_126_reg_42373_reg is absorbed into DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_126_reg_42373_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_126_reg_42373_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U260/tmp_product is absorbed into DSP mul_ln249_126_reg_42373_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_1_fu_12644_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_1_reg_40734_pp0_iter8_reg_reg is absorbed into DSP add_ln268_1_fu_12644_p2.
DSP Report: operator add_ln268_1_fu_12644_p2 is absorbed into DSP add_ln268_1_fu_12644_p2.
DSP Report: operator mul_16s_16s_32_1_1_U424/tmp_product is absorbed into DSP add_ln268_1_fu_12644_p2.
DSP Report: Generating DSP local_acc_77_fu_12639_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_1_reg_40734_pp0_iter8_reg_reg is absorbed into DSP local_acc_77_fu_12639_p2.
DSP Report: operator local_acc_77_fu_12639_p2 is absorbed into DSP local_acc_77_fu_12639_p2.
DSP Report: operator mul_16s_16s_32_1_1_U424/tmp_product is absorbed into DSP local_acc_77_fu_12639_p2.
DSP Report: Generating DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_3_22312_1_cast_reg_39674_reg is absorbed into DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_117_reg_42319_reg is absorbed into DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_118_reg_42325_reg is absorbed into DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_117_reg_42319_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_117_reg_42319_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U251/tmp_product is absorbed into DSP mul_ln249_117_reg_42319_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_3_1_12113_cast_reg_39654_reg is absorbed into DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_121_reg_42343_reg is absorbed into DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_122_reg_42349_reg is absorbed into DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_121_reg_42343_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_121_reg_42343_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U255/tmp_product is absorbed into DSP mul_ln249_121_reg_42343_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_3_1_1_1_cast_reg_39634_reg is absorbed into DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_125_reg_42367_reg is absorbed into DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_126_reg_42373_reg is absorbed into DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_125_reg_42367_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_125_reg_42367_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U259/tmp_product is absorbed into DSP mul_ln249_125_reg_42367_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_fu_12547_p2, operation Mode is: C'+A*B2.
DSP Report: register conv7_i447_cast_reg_40286_reg is absorbed into DSP add_ln268_fu_12547_p2.
DSP Report: register local_acc_reg_40723_pp0_iter8_reg_reg is absorbed into DSP add_ln268_fu_12547_p2.
DSP Report: operator add_ln268_fu_12547_p2 is absorbed into DSP add_ln268_fu_12547_p2.
DSP Report: operator mul_16s_16s_32_1_1_U422/tmp_product is absorbed into DSP add_ln268_fu_12547_p2.
DSP Report: Generating DSP local_acc_76_fu_12542_p2, operation Mode is: C'+A*B2.
DSP Report: register conv7_i447_cast_reg_40286_reg is absorbed into DSP local_acc_76_fu_12542_p2.
DSP Report: register local_acc_reg_40723_pp0_iter8_reg_reg is absorbed into DSP local_acc_76_fu_12542_p2.
DSP Report: operator local_acc_76_fu_12542_p2 is absorbed into DSP local_acc_76_fu_12542_p2.
DSP Report: operator mul_16s_16s_32_1_1_U422/tmp_product is absorbed into DSP local_acc_76_fu_12542_p2.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1128/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1128/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1128/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1128/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1128/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_63_1_1_U1134/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP mul_32ns_32s_63_1_1_U1134/tmp_product.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP mul_32ns_32s_63_1_1_U1134/tmp_product.
DSP Report: Generating DSP empty_97_reg_7096_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_97_reg_7096_reg is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: Generating DSP mul_32ns_32s_63_1_1_U1134/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP mul_32ns_32s_63_1_1_U1134/tmp_product.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP mul_32ns_32s_63_1_1_U1134/tmp_product.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP mul_32ns_32s_63_1_1_U1134/tmp_product.
DSP Report: Generating DSP empty_97_reg_7096_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_97_reg_7096_reg is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: register empty_97_reg_7096_reg is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: operator mul_32ns_32s_63_1_1_U1134/tmp_product is absorbed into DSP empty_97_reg_7096_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1151/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: Generating DSP empty_119_reg_7913_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_119_reg_7913_reg is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1151/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1151/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: Generating DSP empty_119_reg_7913_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_119_reg_7913_reg is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1151/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1151/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1151/tmp_product.
DSP Report: Generating DSP empty_119_reg_7913_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_119_reg_7913_reg is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: register empty_119_reg_7913_reg is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1151/tmp_product is absorbed into DSP empty_119_reg_7913_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1150/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: Generating DSP empty_117_reg_7898_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_117_reg_7898_reg is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1150/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1150/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: Generating DSP empty_117_reg_7898_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_117_reg_7898_reg is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1150/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1150/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1150/tmp_product.
DSP Report: Generating DSP empty_117_reg_7898_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_117_reg_7898_reg is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: register empty_117_reg_7898_reg is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1150/tmp_product is absorbed into DSP empty_117_reg_7898_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1149/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: Generating DSP empty_114_reg_7883_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_114_reg_7883_reg is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1149/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1149/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: Generating DSP empty_114_reg_7883_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_114_reg_7883_reg is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1149/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1149/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1149/tmp_product.
DSP Report: Generating DSP empty_114_reg_7883_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_114_reg_7883_reg is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: register empty_114_reg_7883_reg is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1149/tmp_product is absorbed into DSP empty_114_reg_7883_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1148/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: Generating DSP empty_111_reg_7873_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_111_reg_7873_reg is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1148/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1148/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: Generating DSP empty_111_reg_7873_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_111_reg_7873_reg is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1148/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1148/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1148/tmp_product.
DSP Report: Generating DSP empty_111_reg_7873_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_111_reg_7873_reg is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: register empty_111_reg_7873_reg is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1148/tmp_product is absorbed into DSP empty_111_reg_7873_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1147/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: Generating DSP empty_108_reg_7868_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_108_reg_7868_reg is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1147/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1147/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: Generating DSP empty_108_reg_7868_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_108_reg_7868_reg is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1147/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1147/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1147/tmp_product.
DSP Report: Generating DSP empty_108_reg_7868_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_108_reg_7868_reg is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: register empty_108_reg_7868_reg is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1147/tmp_product is absorbed into DSP empty_108_reg_7868_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1146/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: Generating DSP empty_105_reg_7863_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1146/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1146/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: Generating DSP empty_105_reg_7863_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1146/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1146/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1146/tmp_product.
DSP Report: Generating DSP empty_105_reg_7863_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: register empty_105_reg_7863_reg is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1146/tmp_product is absorbed into DSP empty_105_reg_7863_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1145/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: Generating DSP empty_102_reg_7858_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_102_reg_7858_reg is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1145/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1145/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: Generating DSP empty_102_reg_7858_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_102_reg_7858_reg is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1145/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1145/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1145/tmp_product.
DSP Report: Generating DSP empty_102_reg_7858_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_102_reg_7858_reg is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: register empty_102_reg_7858_reg is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1145/tmp_product is absorbed into DSP empty_102_reg_7858_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1144/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: Generating DSP empty_99_reg_7853_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1144/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1144/tmp_product, operation Mode is: PCIN+A2*B2.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: Generating DSP empty_99_reg_7853_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1144/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: Generating DSP mul_63s_32s_63_1_1_U1144/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP mul_63s_32s_63_1_1_U1144/tmp_product.
DSP Report: Generating DSP empty_99_reg_7853_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: register empty_99_reg_7853_reg is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP empty_99_reg_7853_reg.
DSP Report: operator mul_63s_32s_63_1_1_U1144/tmp_product is absorbed into DSP empty_99_reg_7853_reg.
INFO: [Synth 8-4471] merging register 'mul_ln249_114_reg_42301_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25174]
INFO: [Synth 8-4471] merging register 'mul_ln249_112_reg_42289_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25154]
INFO: [Synth 8-4471] merging register 'mul_ln249_137_reg_42439_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25404]
INFO: [Synth 8-4471] merging register 'mul_ln249_147_reg_42509_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25504]
INFO: [Synth 8-4471] merging register 'mul_ln249_139_reg_42451_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25424]
INFO: [Synth 8-4471] merging register 'mul_ln249_131_reg_42403_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25344]
INFO: [Synth 8-4471] merging register 'mul_ln249_113_reg_42295_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25164]
INFO: [Synth 8-4471] merging register 'mul_ln249_128_reg_42385_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25314]
INFO: [Synth 8-4471] merging register 'mul_ln249_115_reg_42307_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25184]
INFO: [Synth 8-4471] merging register 'mul_ln249_136_reg_42433_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25394]
INFO: [Synth 8-4471] merging register 'mul_ln249_138_reg_42445_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25414]
INFO: [Synth 8-4471] merging register 'mul_ln249_130_reg_42397_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25334]
INFO: [Synth 8-4471] merging register 'mul_ln249_144_reg_42491_reg[31:0]' into 'mul_ln249_129_reg_42391_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25474]
INFO: [Synth 8-4471] merging register 'mul_ln249_183_reg_42741_reg[31:0]' into 'mul_ln249_180_reg_42723_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26719]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_108_reg_42111_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23960]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_131_reg_42403_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_131_reg_42403_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_135_reg_42427_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23964]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_139_reg_42451_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_139_reg_42451_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_143_reg_42475_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24337]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_147_reg_42509_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_147_reg_42509_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_129_reg_42391_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_129_reg_42391_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_133_reg_42415_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23964]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_137_reg_42439_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_137_reg_42439_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_109_reg_42117_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23960]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_113_reg_42295_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_113_reg_42295_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_111_reg_42129_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23960]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_115_reg_42307_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_115_reg_42307_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_130_reg_42397_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_130_reg_42397_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_134_reg_42421_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23964]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_138_reg_42445_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_138_reg_42445_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_142_reg_42469_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24337]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_114_reg_42301_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_114_reg_42301_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_141_reg_42463_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24337]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_183_reg_42741_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_183_reg_42741_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_187_reg_42771_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26296]
DSP Report: Generating DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_110_reg_42123_reg is absorbed into DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg.
DSP Report: register pixel_61_reg_41110_reg is absorbed into DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_110_reg_42123_reg is absorbed into DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_110_reg_42123_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_110_reg_42123_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U237/tmp_product is absorbed into DSP mul_ln249_110_reg_42123_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_128_reg_42385_reg is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_reg is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U262/tmp_product is absorbed into DSP mul_ln249_128_reg_42385_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_132_reg_42409_reg is absorbed into DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg.
DSP Report: register pixel_74_reg_41152_reg is absorbed into DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_132_reg_42409_reg is absorbed into DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_132_reg_42409_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_132_reg_42409_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U266/tmp_product is absorbed into DSP mul_ln249_132_reg_42409_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_136_reg_42433_reg is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_reg is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U270/tmp_product is absorbed into DSP mul_ln249_136_reg_42433_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_140_reg_42457_reg is absorbed into DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg.
DSP Report: register pixel_78_reg_41634_reg is absorbed into DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_140_reg_42457_reg is absorbed into DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_140_reg_42457_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_140_reg_42457_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U274/tmp_product is absorbed into DSP mul_ln249_140_reg_42457_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_321_fu_20355_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP local_acc_321_fu_20355_p2.
DSP Report: register mul_ln268_12_reg_43930_reg is absorbed into DSP local_acc_321_fu_20355_p2.
DSP Report: operator local_acc_321_fu_20355_p2 is absorbed into DSP local_acc_321_fu_20355_p2.
DSP Report: operator mul_16s_16s_32_1_1_U498/tmp_product is absorbed into DSP local_acc_321_fu_20355_p2.
DSP Report: Generating DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_144_reg_42491_reg is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_reg is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U278/tmp_product is absorbed into DSP mul_ln249_144_reg_42491_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_403_fu_24071_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_83_reg_3737_reg is absorbed into DSP local_acc_403_fu_24071_p2.
DSP Report: register mul_ln268_16_reg_44018_reg is absorbed into DSP local_acc_403_fu_24071_p2.
DSP Report: operator local_acc_403_fu_24071_p2 is absorbed into DSP local_acc_403_fu_24071_p2.
DSP Report: operator mul_16s_16s_32_1_1_U517/tmp_product is absorbed into DSP local_acc_403_fu_24071_p2.
DSP Report: Generating DSP local_acc_485_fu_27662_p2, operation Mode is: C'+(A*B)'.
DSP Report: register ap_phi_reg_pp0_iter10_local_acc_410_reg_4015_reg is absorbed into DSP local_acc_485_fu_27662_p2.
DSP Report: register mul_ln268_20_reg_44192_reg is absorbed into DSP local_acc_485_fu_27662_p2.
DSP Report: operator local_acc_485_fu_27662_p2 is absorbed into DSP local_acc_485_fu_27662_p2.
DSP Report: operator mul_16s_16s_32_1_1_U536/tmp_product is absorbed into DSP local_acc_485_fu_27662_p2.
DSP Report: Generating DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_108_reg_42111_reg is absorbed into DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg.
DSP Report: register pixel_61_reg_41110_reg is absorbed into DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_110_reg_42123_reg is absorbed into DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_108_reg_42111_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_108_reg_42111_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U235/tmp_product is absorbed into DSP mul_ln249_108_reg_42111_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_112_reg_42289_reg is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_reg is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U246/tmp_product is absorbed into DSP mul_ln249_112_reg_42289_pp0_iter3_reg_reg.
DSP Report: Generating DSP add_ln268_20_fu_27667_p2, operation Mode is: C'+(A*B)'.
DSP Report: register ap_phi_reg_pp0_iter10_local_acc_410_reg_4015_reg is absorbed into DSP add_ln268_20_fu_27667_p2.
DSP Report: register mul_ln268_20_reg_44192_reg is absorbed into DSP add_ln268_20_fu_27667_p2.
DSP Report: operator add_ln268_20_fu_27667_p2 is absorbed into DSP add_ln268_20_fu_27667_p2.
DSP Report: operator mul_16s_16s_32_1_1_U536/tmp_product is absorbed into DSP add_ln268_20_fu_27667_p2.
DSP Report: Generating DSP local_acc_327_fu_22054_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP local_acc_327_fu_22054_p2.
DSP Report: register local_acc_249_reg_3748_reg is absorbed into DSP local_acc_327_fu_22054_p2.
DSP Report: register mul_ln268_15_reg_43948_reg is absorbed into DSP local_acc_327_fu_22054_p2.
DSP Report: operator local_acc_327_fu_22054_p2 is absorbed into DSP local_acc_327_fu_22054_p2.
DSP Report: operator mul_16s_16s_32_1_1_U501/tmp_product is absorbed into DSP local_acc_327_fu_22054_p2.
DSP Report: Generating DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_131_reg_42403_reg is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_131_reg_42403_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_reg is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_131_reg_42403_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_131_reg_42403_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U265/tmp_product is absorbed into DSP mul_ln249_131_reg_42403_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_135_reg_42427_reg is absorbed into DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg.
DSP Report: register pixel_74_reg_41152_reg is absorbed into DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_132_reg_42409_reg is absorbed into DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_135_reg_42427_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_135_reg_42427_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U269/tmp_product is absorbed into DSP mul_ln249_135_reg_42427_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_139_reg_42451_reg is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_139_reg_42451_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_reg is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_139_reg_42451_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_139_reg_42451_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U273/tmp_product is absorbed into DSP mul_ln249_139_reg_42451_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_143_reg_42475_reg is absorbed into DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg.
DSP Report: register pixel_78_reg_41634_reg is absorbed into DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_140_reg_42457_reg is absorbed into DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_143_reg_42475_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_143_reg_42475_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U277/tmp_product is absorbed into DSP mul_ln249_143_reg_42475_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_147_reg_42509_reg is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_147_reg_42509_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_reg is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_144_reg_42491_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_147_reg_42509_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_147_reg_42509_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U281/tmp_product is absorbed into DSP mul_ln249_147_reg_42509_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_129_reg_42391_reg is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_129_reg_42391_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_reg is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_129_reg_42391_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_129_reg_42391_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U263/tmp_product is absorbed into DSP mul_ln249_129_reg_42391_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_133_reg_42415_reg is absorbed into DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg.
DSP Report: register pixel_74_reg_41152_reg is absorbed into DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_132_reg_42409_reg is absorbed into DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_133_reg_42415_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_133_reg_42415_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U267/tmp_product is absorbed into DSP mul_ln249_133_reg_42415_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_137_reg_42439_reg is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_137_reg_42439_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_reg is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_137_reg_42439_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_137_reg_42439_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U271/tmp_product is absorbed into DSP mul_ln249_137_reg_42439_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_109_reg_42117_reg is absorbed into DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg.
DSP Report: register pixel_61_reg_41110_reg is absorbed into DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_110_reg_42123_reg is absorbed into DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_109_reg_42117_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_109_reg_42117_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U236/tmp_product is absorbed into DSP mul_ln249_109_reg_42117_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_113_reg_42295_reg is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_113_reg_42295_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_reg is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_113_reg_42295_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_113_reg_42295_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U247/tmp_product is absorbed into DSP mul_ln249_113_reg_42295_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_409_fu_26322_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_83_reg_3737_reg is absorbed into DSP local_acc_409_fu_26322_p2.
DSP Report: register local_acc_331_reg_3866_reg is absorbed into DSP local_acc_409_fu_26322_p2.
DSP Report: register mul_ln268_19_reg_44036_reg is absorbed into DSP local_acc_409_fu_26322_p2.
DSP Report: operator local_acc_409_fu_26322_p2 is absorbed into DSP local_acc_409_fu_26322_p2.
DSP Report: operator mul_16s_16s_32_1_1_U520/tmp_product is absorbed into DSP local_acc_409_fu_26322_p2.
DSP Report: Generating DSP add_ln268_19_fu_26327_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register local_acc_331_reg_3866_reg is absorbed into DSP add_ln268_19_fu_26327_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_83_reg_3737_reg is absorbed into DSP add_ln268_19_fu_26327_p2.
DSP Report: register mul_ln268_19_reg_44036_reg is absorbed into DSP add_ln268_19_fu_26327_p2.
DSP Report: operator add_ln268_19_fu_26327_p2 is absorbed into DSP add_ln268_19_fu_26327_p2.
DSP Report: operator mul_16s_16s_32_1_1_U520/tmp_product is absorbed into DSP add_ln268_19_fu_26327_p2.
DSP Report: Generating DSP add_ln268_15_fu_22059_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register local_acc_249_reg_3748_reg is absorbed into DSP add_ln268_15_fu_22059_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP add_ln268_15_fu_22059_p2.
DSP Report: register mul_ln268_15_reg_43948_reg is absorbed into DSP add_ln268_15_fu_22059_p2.
DSP Report: operator add_ln268_15_fu_22059_p2 is absorbed into DSP add_ln268_15_fu_22059_p2.
DSP Report: operator mul_16s_16s_32_1_1_U501/tmp_product is absorbed into DSP add_ln268_15_fu_22059_p2.
DSP Report: Generating DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_180_reg_42723_reg is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_reg is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U314/tmp_product is absorbed into DSP mul_ln249_180_reg_42723_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_184_reg_42753_reg is absorbed into DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg.
DSP Report: register pixel_104_reg_42165_reg is absorbed into DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_184_reg_42753_reg is absorbed into DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_184_reg_42753_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_184_reg_42753_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U318/tmp_product is absorbed into DSP mul_ln249_184_reg_42753_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_111_reg_42129_reg is absorbed into DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg.
DSP Report: register pixel_61_reg_41110_reg is absorbed into DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_110_reg_42123_reg is absorbed into DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_111_reg_42129_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_111_reg_42129_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U238/tmp_product is absorbed into DSP mul_ln249_111_reg_42129_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_115_reg_42307_reg is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_115_reg_42307_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_reg is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_115_reg_42307_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_115_reg_42307_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U249/tmp_product is absorbed into DSP mul_ln249_115_reg_42307_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_130_reg_42397_reg is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_130_reg_42397_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_reg is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_128_reg_42385_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_130_reg_42397_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_130_reg_42397_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U264/tmp_product is absorbed into DSP mul_ln249_130_reg_42397_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_134_reg_42421_reg is absorbed into DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg.
DSP Report: register pixel_74_reg_41152_reg is absorbed into DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_132_reg_42409_reg is absorbed into DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_134_reg_42421_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_134_reg_42421_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U268/tmp_product is absorbed into DSP mul_ln249_134_reg_42421_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_138_reg_42445_reg is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_138_reg_42445_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_reg is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_136_reg_42433_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_138_reg_42445_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_138_reg_42445_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U272/tmp_product is absorbed into DSP mul_ln249_138_reg_42445_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_142_reg_42469_reg is absorbed into DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg.
DSP Report: register pixel_78_reg_41634_reg is absorbed into DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_140_reg_42457_reg is absorbed into DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_142_reg_42469_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_142_reg_42469_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U276/tmp_product is absorbed into DSP mul_ln249_142_reg_42469_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_325_fu_20541_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP local_acc_325_fu_20541_p2.
DSP Report: register mul_ln268_14_reg_43942_reg is absorbed into DSP local_acc_325_fu_20541_p2.
DSP Report: operator local_acc_325_fu_20541_p2 is absorbed into DSP local_acc_325_fu_20541_p2.
DSP Report: operator mul_16s_16s_32_1_1_U500/tmp_product is absorbed into DSP local_acc_325_fu_20541_p2.
DSP Report: Generating DSP add_ln268_14_fu_20546_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP add_ln268_14_fu_20546_p2.
DSP Report: register mul_ln268_14_reg_43942_reg is absorbed into DSP add_ln268_14_fu_20546_p2.
DSP Report: operator add_ln268_14_fu_20546_p2 is absorbed into DSP add_ln268_14_fu_20546_p2.
DSP Report: operator mul_16s_16s_32_1_1_U500/tmp_product is absorbed into DSP add_ln268_14_fu_20546_p2.
DSP Report: Generating DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_114_reg_42301_reg is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_114_reg_42301_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_reg is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_112_reg_42289_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_114_reg_42301_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_114_reg_42301_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U248/tmp_product is absorbed into DSP mul_ln249_114_reg_42301_pp0_iter3_reg_reg.
DSP Report: Generating DSP add_ln268_12_fu_20360_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP add_ln268_12_fu_20360_p2.
DSP Report: register mul_ln268_12_reg_43930_reg is absorbed into DSP add_ln268_12_fu_20360_p2.
DSP Report: operator add_ln268_12_fu_20360_p2 is absorbed into DSP add_ln268_12_fu_20360_p2.
DSP Report: operator mul_16s_16s_32_1_1_U498/tmp_product is absorbed into DSP add_ln268_12_fu_20360_p2.
DSP Report: Generating DSP add_ln268_16_fu_24076_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_83_reg_3737_reg is absorbed into DSP add_ln268_16_fu_24076_p2.
DSP Report: register mul_ln268_16_reg_44018_reg is absorbed into DSP add_ln268_16_fu_24076_p2.
DSP Report: operator add_ln268_16_fu_24076_p2 is absorbed into DSP add_ln268_16_fu_24076_p2.
DSP Report: operator mul_16s_16s_32_1_1_U517/tmp_product is absorbed into DSP add_ln268_16_fu_24076_p2.
DSP Report: Generating DSP local_acc_491_fu_29317_p2, operation Mode is: C'+(A*B)'.
DSP Report: register local_acc_413_reg_3951_reg is absorbed into DSP local_acc_491_fu_29317_p2.
DSP Report: register mul_ln268_23_reg_44210_reg is absorbed into DSP local_acc_491_fu_29317_p2.
DSP Report: operator local_acc_491_fu_29317_p2 is absorbed into DSP local_acc_491_fu_29317_p2.
DSP Report: operator mul_16s_16s_32_1_1_U539/tmp_product is absorbed into DSP local_acc_491_fu_29317_p2.
DSP Report: Generating DSP add_ln268_23_fu_29322_p2, operation Mode is: C'+(A*B)'.
DSP Report: register local_acc_413_reg_3951_reg is absorbed into DSP add_ln268_23_fu_29322_p2.
DSP Report: register mul_ln268_23_reg_44210_reg is absorbed into DSP add_ln268_23_fu_29322_p2.
DSP Report: operator add_ln268_23_fu_29322_p2 is absorbed into DSP add_ln268_23_fu_29322_p2.
DSP Report: operator mul_16s_16s_32_1_1_U539/tmp_product is absorbed into DSP add_ln268_23_fu_29322_p2.
DSP Report: Generating DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_141_reg_42463_reg is absorbed into DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg.
DSP Report: register pixel_78_reg_41634_reg is absorbed into DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_140_reg_42457_reg is absorbed into DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_141_reg_42463_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_141_reg_42463_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U275/tmp_product is absorbed into DSP mul_ln249_141_reg_42463_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_323_fu_20448_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP local_acc_323_fu_20448_p2.
DSP Report: register mul_ln268_13_reg_43936_reg is absorbed into DSP local_acc_323_fu_20448_p2.
DSP Report: operator local_acc_323_fu_20448_p2 is absorbed into DSP local_acc_323_fu_20448_p2.
DSP Report: operator mul_16s_16s_32_1_1_U499/tmp_product is absorbed into DSP local_acc_323_fu_20448_p2.
DSP Report: Generating DSP add_ln268_13_fu_20453_p2, operation Mode is: C+(A2*B)'.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_63_reg_3726_reg is absorbed into DSP add_ln268_13_fu_20453_p2.
DSP Report: register mul_ln268_13_reg_43936_reg is absorbed into DSP add_ln268_13_fu_20453_p2.
DSP Report: operator add_ln268_13_fu_20453_p2 is absorbed into DSP add_ln268_13_fu_20453_p2.
DSP Report: operator mul_16s_16s_32_1_1_U499/tmp_product is absorbed into DSP add_ln268_13_fu_20453_p2.
DSP Report: Generating DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_183_reg_42741_reg is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_183_reg_42741_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_reg is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_180_reg_42723_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_183_reg_42741_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_183_reg_42741_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U317/tmp_product is absorbed into DSP mul_ln249_183_reg_42741_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_187_reg_42771_reg is absorbed into DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg.
DSP Report: register pixel_104_reg_42165_reg is absorbed into DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_184_reg_42753_reg is absorbed into DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_187_reg_42771_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_187_reg_42771_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U321/tmp_product is absorbed into DSP mul_ln249_187_reg_42771_pp0_iter2_reg_reg.
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter3_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter4_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter5_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter6_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter7_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter8_local_acc_164_reg_3694_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter9_local_acc_328_reg_3930_reg[31] )
INFO: [Synth 8-4471] merging register 'mul_ln249_46_reg_41443_reg[31:0]' into 'mul_ln249_59_reg_41497_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24065]
INFO: [Synth 8-4471] merging register 'mul_ln249_50_reg_41031_reg[31:0]' into 'mul_ln249_42_reg_40985_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23927]
INFO: [Synth 8-4471] merging register 'mul_ln249_58_reg_41491_reg[31:0]' into 'mul_ln249_59_reg_41497_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24143]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_58_reg_41491_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_58_reg_41491_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_62_reg_41515_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23952]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_66_reg_41539_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23953]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_211_reg_42915_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26300]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_215_reg_42939_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26301]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_204_reg_42873_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24325]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_208_reg_42897_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26300]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_202_reg_42861_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26299]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_206_reg_42885_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24325]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_210_reg_42909_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26300]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_214_reg_42933_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26301]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_212_reg_42921_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26301]
DSP Report: Generating DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_59_reg_41497_reg is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_reg is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U170/tmp_product is absorbed into DSP mul_ln249_59_reg_41497_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_63_reg_41521_reg is absorbed into DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg.
DSP Report: register pixel_34_reg_41048_reg is absorbed into DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_63_reg_41521_reg is absorbed into DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_63_reg_41521_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_63_reg_41521_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U174/tmp_product is absorbed into DSP mul_ln249_63_reg_41521_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_67_reg_41545_reg is absorbed into DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg.
DSP Report: register pixel_36_reg_41053_reg is absorbed into DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_67_reg_41545_reg is absorbed into DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_67_reg_41545_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_67_reg_41545_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U178/tmp_product is absorbed into DSP mul_ln249_67_reg_41545_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_207_reg_42891_reg is absorbed into DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg.
DSP Report: register pixel_114_reg_41752_reg is absorbed into DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_207_reg_42891_reg is absorbed into DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_207_reg_42891_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_207_reg_42891_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U341/tmp_product is absorbed into DSP mul_ln249_207_reg_42891_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_209_reg_42903_reg is absorbed into DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg.
DSP Report: register pixel_116_reg_42185_reg is absorbed into DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_209_reg_42903_reg is absorbed into DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_209_reg_42903_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_209_reg_42903_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U343/tmp_product is absorbed into DSP mul_ln249_209_reg_42903_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_5_2_2_1_cast_reg_39186_reg is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_reg is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: register pixel_118_reg_42190_reg is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_reg is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U347/tmp_product is absorbed into DSP mul_ln249_213_reg_42927_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_42_reg_40985_reg is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_42_reg_40985_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_42_reg_40985_reg is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_42_reg_40985_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_42_reg_40985_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_42_reg_40985_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U129/tmp_product is absorbed into DSP mul_ln249_42_reg_40985_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_46_reg_41443_reg is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_46_reg_41443_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_46_reg_41443_reg is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_46_reg_41443_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_46_reg_41443_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_46_reg_41443_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U161/tmp_product is absorbed into DSP mul_ln249_46_reg_41443_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_50_reg_41031_reg is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_50_reg_41031_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_50_reg_41031_reg is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_50_reg_41031_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_50_reg_41031_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_50_reg_41031_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U133/tmp_product is absorbed into DSP mul_ln249_50_reg_41031_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_54_reg_41467_reg is absorbed into DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg.
DSP Report: register pixel_30_reg_41043_reg is absorbed into DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_54_reg_41467_reg is absorbed into DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_54_reg_41467_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_54_reg_41467_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U165/tmp_product is absorbed into DSP mul_ln249_54_reg_41467_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_58_reg_41491_reg is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_58_reg_41491_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_reg is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_59_reg_41497_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_58_reg_41491_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_58_reg_41491_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U169/tmp_product is absorbed into DSP mul_ln249_58_reg_41491_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_62_reg_41515_reg is absorbed into DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg.
DSP Report: register pixel_34_reg_41048_reg is absorbed into DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_63_reg_41521_reg is absorbed into DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_62_reg_41515_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_62_reg_41515_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U173/tmp_product is absorbed into DSP mul_ln249_62_reg_41515_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_66_reg_41539_reg is absorbed into DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg.
DSP Report: register pixel_36_reg_41053_reg is absorbed into DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_67_reg_41545_reg is absorbed into DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_66_reg_41539_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_66_reg_41539_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U177/tmp_product is absorbed into DSP mul_ln249_66_reg_41539_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_1_2_2_2_cast_reg_39917_reg is absorbed into DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_70_reg_41563_reg is absorbed into DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_70_reg_41563_reg is absorbed into DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_70_reg_41563_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_70_reg_41563_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U181/tmp_product is absorbed into DSP mul_ln249_70_reg_41563_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_211_reg_42915_reg is absorbed into DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg.
DSP Report: register pixel_116_reg_42185_reg is absorbed into DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_209_reg_42903_reg is absorbed into DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_211_reg_42915_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_211_reg_42915_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U345/tmp_product is absorbed into DSP mul_ln249_211_reg_42915_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_215_reg_42939_reg is absorbed into DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg.
DSP Report: register pixel_118_reg_42190_reg is absorbed into DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_reg is absorbed into DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_215_reg_42939_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_215_reg_42939_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U349/tmp_product is absorbed into DSP mul_ln249_215_reg_42939_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_200_reg_42849_reg is absorbed into DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg.
DSP Report: register pixel_112_reg_42180_reg is absorbed into DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_200_reg_42849_reg is absorbed into DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_200_reg_42849_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_200_reg_42849_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U334/tmp_product is absorbed into DSP mul_ln249_200_reg_42849_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_204_reg_42873_reg is absorbed into DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg.
DSP Report: register pixel_114_reg_41752_reg is absorbed into DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_207_reg_42891_reg is absorbed into DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_204_reg_42873_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_204_reg_42873_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U338/tmp_product is absorbed into DSP mul_ln249_204_reg_42873_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_208_reg_42897_reg is absorbed into DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg.
DSP Report: register pixel_116_reg_42185_reg is absorbed into DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_209_reg_42903_reg is absorbed into DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_208_reg_42897_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_208_reg_42897_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U342/tmp_product is absorbed into DSP mul_ln249_208_reg_42897_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_202_reg_42861_reg is absorbed into DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg.
DSP Report: register pixel_112_reg_42180_reg is absorbed into DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_200_reg_42849_reg is absorbed into DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_202_reg_42861_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_202_reg_42861_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U336/tmp_product is absorbed into DSP mul_ln249_202_reg_42861_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_206_reg_42885_reg is absorbed into DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg.
DSP Report: register pixel_114_reg_41752_reg is absorbed into DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_207_reg_42891_reg is absorbed into DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_206_reg_42885_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_206_reg_42885_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U340/tmp_product is absorbed into DSP mul_ln249_206_reg_42885_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_210_reg_42909_reg is absorbed into DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg.
DSP Report: register pixel_116_reg_42185_reg is absorbed into DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_209_reg_42903_reg is absorbed into DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_210_reg_42909_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_210_reg_42909_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U344/tmp_product is absorbed into DSP mul_ln249_210_reg_42909_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_5_2_2_2_cast_reg_39181_reg is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_214_reg_42933_reg is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: register pixel_118_reg_42190_reg is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_reg is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_214_reg_42933_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_214_reg_42933_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U348/tmp_product is absorbed into DSP mul_ln249_214_reg_42933_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_212_reg_42921_reg is absorbed into DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg.
DSP Report: register pixel_118_reg_42190_reg is absorbed into DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_213_reg_42927_reg is absorbed into DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_212_reg_42921_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_212_reg_42921_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U346/tmp_product is absorbed into DSP mul_ln249_212_reg_42921_pp0_iter2_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_ln249_64_reg_41527_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24203]
INFO: [Synth 8-4471] merging register 'mul_ln249_60_reg_41503_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24163]
INFO: [Synth 8-4471] merging register 'mul_ln249_52_reg_41455_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24083]
INFO: [Synth 8-4471] merging register 'mul_ln249_56_reg_41479_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24123]
INFO: [Synth 8-4471] merging register 'mul_ln249_41_reg_40979_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23876]
INFO: [Synth 8-4471] merging register 'mul_ln249_45_reg_41437_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24056]
INFO: [Synth 8-4471] merging register 'mul_ln249_49_reg_41025_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23916]
INFO: [Synth 8-4471] merging register 'mul_ln249_53_reg_41461_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24093]
INFO: [Synth 8-4471] merging register 'mul_ln249_36_reg_40949_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23825]
INFO: [Synth 8-4471] merging register 'mul_ln249_40_reg_40973_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23866]
INFO: [Synth 8-4471] merging register 'mul_ln249_57_reg_41485_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24133]
INFO: [Synth 8-4471] merging register 'mul_ln249_55_reg_41473_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24113]
INFO: [Synth 8-4471] merging register 'mul_ln249_51_reg_41037_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23937]
INFO: [Synth 8-4471] merging register 'mul_ln249_47_reg_41449_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24074]
INFO: [Synth 8-4471] merging register 'mul_ln249_43_reg_40991_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23896]
INFO: [Synth 8-4471] merging register 'mul_ln249_61_reg_41509_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24173]
INFO: [Synth 8-4471] merging register 'mul_ln249_65_reg_41533_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24213]
INFO: [Synth 8-4471] merging register 'mul_ln249_69_reg_41557_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24253]
INFO: [Synth 8-4471] merging register 'mul_ln249_44_reg_41431_reg[31:0]' into 'mul_ln249_68_reg_41551_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24047]
INFO: [Synth 8-4471] merging register 'mul_ln249_48_reg_41019_reg[31:0]' into 'mul_ln249_37_reg_40955_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23906]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_37_reg_40955_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_37_reg_40955_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_41_reg_40979_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_41_reg_40979_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_45_reg_41437_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_45_reg_41437_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_49_reg_41025_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_49_reg_41025_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_53_reg_41461_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_53_reg_41461_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_43_reg_40991_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_43_reg_40991_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_47_reg_41449_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_47_reg_41449_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_51_reg_41037_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_51_reg_41037_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_55_reg_41473_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_55_reg_41473_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_57_reg_41485_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_57_reg_41485_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_61_reg_41509_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_61_reg_41509_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_65_reg_41533_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_65_reg_41533_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_69_reg_41557_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_69_reg_41557_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
DSP Report: Generating DSP local_acc_157_fu_14357_p2, operation Mode is: C'+A2*B.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_23_reg_3619_reg is absorbed into DSP local_acc_157_fu_14357_p2.
DSP Report: register local_acc_82_reg_3599_reg is absorbed into DSP local_acc_157_fu_14357_p2.
DSP Report: operator local_acc_157_fu_14357_p2 is absorbed into DSP local_acc_157_fu_14357_p2.
DSP Report: operator mul_16s_16s_32_1_1_U441/tmp_product is absorbed into DSP local_acc_157_fu_14357_p2.
DSP Report: Generating DSP add_ln268_4_fu_14363_p2, operation Mode is: C'+A2*B.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_23_reg_3619_reg is absorbed into DSP add_ln268_4_fu_14363_p2.
DSP Report: register local_acc_82_reg_3599_reg is absorbed into DSP add_ln268_4_fu_14363_p2.
DSP Report: operator add_ln268_4_fu_14363_p2 is absorbed into DSP add_ln268_4_fu_14363_p2.
DSP Report: operator mul_16s_16s_32_1_1_U441/tmp_product is absorbed into DSP add_ln268_4_fu_14363_p2.
DSP Report: Generating DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_36_reg_40949_reg is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_reg is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U123/tmp_product is absorbed into DSP mul_ln249_36_reg_40949_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_40_reg_40973_reg is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_reg is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U127/tmp_product is absorbed into DSP mul_ln249_40_reg_40973_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_44_reg_41431_reg is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_reg is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U159/tmp_product is absorbed into DSP mul_ln249_44_reg_41431_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_48_reg_41019_reg is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_reg is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U131/tmp_product is absorbed into DSP mul_ln249_48_reg_41019_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_52_reg_41455_reg is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_reg is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U163/tmp_product is absorbed into DSP mul_ln249_52_reg_41455_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_56_reg_41479_reg is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_reg is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U167/tmp_product is absorbed into DSP mul_ln249_56_reg_41479_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_60_reg_41503_reg is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_reg is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U171/tmp_product is absorbed into DSP mul_ln249_60_reg_41503_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_64_reg_41527_reg is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_reg is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U175/tmp_product is absorbed into DSP mul_ln249_64_reg_41527_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_68_reg_41551_reg is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_reg is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U179/tmp_product is absorbed into DSP mul_ln249_68_reg_41551_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_37_reg_40955_reg is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_37_reg_40955_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_reg is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_36_reg_40949_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_37_reg_40955_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_37_reg_40955_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U124/tmp_product is absorbed into DSP mul_ln249_37_reg_40955_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_41_reg_40979_reg is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_41_reg_40979_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_reg is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_41_reg_40979_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_41_reg_40979_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U128/tmp_product is absorbed into DSP mul_ln249_41_reg_40979_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_45_reg_41437_reg is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_45_reg_41437_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_reg is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_45_reg_41437_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_45_reg_41437_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U160/tmp_product is absorbed into DSP mul_ln249_45_reg_41437_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_49_reg_41025_reg is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_49_reg_41025_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_reg is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_49_reg_41025_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_49_reg_41025_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U132/tmp_product is absorbed into DSP mul_ln249_49_reg_41025_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_53_reg_41461_reg is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_53_reg_41461_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_reg is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_53_reg_41461_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_53_reg_41461_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U164/tmp_product is absorbed into DSP mul_ln249_53_reg_41461_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_43_reg_40991_reg is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_43_reg_40991_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_reg is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_40_reg_40973_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_43_reg_40991_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_43_reg_40991_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U130/tmp_product is absorbed into DSP mul_ln249_43_reg_40991_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_47_reg_41449_reg is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_47_reg_41449_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_reg is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_44_reg_41431_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_47_reg_41449_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_47_reg_41449_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U162/tmp_product is absorbed into DSP mul_ln249_47_reg_41449_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_51_reg_41037_reg is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_51_reg_41037_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_reg is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_48_reg_41019_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_51_reg_41037_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_51_reg_41037_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U134/tmp_product is absorbed into DSP mul_ln249_51_reg_41037_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_55_reg_41473_reg is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_55_reg_41473_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_reg is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_52_reg_41455_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_55_reg_41473_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_55_reg_41473_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U166/tmp_product is absorbed into DSP mul_ln249_55_reg_41473_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_57_reg_41485_reg is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_57_reg_41485_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_reg is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_56_reg_41479_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_57_reg_41485_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_57_reg_41485_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U168/tmp_product is absorbed into DSP mul_ln249_57_reg_41485_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_61_reg_41509_reg is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_61_reg_41509_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_reg is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_60_reg_41503_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_61_reg_41509_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_61_reg_41509_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U172/tmp_product is absorbed into DSP mul_ln249_61_reg_41509_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_65_reg_41533_reg is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_65_reg_41533_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_reg is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_64_reg_41527_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_65_reg_41533_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_65_reg_41533_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U176/tmp_product is absorbed into DSP mul_ln249_65_reg_41533_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_69_reg_41557_reg is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_69_reg_41557_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_reg is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_68_reg_41551_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_69_reg_41557_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_69_reg_41557_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U180/tmp_product is absorbed into DSP mul_ln249_69_reg_41557_pp0_iter3_reg_reg.
DSP Report: Generating DSP add_ln268_5_fu_14463_p2, operation Mode is: C'+A2*B.
DSP Report: register local_acc_83_reg_3579_reg is absorbed into DSP add_ln268_5_fu_14463_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_23_reg_3619_reg is absorbed into DSP add_ln268_5_fu_14463_p2.
DSP Report: operator add_ln268_5_fu_14463_p2 is absorbed into DSP add_ln268_5_fu_14463_p2.
DSP Report: operator mul_16s_16s_32_1_1_U443/tmp_product is absorbed into DSP add_ln268_5_fu_14463_p2.
DSP Report: Generating DSP local_acc_159_fu_14457_p2, operation Mode is: C'+A2*B.
DSP Report: register local_acc_83_reg_3579_reg is absorbed into DSP local_acc_159_fu_14457_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_23_reg_3619_reg is absorbed into DSP local_acc_159_fu_14457_p2.
DSP Report: operator local_acc_159_fu_14457_p2 is absorbed into DSP local_acc_159_fu_14457_p2.
DSP Report: operator mul_16s_16s_32_1_1_U443/tmp_product is absorbed into DSP local_acc_159_fu_14457_p2.
INFO: [Synth 8-4471] merging register 'mul_ln249_124_reg_42361_reg[31:0]' into 'mul_ln249_116_reg_42313_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25274]
INFO: [Synth 8-4471] merging register 'mul_ln249_199_reg_42843_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27319]
INFO: [Synth 8-4471] merging register 'mul_ln249_195_reg_42819_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27279]
INFO: [Synth 8-4471] merging register 'mul_ln249_189_reg_42783_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27219]
INFO: [Synth 8-4471] merging register 'mul_ln249_193_reg_42807_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27259]
INFO: [Synth 8-4471] merging register 'mul_ln249_197_reg_42831_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27299]
INFO: [Synth 8-4471] merging register 'mul_ln249_201_reg_42855_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27339]
INFO: [Synth 8-4471] merging register 'mul_ln249_191_reg_42795_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27239]
INFO: [Synth 8-4471] merging register 'mul_ln249_205_reg_42879_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27379]
INFO: [Synth 8-4471] merging register 'mul_ln249_127_reg_42379_reg[31:0]' into 'mul_ln249_116_reg_42313_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25304]
INFO: [Synth 8-4471] merging register 'mul_ln249_119_reg_42331_reg[31:0]' into 'mul_ln249_116_reg_42313_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:25224]
INFO: [Synth 8-4471] merging register 'mul_ln249_194_reg_42813_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27269]
INFO: [Synth 8-4471] merging register 'mul_ln249_38_reg_40961_reg[31:0]' into 'mul_ln249_39_reg_40967_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23845]
INFO: [Synth 8-4471] merging register 'mul_ln249_188_reg_42777_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27209]
INFO: [Synth 8-4471] merging register 'mul_ln249_192_reg_42801_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27249]
INFO: [Synth 8-4471] merging register 'mul_ln249_196_reg_42825_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27289]
INFO: [Synth 8-4471] merging register 'mul_ln249_198_reg_42837_reg[31:0]' into 'mul_ln249_203_reg_42867_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27309]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_189_reg_42783_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_189_reg_42783_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_193_reg_42807_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_193_reg_42807_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_197_reg_42831_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_197_reg_42831_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_119_reg_42331_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_119_reg_42331_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_123_reg_42355_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:23962]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_127_reg_42379_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_127_reg_42379_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_201_reg_42855_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_201_reg_42855_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_194_reg_42813_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_ln249_194_reg_42813_pp0_iter1_reg_reg was removed.  [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_16s_16s_32_1_1.v:44]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_116_reg_42313_reg is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_reg is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U250/tmp_product is absorbed into DSP mul_ln249_116_reg_42313_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_120_reg_42337_reg is absorbed into DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg.
DSP Report: register pixel_68_reg_41142_reg is absorbed into DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_120_reg_42337_reg is absorbed into DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_120_reg_42337_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_120_reg_42337_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U254/tmp_product is absorbed into DSP mul_ln249_120_reg_42337_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_124_reg_42361_reg is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_reg is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U258/tmp_product is absorbed into DSP mul_ln249_124_reg_42361_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_191_reg_42795_reg is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_reg is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U325/tmp_product is absorbed into DSP mul_ln249_191_reg_42795_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_195_reg_42819_reg is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_reg is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U329/tmp_product is absorbed into DSP mul_ln249_195_reg_42819_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_199_reg_42843_reg is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_reg is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U333/tmp_product is absorbed into DSP mul_ln249_199_reg_42843_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_203_reg_42867_reg is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_reg is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U337/tmp_product is absorbed into DSP mul_ln249_203_reg_42867_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_161_fu_14557_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_84_reg_3559_reg is absorbed into DSP local_acc_161_fu_14557_p2.
DSP Report: operator local_acc_161_fu_14557_p2 is absorbed into DSP local_acc_161_fu_14557_p2.
DSP Report: operator mul_16s_16s_32_1_1_U445/tmp_product is absorbed into DSP local_acc_161_fu_14557_p2.
DSP Report: Generating DSP add_ln268_6_fu_14563_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_84_reg_3559_reg is absorbed into DSP add_ln268_6_fu_14563_p2.
DSP Report: operator add_ln268_6_fu_14563_p2 is absorbed into DSP add_ln268_6_fu_14563_p2.
DSP Report: operator mul_16s_16s_32_1_1_U445/tmp_product is absorbed into DSP add_ln268_6_fu_14563_p2.
DSP Report: Generating DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_189_reg_42783_reg is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_189_reg_42783_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_reg is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_189_reg_42783_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_189_reg_42783_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U323/tmp_product is absorbed into DSP mul_ln249_189_reg_42783_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_193_reg_42807_reg is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_193_reg_42807_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_reg is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_193_reg_42807_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_193_reg_42807_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U327/tmp_product is absorbed into DSP mul_ln249_193_reg_42807_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_197_reg_42831_reg is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_197_reg_42831_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_reg is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_197_reg_42831_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_197_reg_42831_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U331/tmp_product is absorbed into DSP mul_ln249_197_reg_42831_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_119_reg_42331_reg is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_119_reg_42331_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_reg is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_116_reg_42313_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_119_reg_42331_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_119_reg_42331_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U253/tmp_product is absorbed into DSP mul_ln249_119_reg_42331_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_123_reg_42355_reg is absorbed into DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg.
DSP Report: register pixel_68_reg_41142_reg is absorbed into DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_120_reg_42337_reg is absorbed into DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_123_reg_42355_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_123_reg_42355_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U257/tmp_product is absorbed into DSP mul_ln249_123_reg_42355_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_127_reg_42379_reg is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_127_reg_42379_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_reg is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_124_reg_42361_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_127_reg_42379_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_127_reg_42379_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U261/tmp_product is absorbed into DSP mul_ln249_127_reg_42379_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_201_reg_42855_reg is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_201_reg_42855_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_reg is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_203_reg_42867_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_201_reg_42855_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_201_reg_42855_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U335/tmp_product is absorbed into DSP mul_ln249_201_reg_42855_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_163_fu_14657_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_85_reg_3539_reg is absorbed into DSP local_acc_163_fu_14657_p2.
DSP Report: operator local_acc_163_fu_14657_p2 is absorbed into DSP local_acc_163_fu_14657_p2.
DSP Report: operator mul_16s_16s_32_1_1_U447/tmp_product is absorbed into DSP local_acc_163_fu_14657_p2.
DSP Report: Generating DSP add_ln268_7_fu_14663_p2, operation Mode is: C'+A*B.
DSP Report: register local_acc_85_reg_3539_reg is absorbed into DSP add_ln268_7_fu_14663_p2.
DSP Report: operator add_ln268_7_fu_14663_p2 is absorbed into DSP add_ln268_7_fu_14663_p2.
DSP Report: operator mul_16s_16s_32_1_1_U447/tmp_product is absorbed into DSP add_ln268_7_fu_14663_p2.
DSP Report: Generating DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_39_reg_40967_reg is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_reg is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U126/tmp_product is absorbed into DSP mul_ln249_39_reg_40967_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_205_reg_42879_reg is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_205_reg_42879_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_205_reg_42879_reg is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_205_reg_42879_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_205_reg_42879_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_205_reg_42879_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U339/tmp_product is absorbed into DSP mul_ln249_205_reg_42879_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_194_reg_42813_reg is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_194_reg_42813_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_reg is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_194_reg_42813_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_194_reg_42813_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U328/tmp_product is absorbed into DSP mul_ln249_194_reg_42813_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_38_reg_40961_reg is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_38_reg_40961_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_reg is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_39_reg_40967_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_38_reg_40961_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_38_reg_40961_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U125/tmp_product is absorbed into DSP mul_ln249_38_reg_40961_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_188_reg_42777_reg is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_188_reg_42777_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_reg is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_191_reg_42795_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_188_reg_42777_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_188_reg_42777_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U322/tmp_product is absorbed into DSP mul_ln249_188_reg_42777_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_192_reg_42801_reg is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_192_reg_42801_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_reg is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_195_reg_42819_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_192_reg_42801_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_192_reg_42801_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U326/tmp_product is absorbed into DSP mul_ln249_192_reg_42801_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_196_reg_42825_reg is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_196_reg_42825_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_reg is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_196_reg_42825_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_196_reg_42825_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U330/tmp_product is absorbed into DSP mul_ln249_196_reg_42825_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_198_reg_42837_reg is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_198_reg_42837_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_reg is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_199_reg_42843_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_198_reg_42837_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_198_reg_42837_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U332/tmp_product is absorbed into DSP mul_ln249_198_reg_42837_pp0_iter3_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'mul_ln249_175_reg_42683_reg[31:0]' into 'mul_ln249_179_reg_42707_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26639]
INFO: [Synth 8-4471] merging register 'mul_ln249_171_reg_42659_reg[31:0]' into 'mul_ln249_179_reg_42707_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26599]
INFO: [Synth 8-4471] merging register 'mul_ln249_167_reg_42635_reg[31:0]' into 'mul_ln249_179_reg_42707_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26559]
INFO: [Synth 8-4471] merging register 'mul_ln249_151_reg_42539_reg[31:0]' into 'mul_ln249_179_reg_42707_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26399]
DSP Report: Generating DSP local_acc_405_fu_24164_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_4_11885_cast_reg_39532_reg is absorbed into DSP local_acc_405_fu_24164_p2.
DSP Report: register mul_ln268_17_reg_44024_reg is absorbed into DSP local_acc_405_fu_24164_p2.
DSP Report: operator local_acc_405_fu_24164_p2 is absorbed into DSP local_acc_405_fu_24164_p2.
DSP Report: operator mul_16s_16s_32_1_1_U518/tmp_product is absorbed into DSP local_acc_405_fu_24164_p2.
DSP Report: Generating DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_11885_cast_reg_39532_reg is absorbed into DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_145_reg_42497_reg is absorbed into DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_145_reg_42497_reg is absorbed into DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_145_reg_42497_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_145_reg_42497_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U279/tmp_product is absorbed into DSP mul_ln249_145_reg_42497_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_11757_1_cast_reg_39510_reg is absorbed into DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_149_reg_42527_reg is absorbed into DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_149_reg_42527_reg is absorbed into DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_149_reg_42527_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_149_reg_42527_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U283/tmp_product is absorbed into DSP mul_ln249_149_reg_42527_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_21828_1_cast_reg_39490_reg is absorbed into DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_153_reg_42551_reg is absorbed into DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_153_reg_42551_reg is absorbed into DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_153_reg_42551_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_153_reg_42551_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U287/tmp_product is absorbed into DSP mul_ln249_153_reg_42551_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_1_11629_cast_reg_39470_reg is absorbed into DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_157_reg_42575_reg is absorbed into DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_157_reg_42575_reg is absorbed into DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_157_reg_42575_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_157_reg_42575_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U291/tmp_product is absorbed into DSP mul_ln249_157_reg_42575_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_1_1_1_cast_reg_39450_reg is absorbed into DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_161_reg_42599_reg is absorbed into DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_161_reg_42599_reg is absorbed into DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_161_reg_42599_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_161_reg_42599_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U295/tmp_product is absorbed into DSP mul_ln249_161_reg_42599_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_1_2_1_cast_reg_39430_reg is absorbed into DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_165_reg_42623_reg is absorbed into DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_165_reg_42623_reg is absorbed into DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_165_reg_42623_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_165_reg_42623_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U299/tmp_product is absorbed into DSP mul_ln249_165_reg_42623_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_11515_cast_reg_39410_reg is absorbed into DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_169_reg_42647_reg is absorbed into DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_169_reg_42647_reg is absorbed into DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_169_reg_42647_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_169_reg_42647_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U303/tmp_product is absorbed into DSP mul_ln249_169_reg_42647_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_1_1_cast_reg_39390_reg is absorbed into DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_reg is absorbed into DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_reg is absorbed into DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U307/tmp_product is absorbed into DSP mul_ln249_173_reg_42671_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_2_1_cast_reg_39370_reg is absorbed into DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_reg is absorbed into DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_reg is absorbed into DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U311/tmp_product is absorbed into DSP mul_ln249_177_reg_42695_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_5_11401_cast_reg_39348_reg is absorbed into DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_181_reg_42729_reg is absorbed into DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_181_reg_42729_reg is absorbed into DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_181_reg_42729_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_181_reg_42729_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U315/tmp_product is absorbed into DSP mul_ln249_181_reg_42729_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_5_11273_1_cast_reg_39326_reg is absorbed into DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_185_reg_42759_reg is absorbed into DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_185_reg_42759_reg is absorbed into DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_185_reg_42759_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_185_reg_42759_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U319/tmp_product is absorbed into DSP mul_ln249_185_reg_42759_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_21_fu_27760_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register conv7_i447_5_11401_cast_reg_39348_reg is absorbed into DSP add_ln268_21_fu_27760_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_103_reg_3833_reg is absorbed into DSP add_ln268_21_fu_27760_p2.
DSP Report: register ap_phi_reg_pp0_iter10_local_acc_411_reg_3994_reg is absorbed into DSP add_ln268_21_fu_27760_p2.
DSP Report: register mul_ln268_21_reg_44198_reg is absorbed into DSP add_ln268_21_fu_27760_p2.
DSP Report: operator add_ln268_21_fu_27760_p2 is absorbed into DSP add_ln268_21_fu_27760_p2.
DSP Report: operator mul_16s_16s_32_1_1_U537/tmp_product is absorbed into DSP add_ln268_21_fu_27760_p2.
DSP Report: Generating DSP local_acc_487_fu_27755_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_103_reg_3833_reg is absorbed into DSP local_acc_487_fu_27755_p2.
DSP Report: register ap_phi_reg_pp0_iter10_local_acc_411_reg_3994_reg is absorbed into DSP local_acc_487_fu_27755_p2.
DSP Report: register conv7_i447_5_11401_cast_reg_39348_reg is absorbed into DSP local_acc_487_fu_27755_p2.
DSP Report: register mul_ln268_21_reg_44198_reg is absorbed into DSP local_acc_487_fu_27755_p2.
DSP Report: operator local_acc_487_fu_27755_p2 is absorbed into DSP local_acc_487_fu_27755_p2.
DSP Report: operator mul_16s_16s_32_1_1_U537/tmp_product is absorbed into DSP local_acc_487_fu_27755_p2.
DSP Report: Generating DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_179_reg_42707_reg is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_179_reg_42707_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_reg is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_179_reg_42707_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_179_reg_42707_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_179_reg_42707_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U313/tmp_product is absorbed into DSP mul_ln249_179_reg_42707_pp0_iter3_reg_reg.
DSP Report: Generating DSP local_acc_407_fu_24257_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_4_21942_cast_reg_39526_reg is absorbed into DSP local_acc_407_fu_24257_p2.
DSP Report: register mul_ln268_18_reg_44030_reg is absorbed into DSP local_acc_407_fu_24257_p2.
DSP Report: operator local_acc_407_fu_24257_p2 is absorbed into DSP local_acc_407_fu_24257_p2.
DSP Report: operator mul_16s_16s_32_1_1_U519/tmp_product is absorbed into DSP local_acc_407_fu_24257_p2.
DSP Report: Generating DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_21942_cast_reg_39526_reg is absorbed into DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_146_reg_42503_reg is absorbed into DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_145_reg_42497_reg is absorbed into DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_146_reg_42503_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_146_reg_42503_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U280/tmp_product is absorbed into DSP mul_ln249_146_reg_42503_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_11757_2_cast_reg_39505_reg is absorbed into DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_150_reg_42533_reg is absorbed into DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_149_reg_42527_reg is absorbed into DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_150_reg_42533_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_150_reg_42533_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U284/tmp_product is absorbed into DSP mul_ln249_150_reg_42533_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_21828_2_cast_reg_39485_reg is absorbed into DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_154_reg_42557_reg is absorbed into DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_153_reg_42551_reg is absorbed into DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_154_reg_42557_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_154_reg_42557_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U288/tmp_product is absorbed into DSP mul_ln249_154_reg_42557_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_1_21686_cast_reg_39465_reg is absorbed into DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_158_reg_42581_reg is absorbed into DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_157_reg_42575_reg is absorbed into DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_158_reg_42581_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_158_reg_42581_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U292/tmp_product is absorbed into DSP mul_ln249_158_reg_42581_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_1_1_2_cast_reg_39445_reg is absorbed into DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_162_reg_42605_reg is absorbed into DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_161_reg_42599_reg is absorbed into DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_162_reg_42605_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_162_reg_42605_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U296/tmp_product is absorbed into DSP mul_ln249_162_reg_42605_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_1_2_2_cast_reg_39425_reg is absorbed into DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_166_reg_42629_reg is absorbed into DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_165_reg_42623_reg is absorbed into DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_166_reg_42629_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_166_reg_42629_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U300/tmp_product is absorbed into DSP mul_ln249_166_reg_42629_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_21572_cast_reg_39405_reg is absorbed into DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_170_reg_42653_reg is absorbed into DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_169_reg_42647_reg is absorbed into DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_170_reg_42653_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_170_reg_42653_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U304/tmp_product is absorbed into DSP mul_ln249_170_reg_42653_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_1_2_cast_reg_39385_reg is absorbed into DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_174_reg_42677_reg is absorbed into DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_reg is absorbed into DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_174_reg_42677_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_174_reg_42677_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U308/tmp_product is absorbed into DSP mul_ln249_174_reg_42677_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_2_2_cast_reg_39365_reg is absorbed into DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_178_reg_42701_reg is absorbed into DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_reg is absorbed into DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_178_reg_42701_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_178_reg_42701_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U312/tmp_product is absorbed into DSP mul_ln249_178_reg_42701_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_489_fu_27848_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register ap_phi_reg_pp0_iter10_local_acc_412_reg_3973_reg is absorbed into DSP local_acc_489_fu_27848_p2.
DSP Report: register conv7_i447_5_21458_cast_reg_39342_reg is absorbed into DSP local_acc_489_fu_27848_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_103_reg_3833_reg is absorbed into DSP local_acc_489_fu_27848_p2.
DSP Report: register mul_ln268_22_reg_44204_reg is absorbed into DSP local_acc_489_fu_27848_p2.
DSP Report: operator local_acc_489_fu_27848_p2 is absorbed into DSP local_acc_489_fu_27848_p2.
DSP Report: operator mul_16s_16s_32_1_1_U538/tmp_product is absorbed into DSP local_acc_489_fu_27848_p2.
DSP Report: Generating DSP add_ln268_22_fu_27853_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register conv7_i447_5_21458_cast_reg_39342_reg is absorbed into DSP add_ln268_22_fu_27853_p2.
DSP Report: register ap_phi_reg_pp0_iter10_local_acc_412_reg_3973_reg is absorbed into DSP add_ln268_22_fu_27853_p2.
DSP Report: register ap_phi_reg_pp0_iter10_pixel_103_reg_3833_reg is absorbed into DSP add_ln268_22_fu_27853_p2.
DSP Report: register mul_ln268_22_reg_44204_reg is absorbed into DSP add_ln268_22_fu_27853_p2.
DSP Report: operator add_ln268_22_fu_27853_p2 is absorbed into DSP add_ln268_22_fu_27853_p2.
DSP Report: operator mul_16s_16s_32_1_1_U538/tmp_product is absorbed into DSP add_ln268_22_fu_27853_p2.
DSP Report: Generating DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_167_reg_42635_reg is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_167_reg_42635_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_165_reg_42623_reg is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_167_reg_42635_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_167_reg_42635_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_167_reg_42635_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U301/tmp_product is absorbed into DSP mul_ln249_167_reg_42635_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_171_reg_42659_reg is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_171_reg_42659_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_169_reg_42647_reg is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_171_reg_42659_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_171_reg_42659_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_171_reg_42659_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U305/tmp_product is absorbed into DSP mul_ln249_171_reg_42659_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_175_reg_42683_reg is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_175_reg_42683_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_reg is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_175_reg_42683_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_175_reg_42683_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_175_reg_42683_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U309/tmp_product is absorbed into DSP mul_ln249_175_reg_42683_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_151_reg_42539_reg is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_151_reg_42539_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_149_reg_42527_reg is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_151_reg_42539_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_151_reg_42539_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_151_reg_42539_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U285/tmp_product is absorbed into DSP mul_ln249_151_reg_42539_pp0_iter3_reg_reg.
DSP Report: Generating DSP add_ln268_17_fu_24169_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_4_11885_cast_reg_39532_reg is absorbed into DSP add_ln268_17_fu_24169_p2.
DSP Report: register mul_ln268_17_reg_44024_reg is absorbed into DSP add_ln268_17_fu_24169_p2.
DSP Report: operator add_ln268_17_fu_24169_p2 is absorbed into DSP add_ln268_17_fu_24169_p2.
DSP Report: operator mul_16s_16s_32_1_1_U518/tmp_product is absorbed into DSP add_ln268_17_fu_24169_p2.
DSP Report: Generating DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_71_reg_41569_reg is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_71_reg_41569_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_71_reg_41569_reg is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_71_reg_41569_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_71_reg_41569_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_71_reg_41569_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U182/tmp_product is absorbed into DSP mul_ln249_71_reg_41569_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_1_cast_reg_39395_reg is absorbed into DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_172_reg_42665_reg is absorbed into DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_173_reg_42671_reg is absorbed into DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_172_reg_42665_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_172_reg_42665_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U306/tmp_product is absorbed into DSP mul_ln249_172_reg_42665_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_18_fu_24262_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_4_21942_cast_reg_39526_reg is absorbed into DSP add_ln268_18_fu_24262_p2.
DSP Report: register mul_ln268_18_reg_44030_reg is absorbed into DSP add_ln268_18_fu_24262_p2.
DSP Report: operator add_ln268_18_fu_24262_p2 is absorbed into DSP add_ln268_18_fu_24262_p2.
DSP Report: operator mul_16s_16s_32_1_1_U519/tmp_product is absorbed into DSP add_ln268_18_fu_24262_p2.
DSP Report: Generating DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_5_21458_cast_reg_39342_reg is absorbed into DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_182_reg_42735_reg is absorbed into DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_181_reg_42729_reg is absorbed into DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_182_reg_42735_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_182_reg_42735_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U316/tmp_product is absorbed into DSP mul_ln249_182_reg_42735_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_5_11273_2_cast_reg_39321_reg is absorbed into DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_186_reg_42765_reg is absorbed into DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_185_reg_42759_reg is absorbed into DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_186_reg_42765_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_186_reg_42765_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U320/tmp_product is absorbed into DSP mul_ln249_186_reg_42765_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_5_21344_2_cast_reg_39301_reg is absorbed into DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_190_reg_42789_reg is absorbed into DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_190_reg_42789_reg is absorbed into DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_190_reg_42789_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_190_reg_42789_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U324/tmp_product is absorbed into DSP mul_ln249_190_reg_42789_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_4_2_2_cast_reg_39375_reg is absorbed into DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_176_reg_42689_reg is absorbed into DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_177_reg_42695_reg is absorbed into DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_176_reg_42689_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_176_reg_42689_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U310/tmp_product is absorbed into DSP mul_ln249_176_reg_42689_pp0_iter2_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_ln249_95_reg_42023_reg[31:0]' into 'mul_ln249_103_reg_42071_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26246]
INFO: [Synth 8-4471] merging register 'mul_ln249_91_reg_41999_reg[31:0]' into 'mul_ln249_103_reg_42071_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26206]
INFO: [Synth 8-4471] merging register 'mul_ln249_87_reg_41975_reg[31:0]' into 'mul_ln249_103_reg_42071_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26166]
INFO: [Synth 8-4471] merging register 'mul_ln249_83_reg_41951_reg[31:0]' into 'mul_ln249_103_reg_42071_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26126]
INFO: [Synth 8-4471] merging register 'mul_ln249_79_reg_41927_reg[31:0]' into 'mul_ln249_103_reg_42071_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26086]
DSP Report: Generating DSP local_acc_243_fu_16836_p2, operation Mode is: C+A2*B.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP local_acc_243_fu_16836_p2.
DSP Report: operator local_acc_243_fu_16836_p2 is absorbed into DSP local_acc_243_fu_16836_p2.
DSP Report: operator mul_16s_16s_32_1_1_U475/tmp_product is absorbed into DSP local_acc_243_fu_16836_p2.
DSP Report: Generating DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_2_22540_cast_reg_39773_reg is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_reg is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: register pixel_54_reg_41100_reg is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_reg is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U225/tmp_product is absorbed into DSP mul_ln249_98_reg_42041_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_2_1_2_cast_reg_39753_reg is absorbed into DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_reg is absorbed into DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_reg is absorbed into DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U229/tmp_product is absorbed into DSP mul_ln249_102_reg_42065_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_2_2_2_cast_reg_39733_reg is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_reg is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: register pixel_58_reg_41619_reg is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_reg is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U233/tmp_product is absorbed into DSP mul_ln249_106_reg_42089_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_241_fu_16736_p2, operation Mode is: C+A2*B2.
DSP Report: register conv7_i447_2_12853_cast_reg_39900_reg is absorbed into DSP local_acc_241_fu_16736_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP local_acc_241_fu_16736_p2.
DSP Report: operator local_acc_241_fu_16736_p2 is absorbed into DSP local_acc_241_fu_16736_p2.
DSP Report: operator mul_16s_16s_32_1_1_U473/tmp_product is absorbed into DSP local_acc_241_fu_16736_p2.
DSP Report: Generating DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_12853_cast_reg_39900_reg is absorbed into DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_73_reg_41591_reg is absorbed into DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_73_reg_41591_reg is absorbed into DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_73_reg_41591_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_73_reg_41591_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U184/tmp_product is absorbed into DSP mul_ln249_73_reg_41591_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_12725_1_cast_reg_39878_reg is absorbed into DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_77_reg_41915_reg is absorbed into DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_77_reg_41915_reg is absorbed into DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_77_reg_41915_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_77_reg_41915_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U204/tmp_product is absorbed into DSP mul_ln249_77_reg_41915_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_22796_1_cast_reg_39858_reg is absorbed into DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_81_reg_41939_reg is absorbed into DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_81_reg_41939_reg is absorbed into DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_81_reg_41939_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_81_reg_41939_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U208/tmp_product is absorbed into DSP mul_ln249_81_reg_41939_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_1_1_1_cast_reg_39818_reg is absorbed into DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_89_reg_41987_reg is absorbed into DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_89_reg_41987_reg is absorbed into DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_89_reg_41987_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_89_reg_41987_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U216/tmp_product is absorbed into DSP mul_ln249_89_reg_41987_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_2_12483_cast_reg_39778_reg is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_97_reg_42035_reg is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: register pixel_54_reg_41100_reg is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_reg is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_97_reg_42035_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_97_reg_42035_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U224/tmp_product is absorbed into DSP mul_ln249_97_reg_42035_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_2_1_1_cast_reg_39758_reg is absorbed into DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_101_reg_42059_reg is absorbed into DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_reg is absorbed into DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_101_reg_42059_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_101_reg_42059_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U228/tmp_product is absorbed into DSP mul_ln249_101_reg_42059_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_2_2_1_cast_reg_39738_reg is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_105_reg_42083_reg is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: register pixel_58_reg_41619_reg is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_reg is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_105_reg_42083_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_105_reg_42083_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U232/tmp_product is absorbed into DSP mul_ln249_105_reg_42083_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_10_fu_16842_p2, operation Mode is: C+A2*B.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP add_ln268_10_fu_16842_p2.
DSP Report: operator add_ln268_10_fu_16842_p2 is absorbed into DSP add_ln268_10_fu_16842_p2.
DSP Report: operator mul_16s_16s_32_1_1_U475/tmp_product is absorbed into DSP add_ln268_10_fu_16842_p2.
DSP Report: Generating DSP add_ln268_8_fu_16642_p2, operation Mode is: C+A2*B2.
DSP Report: register conv7_i447_2_cast_reg_39906_reg is absorbed into DSP add_ln268_8_fu_16642_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP add_ln268_8_fu_16642_p2.
DSP Report: operator add_ln268_8_fu_16642_p2 is absorbed into DSP add_ln268_8_fu_16642_p2.
DSP Report: operator mul_16s_16s_32_1_1_U471/tmp_product is absorbed into DSP add_ln268_8_fu_16642_p2.
DSP Report: Generating DSP local_acc_239_fu_16636_p2, operation Mode is: C+A2*B2.
DSP Report: register conv7_i447_2_cast_reg_39906_reg is absorbed into DSP local_acc_239_fu_16636_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP local_acc_239_fu_16636_p2.
DSP Report: operator local_acc_239_fu_16636_p2 is absorbed into DSP local_acc_239_fu_16636_p2.
DSP Report: operator mul_16s_16s_32_1_1_U471/tmp_product is absorbed into DSP local_acc_239_fu_16636_p2.
DSP Report: Generating DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_cast_reg_39906_reg is absorbed into DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_72_reg_41585_reg is absorbed into DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_73_reg_41591_reg is absorbed into DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_72_reg_41585_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_72_reg_41585_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U183/tmp_product is absorbed into DSP mul_ln249_72_reg_41585_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_12725_cast_reg_39883_reg is absorbed into DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_76_reg_41909_reg is absorbed into DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_77_reg_41915_reg is absorbed into DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_76_reg_41909_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_76_reg_41909_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U203/tmp_product is absorbed into DSP mul_ln249_76_reg_41909_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_22796_cast_reg_39863_reg is absorbed into DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_80_reg_41933_reg is absorbed into DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_81_reg_41939_reg is absorbed into DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_80_reg_41933_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_80_reg_41933_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U207/tmp_product is absorbed into DSP mul_ln249_80_reg_41933_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_1_cast_reg_39843_reg is absorbed into DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_84_reg_41957_reg is absorbed into DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_84_reg_41957_reg is absorbed into DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_84_reg_41957_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_84_reg_41957_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U211/tmp_product is absorbed into DSP mul_ln249_84_reg_41957_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_1_1_cast_reg_39823_reg is absorbed into DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_88_reg_41981_reg is absorbed into DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_89_reg_41987_reg is absorbed into DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_88_reg_41981_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_88_reg_41981_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U215/tmp_product is absorbed into DSP mul_ln249_88_reg_41981_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_1_2_cast_reg_39803_reg is absorbed into DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_92_reg_42005_reg is absorbed into DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_92_reg_42005_reg is absorbed into DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_92_reg_42005_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_92_reg_42005_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U219/tmp_product is absorbed into DSP mul_ln249_92_reg_42005_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_2_cast_reg_39783_reg is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_96_reg_42029_reg is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: register pixel_54_reg_41100_reg is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_reg is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_96_reg_42029_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_96_reg_42029_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U223/tmp_product is absorbed into DSP mul_ln249_96_reg_42029_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_2_2_1_cast_reg_39763_reg is absorbed into DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_100_reg_42053_reg is absorbed into DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_reg is absorbed into DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_100_reg_42053_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_100_reg_42053_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U227/tmp_product is absorbed into DSP mul_ln249_100_reg_42053_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_2_2_2_cast_reg_39743_reg is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_104_reg_42077_reg is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: register pixel_58_reg_41619_reg is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_reg is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_104_reg_42077_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_104_reg_42077_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U231/tmp_product is absorbed into DSP mul_ln249_104_reg_42077_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_245_fu_18971_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register local_acc_167_reg_3630_reg is absorbed into DSP local_acc_245_fu_18971_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP local_acc_245_fu_18971_p2.
DSP Report: register mul_ln268_11_reg_43755_reg is absorbed into DSP local_acc_245_fu_18971_p2.
DSP Report: operator local_acc_245_fu_18971_p2 is absorbed into DSP local_acc_245_fu_18971_p2.
DSP Report: operator mul_16s_16s_32_1_1_U477/tmp_product is absorbed into DSP local_acc_245_fu_18971_p2.
DSP Report: Generating DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_75_reg_41603_reg is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_75_reg_41603_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_73_reg_41591_reg is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_75_reg_41603_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_75_reg_41603_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_75_reg_41603_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U186/tmp_product is absorbed into DSP mul_ln249_75_reg_41603_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_79_reg_41927_reg is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_79_reg_41927_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_77_reg_41915_reg is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_79_reg_41927_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_79_reg_41927_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_79_reg_41927_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U206/tmp_product is absorbed into DSP mul_ln249_79_reg_41927_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_83_reg_41951_reg is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_83_reg_41951_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_81_reg_41939_reg is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_83_reg_41951_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_83_reg_41951_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_83_reg_41951_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U210/tmp_product is absorbed into DSP mul_ln249_83_reg_41951_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_87_reg_41975_reg is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_87_reg_41975_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_84_reg_41957_reg is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_87_reg_41975_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_87_reg_41975_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_87_reg_41975_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U214/tmp_product is absorbed into DSP mul_ln249_87_reg_41975_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_91_reg_41999_reg is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_91_reg_41999_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_89_reg_41987_reg is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_91_reg_41999_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_91_reg_41999_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_91_reg_41999_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U218/tmp_product is absorbed into DSP mul_ln249_91_reg_41999_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_95_reg_42023_reg is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_95_reg_42023_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_92_reg_42005_reg is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_95_reg_42023_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_95_reg_42023_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_95_reg_42023_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U222/tmp_product is absorbed into DSP mul_ln249_95_reg_42023_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_99_reg_42047_reg is absorbed into DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg.
DSP Report: register pixel_54_reg_41100_reg is absorbed into DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_98_reg_42041_reg is absorbed into DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_99_reg_42047_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_99_reg_42047_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U226/tmp_product is absorbed into DSP mul_ln249_99_reg_42047_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_103_reg_42071_reg is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_103_reg_42071_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_102_reg_42065_reg is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_103_reg_42071_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_103_reg_42071_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_103_reg_42071_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U230/tmp_product is absorbed into DSP mul_ln249_103_reg_42071_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_107_reg_42095_reg is absorbed into DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg.
DSP Report: register pixel_58_reg_41619_reg is absorbed into DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_106_reg_42089_reg is absorbed into DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_107_reg_42095_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_107_reg_42095_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U234/tmp_product is absorbed into DSP mul_ln249_107_reg_42095_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln268_11_fu_18976_p2, operation Mode is: C'+(A2*B)'.
DSP Report: register local_acc_167_reg_3630_reg is absorbed into DSP add_ln268_11_fu_18976_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP add_ln268_11_fu_18976_p2.
DSP Report: register mul_ln268_11_reg_43755_reg is absorbed into DSP add_ln268_11_fu_18976_p2.
DSP Report: operator add_ln268_11_fu_18976_p2 is absorbed into DSP add_ln268_11_fu_18976_p2.
DSP Report: operator mul_16s_16s_32_1_1_U477/tmp_product is absorbed into DSP add_ln268_11_fu_18976_p2.
DSP Report: Generating DSP add_ln268_9_fu_16742_p2, operation Mode is: C+A2*B2.
DSP Report: register conv7_i447_2_12853_cast_reg_39900_reg is absorbed into DSP add_ln268_9_fu_16742_p2.
DSP Report: register ap_phi_reg_pp0_iter9_pixel_43_reg_3715_reg is absorbed into DSP add_ln268_9_fu_16742_p2.
DSP Report: operator add_ln268_9_fu_16742_p2 is absorbed into DSP add_ln268_9_fu_16742_p2.
DSP Report: operator mul_16s_16s_32_1_1_U473/tmp_product is absorbed into DSP add_ln268_9_fu_16742_p2.
INFO: [Synth 8-4471] merging register 'mul_ln249_246_reg_43151_reg[31:0]' into 'mul_ln249_247_reg_43157_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24961]
INFO: [Synth 8-4471] merging register 'mul_ln249_245_reg_43145_reg[31:0]' into 'mul_ln249_247_reg_43157_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:24950]
DSP Report: Generating DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_224_reg_43019_reg is absorbed into DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg.
DSP Report: register pixel_126_reg_42200_reg is absorbed into DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_224_reg_43019_reg is absorbed into DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_224_reg_43019_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_224_reg_43019_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U358/tmp_product is absorbed into DSP mul_ln249_224_reg_43019_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_228_reg_43043_reg is absorbed into DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg.
DSP Report: register pixel_128_reg_41806_reg is absorbed into DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_228_reg_43043_reg is absorbed into DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_228_reg_43043_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_228_reg_43043_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U362/tmp_product is absorbed into DSP mul_ln249_228_reg_43043_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_232_reg_43067_reg is absorbed into DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg.
DSP Report: register pixel_130_reg_42205_reg is absorbed into DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_232_reg_43067_reg is absorbed into DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_232_reg_43067_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_232_reg_43067_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U366/tmp_product is absorbed into DSP mul_ln249_232_reg_43067_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_6_1_2_cast_reg_39067_reg is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_reg is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: register pixel_132_reg_42210_reg is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_reg is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U370/tmp_product is absorbed into DSP mul_ln249_236_reg_43091_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_6_2_cast_reg_39047_reg is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_reg is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: register pixel_134_reg_41811_reg is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_reg is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U374/tmp_product is absorbed into DSP mul_ln249_240_reg_43115_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_6_2_1_cast_reg_39027_reg is absorbed into DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_reg is absorbed into DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_reg is absorbed into DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U378/tmp_product is absorbed into DSP mul_ln249_244_reg_43139_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_6_2_2_cast_reg_39007_reg is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_reg is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: register pixel_138_reg_42220_reg is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_reg is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U382/tmp_product is absorbed into DSP mul_ln249_248_reg_43163_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_230_reg_43055_reg is absorbed into DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg.
DSP Report: register pixel_128_reg_41806_reg is absorbed into DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_228_reg_43043_reg is absorbed into DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_230_reg_43055_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_230_reg_43055_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U364/tmp_product is absorbed into DSP mul_ln249_230_reg_43055_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_6_3_cast_reg_39152_reg is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_219_reg_42973_reg is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: register pixel_121_reg_41757_reg is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_219_reg_42973_reg is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_219_reg_42973_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_219_reg_42973_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U353/tmp_product is absorbed into DSP mul_ln249_219_reg_42973_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_223_reg_43013_reg is absorbed into DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg.
DSP Report: register pixel_124_reg_42195_reg is absorbed into DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_223_reg_43013_reg is absorbed into DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_223_reg_43013_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_223_reg_43013_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U357/tmp_product is absorbed into DSP mul_ln249_223_reg_43013_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_227_reg_43037_reg is absorbed into DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg.
DSP Report: register pixel_126_reg_42200_reg is absorbed into DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_224_reg_43019_reg is absorbed into DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_227_reg_43037_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_227_reg_43037_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U361/tmp_product is absorbed into DSP mul_ln249_227_reg_43037_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_231_reg_43061_reg is absorbed into DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg.
DSP Report: register pixel_128_reg_41806_reg is absorbed into DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_228_reg_43043_reg is absorbed into DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_231_reg_43061_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_231_reg_43061_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U365/tmp_product is absorbed into DSP mul_ln249_231_reg_43061_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_235_reg_43085_reg is absorbed into DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg.
DSP Report: register pixel_130_reg_42205_reg is absorbed into DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_232_reg_43067_reg is absorbed into DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_235_reg_43085_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_235_reg_43085_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U369/tmp_product is absorbed into DSP mul_ln249_235_reg_43085_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_239_reg_43109_reg is absorbed into DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg.
DSP Report: register pixel_132_reg_42210_reg is absorbed into DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_reg is absorbed into DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_239_reg_43109_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_239_reg_43109_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U373/tmp_product is absorbed into DSP mul_ln249_239_reg_43109_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_243_reg_43133_reg is absorbed into DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg.
DSP Report: register pixel_134_reg_41811_reg is absorbed into DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_reg is absorbed into DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_243_reg_43133_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_243_reg_43133_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U377/tmp_product is absorbed into DSP mul_ln249_243_reg_43133_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_234_reg_43079_reg is absorbed into DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg.
DSP Report: register pixel_130_reg_42205_reg is absorbed into DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_232_reg_43067_reg is absorbed into DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_234_reg_43079_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_234_reg_43079_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U368/tmp_product is absorbed into DSP mul_ln249_234_reg_43079_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_238_reg_43103_reg is absorbed into DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg.
DSP Report: register pixel_132_reg_42210_reg is absorbed into DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_reg is absorbed into DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_238_reg_43103_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_238_reg_43103_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U372/tmp_product is absorbed into DSP mul_ln249_238_reg_43103_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_242_reg_43127_reg is absorbed into DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg.
DSP Report: register pixel_134_reg_41811_reg is absorbed into DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_reg is absorbed into DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_242_reg_43127_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_242_reg_43127_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U376/tmp_product is absorbed into DSP mul_ln249_242_reg_43127_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_246_reg_43151_reg is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_246_reg_43151_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_reg is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_246_reg_43151_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_246_reg_43151_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_246_reg_43151_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U380/tmp_product is absorbed into DSP mul_ln249_246_reg_43151_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_250_reg_43175_reg is absorbed into DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg.
DSP Report: register pixel_138_reg_42220_reg is absorbed into DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_reg is absorbed into DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_250_reg_43175_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_250_reg_43175_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U384/tmp_product is absorbed into DSP mul_ln249_250_reg_43175_pp0_iter3_reg_reg.
DSP Report: Generating DSP add_ln268_25_fu_31363_p2, operation Mode is: C+(A*B)'.
DSP Report: register mul_ln268_25_reg_44334_reg is absorbed into DSP add_ln268_25_fu_31363_p2.
DSP Report: operator add_ln268_25_fu_31363_p2 is absorbed into DSP add_ln268_25_fu_31363_p2.
DSP Report: operator mul_16s_16s_32_1_1_U557/tmp_product is absorbed into DSP add_ln268_25_fu_31363_p2.
DSP Report: Generating DSP local_acc_569_fu_31358_p2, operation Mode is: C+(A*B)'.
DSP Report: register mul_ln268_25_reg_44334_reg is absorbed into DSP local_acc_569_fu_31358_p2.
DSP Report: operator local_acc_569_fu_31358_p2 is absorbed into DSP local_acc_569_fu_31358_p2.
DSP Report: operator mul_16s_16s_32_1_1_U557/tmp_product is absorbed into DSP local_acc_569_fu_31358_p2.
DSP Report: Generating DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_217_reg_42961_reg is absorbed into DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg.
DSP Report: register pixel_121_reg_41757_reg is absorbed into DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_219_reg_42973_reg is absorbed into DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_217_reg_42961_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_217_reg_42961_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U351/tmp_product is absorbed into DSP mul_ln249_217_reg_42961_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_221_reg_43001_reg is absorbed into DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg.
DSP Report: register pixel_124_reg_42195_reg is absorbed into DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_223_reg_43013_reg is absorbed into DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_221_reg_43001_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_221_reg_43001_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U355/tmp_product is absorbed into DSP mul_ln249_221_reg_43001_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_225_reg_43025_reg is absorbed into DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg.
DSP Report: register pixel_126_reg_42200_reg is absorbed into DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_224_reg_43019_reg is absorbed into DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_225_reg_43025_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_225_reg_43025_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U359/tmp_product is absorbed into DSP mul_ln249_225_reg_43025_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_229_reg_43049_reg is absorbed into DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg.
DSP Report: register pixel_128_reg_41806_reg is absorbed into DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_228_reg_43043_reg is absorbed into DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_229_reg_43049_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_229_reg_43049_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U363/tmp_product is absorbed into DSP mul_ln249_229_reg_43049_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_233_reg_43073_reg is absorbed into DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg.
DSP Report: register pixel_130_reg_42205_reg is absorbed into DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_232_reg_43067_reg is absorbed into DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_233_reg_43073_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_233_reg_43073_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U367/tmp_product is absorbed into DSP mul_ln249_233_reg_43073_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_237_reg_43097_reg is absorbed into DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg.
DSP Report: register pixel_132_reg_42210_reg is absorbed into DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_236_reg_43091_reg is absorbed into DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_237_reg_43097_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_237_reg_43097_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U371/tmp_product is absorbed into DSP mul_ln249_237_reg_43097_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_241_reg_43121_reg is absorbed into DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg.
DSP Report: register pixel_134_reg_41811_reg is absorbed into DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_240_reg_43115_reg is absorbed into DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_241_reg_43121_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_241_reg_43121_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U375/tmp_product is absorbed into DSP mul_ln249_241_reg_43121_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_245_reg_43145_reg is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_245_reg_43145_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_reg is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_246_reg_43151_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_245_reg_43145_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_245_reg_43145_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U379/tmp_product is absorbed into DSP mul_ln249_245_reg_43145_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_249_reg_43169_reg is absorbed into DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg.
DSP Report: register pixel_138_reg_42220_reg is absorbed into DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_reg is absorbed into DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_249_reg_43169_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_249_reg_43169_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U383/tmp_product is absorbed into DSP mul_ln249_249_reg_43169_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_247_reg_43157_reg is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_247_reg_43157_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_244_reg_43139_reg is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_246_reg_43151_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_247_reg_43157_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_247_reg_43157_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U381/tmp_product is absorbed into DSP mul_ln249_247_reg_43157_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_251_reg_43181_reg is absorbed into DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg.
DSP Report: register pixel_138_reg_42220_reg is absorbed into DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_248_reg_43163_reg is absorbed into DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_251_reg_43181_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_251_reg_43181_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U385/tmp_product is absorbed into DSP mul_ln249_251_reg_43181_pp0_iter3_reg_reg.
INFO: [Synth 8-4471] merging register 'mul_ln249_269_reg_43295_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26926]
INFO: [Synth 8-4471] merging register 'mul_ln249_256_reg_43217_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26783]
INFO: [Synth 8-4471] merging register 'mul_ln249_283_reg_43379_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27080]
INFO: [Synth 8-4471] merging register 'mul_ln249_268_reg_43289_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26915]
INFO: [Synth 8-4471] merging register 'mul_ln249_258_reg_43229_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26805]
INFO: [Synth 8-4471] merging register 'mul_ln249_270_reg_43301_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:26937]
INFO: [Synth 8-4471] merging register 'mul_ln249_282_reg_43373_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27069]
INFO: [Synth 8-4471] merging register 'mul_ln249_280_reg_43361_reg[31:0]' into 'mul_ln249_281_reg_43367_reg[31:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_COL_LOOP.v:27047]
DSP Report: Generating DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_261_reg_43247_reg is absorbed into DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg.
DSP Report: register pixel_146_reg_42230_reg is absorbed into DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_261_reg_43247_reg is absorbed into DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_261_reg_43247_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_261_reg_43247_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U395/tmp_product is absorbed into DSP mul_ln249_261_reg_43247_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_265_reg_43271_reg is absorbed into DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg.
DSP Report: register pixel_148_reg_41865_reg is absorbed into DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_265_reg_43271_reg is absorbed into DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_265_reg_43271_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_265_reg_43271_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U399/tmp_product is absorbed into DSP mul_ln249_265_reg_43271_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_269_reg_43295_reg is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_reg is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U403/tmp_product is absorbed into DSP mul_ln249_269_reg_43295_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_273_reg_43319_reg is absorbed into DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg.
DSP Report: register pixel_152_reg_42240_reg is absorbed into DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_273_reg_43319_reg is absorbed into DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_273_reg_43319_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_273_reg_43319_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U407/tmp_product is absorbed into DSP mul_ln249_273_reg_43319_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_277_reg_43343_reg is absorbed into DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg.
DSP Report: register pixel_154_reg_41870_reg is absorbed into DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_277_reg_43343_reg is absorbed into DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_277_reg_43343_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_277_reg_43343_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U411/tmp_product is absorbed into DSP mul_ln249_277_reg_43343_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_281_reg_43367_reg is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_reg is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U415/tmp_product is absorbed into DSP mul_ln249_281_reg_43367_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_285_reg_43391_reg is absorbed into DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg.
DSP Report: register pixel_158_reg_42250_reg is absorbed into DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_285_reg_43391_reg is absorbed into DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_285_reg_43391_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_285_reg_43391_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U419/tmp_product is absorbed into DSP mul_ln249_285_reg_43391_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_252_reg_43187_reg is absorbed into DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg.
DSP Report: register pixel_141_reg_41816_reg is absorbed into DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_252_reg_43187_reg is absorbed into DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_252_reg_43187_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_252_reg_43187_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U386/tmp_product is absorbed into DSP mul_ln249_252_reg_43187_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_256_reg_43217_reg is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_reg is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U390/tmp_product is absorbed into DSP mul_ln249_256_reg_43217_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_260_reg_43241_reg is absorbed into DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg.
DSP Report: register pixel_146_reg_42230_reg is absorbed into DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_261_reg_43247_reg is absorbed into DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_260_reg_43241_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_260_reg_43241_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U394/tmp_product is absorbed into DSP mul_ln249_260_reg_43241_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_264_reg_43265_reg is absorbed into DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg.
DSP Report: register pixel_148_reg_41865_reg is absorbed into DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_265_reg_43271_reg is absorbed into DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_264_reg_43265_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_264_reg_43265_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U398/tmp_product is absorbed into DSP mul_ln249_264_reg_43265_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_268_reg_43289_reg is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_268_reg_43289_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_reg is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_268_reg_43289_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_268_reg_43289_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U402/tmp_product is absorbed into DSP mul_ln249_268_reg_43289_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_272_reg_43313_reg is absorbed into DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg.
DSP Report: register pixel_152_reg_42240_reg is absorbed into DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_273_reg_43319_reg is absorbed into DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_272_reg_43313_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_272_reg_43313_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U406/tmp_product is absorbed into DSP mul_ln249_272_reg_43313_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_276_reg_43337_reg is absorbed into DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg.
DSP Report: register pixel_154_reg_41870_reg is absorbed into DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_277_reg_43343_reg is absorbed into DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_276_reg_43337_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_276_reg_43337_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U410/tmp_product is absorbed into DSP mul_ln249_276_reg_43337_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_280_reg_43361_reg is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_280_reg_43361_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_reg is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_280_reg_43361_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_280_reg_43361_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U414/tmp_product is absorbed into DSP mul_ln249_280_reg_43361_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_284_reg_43385_reg is absorbed into DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg.
DSP Report: register pixel_158_reg_42250_reg is absorbed into DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_285_reg_43391_reg is absorbed into DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_284_reg_43385_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_284_reg_43385_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U418/tmp_product is absorbed into DSP mul_ln249_284_reg_43385_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_7_2376_3_cast_reg_38928_reg is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_263_reg_43259_reg is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: register pixel_146_reg_42230_reg is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_261_reg_43247_reg is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_263_reg_43259_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_263_reg_43259_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U397/tmp_product is absorbed into DSP mul_ln249_263_reg_43259_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_7_1_3_cast_reg_38908_reg is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_267_reg_43283_reg is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: register pixel_148_reg_41865_reg is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_265_reg_43271_reg is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_267_reg_43283_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_267_reg_43283_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U401/tmp_product is absorbed into DSP mul_ln249_267_reg_43283_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_7_1_1_3_cast_reg_38888_reg is absorbed into DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_271_reg_43307_reg is absorbed into DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_reg is absorbed into DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_271_reg_43307_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_271_reg_43307_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U405/tmp_product is absorbed into DSP mul_ln249_271_reg_43307_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_7_1_2_3_cast_reg_38868_reg is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_275_reg_43331_reg is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: register pixel_152_reg_42240_reg is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_273_reg_43319_reg is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_275_reg_43331_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_275_reg_43331_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U409/tmp_product is absorbed into DSP mul_ln249_275_reg_43331_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_7_2_3_cast_reg_38848_reg is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_279_reg_43355_reg is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: register pixel_154_reg_41870_reg is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_277_reg_43343_reg is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_279_reg_43355_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_279_reg_43355_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U413/tmp_product is absorbed into DSP mul_ln249_279_reg_43355_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_283_reg_43379_reg is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_283_reg_43379_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_reg is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_283_reg_43379_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_283_reg_43379_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U417/tmp_product is absorbed into DSP mul_ln249_283_reg_43379_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_7_2_2_3_cast_reg_38808_reg is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_287_reg_43403_reg is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: register pixel_158_reg_42250_reg is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_285_reg_43391_reg is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_287_reg_43403_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_287_reg_43403_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U421/tmp_product is absorbed into DSP mul_ln249_287_reg_43403_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_254_reg_43199_reg is absorbed into DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg.
DSP Report: register pixel_141_reg_41816_reg is absorbed into DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_252_reg_43187_reg is absorbed into DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_254_reg_43199_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_254_reg_43199_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U388/tmp_product is absorbed into DSP mul_ln249_254_reg_43199_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_258_reg_43229_reg is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_258_reg_43229_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_reg is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_256_reg_43217_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_258_reg_43229_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_258_reg_43229_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U392/tmp_product is absorbed into DSP mul_ln249_258_reg_43229_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_262_reg_43253_reg is absorbed into DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg.
DSP Report: register pixel_146_reg_42230_reg is absorbed into DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_261_reg_43247_reg is absorbed into DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_262_reg_43253_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_262_reg_43253_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U396/tmp_product is absorbed into DSP mul_ln249_262_reg_43253_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_266_reg_43277_reg is absorbed into DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg.
DSP Report: register pixel_148_reg_41865_reg is absorbed into DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_265_reg_43271_reg is absorbed into DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_266_reg_43277_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_266_reg_43277_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U400/tmp_product is absorbed into DSP mul_ln249_266_reg_43277_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_270_reg_43301_reg is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_270_reg_43301_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_reg is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_269_reg_43295_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_270_reg_43301_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_270_reg_43301_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U404/tmp_product is absorbed into DSP mul_ln249_270_reg_43301_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_274_reg_43325_reg is absorbed into DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg.
DSP Report: register pixel_152_reg_42240_reg is absorbed into DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_273_reg_43319_reg is absorbed into DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_274_reg_43325_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_274_reg_43325_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U408/tmp_product is absorbed into DSP mul_ln249_274_reg_43325_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_278_reg_43349_reg is absorbed into DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg.
DSP Report: register pixel_154_reg_41870_reg is absorbed into DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_277_reg_43343_reg is absorbed into DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_278_reg_43349_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_278_reg_43349_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U412/tmp_product is absorbed into DSP mul_ln249_278_reg_43349_pp0_iter3_reg_reg.
DSP Report: Generating DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mul_ln249_282_reg_43373_reg is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_282_reg_43373_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_reg is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_281_reg_43367_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_282_reg_43373_pp0_iter4_reg_reg is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: register mul_ln249_282_reg_43373_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U416/tmp_product is absorbed into DSP mul_ln249_282_reg_43373_pp0_iter4_reg_reg.
DSP Report: Generating DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln249_286_reg_43397_reg is absorbed into DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg.
DSP Report: register pixel_158_reg_42250_reg is absorbed into DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_285_reg_43391_reg is absorbed into DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_286_reg_43397_pp0_iter3_reg_reg is absorbed into DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg.
DSP Report: register mul_ln249_286_reg_43397_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U420/tmp_product is absorbed into DSP mul_ln249_286_reg_43397_pp0_iter3_reg_reg.
DSP Debug: swapped A/B pins for adder 0x4264c060
DSP Debug: swapped A/B pins for adder 0x3a032cc0
DSP Debug: swapped A/B pins for adder 0x4264ccc0
DSP Debug: swapped A/B pins for adder 0x3b0f4300
DSP Debug: swapped A/B pins for adder 0x3b0fd920
DSP Report: Generating DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_11757_cast_reg_39515_reg is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_148_reg_42521_reg is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: register pixel_84_reg_42135_reg is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_148_reg_42521_reg is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_148_reg_42521_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_148_reg_42521_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U282/tmp_product is absorbed into DSP mul_ln249_148_reg_42521_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_21828_cast_reg_39495_reg is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_152_reg_42545_reg is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: register pixel_86_reg_42140_reg is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_152_reg_42545_reg is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_152_reg_42545_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_152_reg_42545_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U286/tmp_product is absorbed into DSP mul_ln249_152_reg_42545_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_1_cast_reg_39475_reg is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_156_reg_42569_reg is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: register pixel_88_reg_41688_reg is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_156_reg_42569_reg is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_156_reg_42569_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_156_reg_42569_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U290/tmp_product is absorbed into DSP mul_ln249_156_reg_42569_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_1_1_cast_reg_39455_reg is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_160_reg_42593_reg is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: register pixel_90_reg_42145_reg is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_160_reg_42593_reg is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_160_reg_42593_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_160_reg_42593_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U294/tmp_product is absorbed into DSP mul_ln249_160_reg_42593_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_1_2_cast_reg_39435_reg is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_164_reg_42617_reg is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: register pixel_92_reg_42150_reg is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_164_reg_42617_reg is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_164_reg_42617_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_164_reg_42617_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U298/tmp_product is absorbed into DSP mul_ln249_164_reg_42617_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_2_cast_reg_39415_reg is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_168_reg_42641_reg is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: register pixel_94_reg_41693_reg is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_168_reg_42641_reg is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_168_reg_42641_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_168_reg_42641_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U302/tmp_product is absorbed into DSP mul_ln249_168_reg_42641_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_11_fu_7129_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_34083_cast_reg_40268_reg is absorbed into DSP local_acc_11_fu_7129_p2.
DSP Report: register local_acc_3_reg_40756_reg is absorbed into DSP local_acc_11_fu_7129_p2.
DSP Report: register mul_ln249_3_reg_40791_reg is absorbed into DSP local_acc_11_fu_7129_p2.
DSP Report: operator local_acc_11_fu_7129_p2 is absorbed into DSP local_acc_11_fu_7129_p2.
DSP Report: operator mul_16s_16s_32_1_1_U102/tmp_product is absorbed into DSP local_acc_11_fu_7129_p2.
DSP Report: Generating DSP local_acc_19_fu_7504_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_3_cast_reg_40236_reg is absorbed into DSP local_acc_19_fu_7504_p2.
DSP Report: register mul_ln249_7_reg_40815_reg is absorbed into DSP local_acc_19_fu_7504_p2.
DSP Report: operator local_acc_19_fu_7504_p2 is absorbed into DSP local_acc_19_fu_7504_p2.
DSP Report: operator mul_16s_16s_32_1_1_U106/tmp_product is absorbed into DSP local_acc_19_fu_7504_p2.
DSP Report: Generating DSP local_acc_27_fu_7914_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_3_cast_reg_40216_reg is absorbed into DSP local_acc_27_fu_7914_p2.
DSP Report: operator local_acc_27_fu_7914_p2 is absorbed into DSP local_acc_27_fu_7914_p2.
DSP Report: operator mul_16s_16s_32_1_1_U149/tmp_product is absorbed into DSP local_acc_27_fu_7914_p2.
DSP Report: Generating DSP local_acc_35_fu_8110_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_3_cast_reg_40196_reg is absorbed into DSP local_acc_35_fu_8110_p2.
DSP Report: register mul_ln249_15_reg_40861_reg is absorbed into DSP local_acc_35_fu_8110_p2.
DSP Report: operator mul_16s_16s_32_1_1_U110/tmp_product is absorbed into DSP local_acc_35_fu_8110_p2.
DSP Report: operator local_acc_35_fu_8110_p2 is absorbed into DSP local_acc_35_fu_8110_p2.
DSP Report: Generating DSP local_acc_43_fu_9450_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_3_cast_reg_40176_reg is absorbed into DSP local_acc_43_fu_9450_p2.
DSP Report: register mul_ln249_19_reg_40885_reg is absorbed into DSP local_acc_43_fu_9450_p2.
DSP Report: operator local_acc_43_fu_9450_p2 is absorbed into DSP local_acc_43_fu_9450_p2.
DSP Report: operator mul_16s_16s_32_1_1_U114/tmp_product is absorbed into DSP local_acc_43_fu_9450_p2.
DSP Report: Generating DSP local_acc_51_fu_9818_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_3_cast_reg_40156_reg is absorbed into DSP local_acc_51_fu_9818_p2.
DSP Report: register mul_ln249_23_reg_41395_reg is absorbed into DSP local_acc_51_fu_9818_p2.
DSP Report: operator local_acc_51_fu_9818_p2 is absorbed into DSP local_acc_51_fu_9818_p2.
DSP Report: operator mul_16s_16s_32_1_1_U154/tmp_product is absorbed into DSP local_acc_51_fu_9818_p2.
DSP Report: Generating DSP local_acc_59_fu_10186_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_3_cast_reg_40136_reg is absorbed into DSP local_acc_59_fu_10186_p2.
DSP Report: register mul_ln249_27_reg_40909_reg is absorbed into DSP local_acc_59_fu_10186_p2.
DSP Report: operator local_acc_59_fu_10186_p2 is absorbed into DSP local_acc_59_fu_10186_p2.
DSP Report: operator mul_16s_16s_32_1_1_U118/tmp_product is absorbed into DSP local_acc_59_fu_10186_p2.
DSP Report: Generating DSP local_acc_67_fu_10960_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_3_cast_reg_40116_reg is absorbed into DSP local_acc_67_fu_10960_p2.
DSP Report: register local_acc_60_reg_41896_reg is absorbed into DSP local_acc_67_fu_10960_p2.
DSP Report: register mul_ln249_31_reg_40933_reg is absorbed into DSP local_acc_67_fu_10960_p2.
DSP Report: operator local_acc_67_fu_10960_p2 is absorbed into DSP local_acc_67_fu_10960_p2.
DSP Report: operator mul_16s_16s_32_1_1_U122/tmp_product is absorbed into DSP local_acc_67_fu_10960_p2.
DSP Report: Generating DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register conv7_i447_23538_2_3_cast_reg_40096_reg is absorbed into DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_35_reg_41419_reg is absorbed into DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_35_reg_41419_reg is absorbed into DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_35_reg_41419_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_35_reg_41419_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U158/tmp_product is absorbed into DSP mul_ln249_35_reg_41419_pp0_iter2_reg_reg.
DSP Report: Generating DSP local_acc_4_fu_6844_p2, operation Mode is: C+(A*B)'.
DSP Report: register mul_ln249_reg_40773_reg is absorbed into DSP local_acc_4_fu_6844_p2.
DSP Report: operator local_acc_4_fu_6844_p2 is absorbed into DSP local_acc_4_fu_6844_p2.
DSP Report: operator mul_16s_16s_32_1_1_U99/tmp_product is absorbed into DSP local_acc_4_fu_6844_p2.
DSP Report: Generating DSP local_acc_13_fu_7225_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_cast_reg_40251_reg is absorbed into DSP local_acc_13_fu_7225_p2.
DSP Report: register mul_ln249_4_reg_40797_reg is absorbed into DSP local_acc_13_fu_7225_p2.
DSP Report: operator local_acc_13_fu_7225_p2 is absorbed into DSP local_acc_13_fu_7225_p2.
DSP Report: operator mul_16s_16s_32_1_1_U103/tmp_product is absorbed into DSP local_acc_13_fu_7225_p2.
DSP Report: Generating DSP local_acc_21_fu_7614_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_cast_reg_40231_reg is absorbed into DSP local_acc_21_fu_7614_p2.
DSP Report: operator local_acc_21_fu_7614_p2 is absorbed into DSP local_acc_21_fu_7614_p2.
DSP Report: operator mul_16s_16s_32_1_1_U143/tmp_product is absorbed into DSP local_acc_21_fu_7614_p2.
DSP Report: Generating DSP local_acc_29_fu_8008_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_cast_reg_40211_reg is absorbed into DSP local_acc_29_fu_8008_p2.
DSP Report: register mul_ln249_12_reg_40843_reg is absorbed into DSP local_acc_29_fu_8008_p2.
DSP Report: operator mul_16s_16s_32_1_1_U107/tmp_product is absorbed into DSP local_acc_29_fu_8008_p2.
DSP Report: operator local_acc_29_fu_8008_p2 is absorbed into DSP local_acc_29_fu_8008_p2.
DSP Report: Generating DSP local_acc_37_fu_9174_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_cast_reg_40191_reg is absorbed into DSP local_acc_37_fu_9174_p2.
DSP Report: register mul_ln249_16_reg_40867_reg is absorbed into DSP local_acc_37_fu_9174_p2.
DSP Report: operator local_acc_37_fu_9174_p2 is absorbed into DSP local_acc_37_fu_9174_p2.
DSP Report: operator mul_16s_16s_32_1_1_U111/tmp_product is absorbed into DSP local_acc_37_fu_9174_p2.
DSP Report: Generating DSP local_acc_45_fu_9542_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_cast_reg_40171_reg is absorbed into DSP local_acc_45_fu_9542_p2.
DSP Report: register mul_ln249_20_reg_41377_reg is absorbed into DSP local_acc_45_fu_9542_p2.
DSP Report: operator local_acc_45_fu_9542_p2 is absorbed into DSP local_acc_45_fu_9542_p2.
DSP Report: operator mul_16s_16s_32_1_1_U151/tmp_product is absorbed into DSP local_acc_45_fu_9542_p2.
DSP Report: Generating DSP local_acc_53_fu_9910_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_cast_reg_40151_reg is absorbed into DSP local_acc_53_fu_9910_p2.
DSP Report: register mul_ln249_24_reg_40891_reg is absorbed into DSP local_acc_53_fu_9910_p2.
DSP Report: operator local_acc_53_fu_9910_p2 is absorbed into DSP local_acc_53_fu_9910_p2.
DSP Report: operator mul_16s_16s_32_1_1_U115/tmp_product is absorbed into DSP local_acc_53_fu_9910_p2.
DSP Report: Generating DSP local_acc_61_fu_10693_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_cast_reg_40131_reg is absorbed into DSP local_acc_61_fu_10693_p2.
DSP Report: register local_acc_54_reg_41875_reg is absorbed into DSP local_acc_61_fu_10693_p2.
DSP Report: register mul_ln249_28_reg_40915_reg is absorbed into DSP local_acc_61_fu_10693_p2.
DSP Report: operator local_acc_61_fu_10693_p2 is absorbed into DSP local_acc_61_fu_10693_p2.
DSP Report: operator mul_16s_16s_32_1_1_U119/tmp_product is absorbed into DSP local_acc_61_fu_10693_p2.
DSP Report: Generating DSP local_acc_69_fu_11050_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_2_cast_reg_40111_reg is absorbed into DSP local_acc_69_fu_11050_p2.
DSP Report: register mul_ln249_32_reg_41401_reg is absorbed into DSP local_acc_69_fu_11050_p2.
DSP Report: operator local_acc_69_fu_11050_p2 is absorbed into DSP local_acc_69_fu_11050_p2.
DSP Report: operator mul_16s_16s_32_1_1_U155/tmp_product is absorbed into DSP local_acc_69_fu_11050_p2.
DSP Report: Generating DSP add_ln249_32_fu_11055_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_2_cast_reg_40111_reg is absorbed into DSP add_ln249_32_fu_11055_p2.
DSP Report: register mul_ln249_32_reg_41401_reg is absorbed into DSP add_ln249_32_fu_11055_p2.
DSP Report: operator add_ln249_32_fu_11055_p2 is absorbed into DSP add_ln249_32_fu_11055_p2.
DSP Report: operator mul_16s_16s_32_1_1_U155/tmp_product is absorbed into DSP add_ln249_32_fu_11055_p2.
DSP Report: Generating DSP add_ln249_28_fu_10697_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_cast_reg_40131_reg is absorbed into DSP add_ln249_28_fu_10697_p2.
DSP Report: register local_acc_54_reg_41875_reg is absorbed into DSP add_ln249_28_fu_10697_p2.
DSP Report: register mul_ln249_28_reg_40915_reg is absorbed into DSP add_ln249_28_fu_10697_p2.
DSP Report: operator add_ln249_28_fu_10697_p2 is absorbed into DSP add_ln249_28_fu_10697_p2.
DSP Report: operator mul_16s_16s_32_1_1_U119/tmp_product is absorbed into DSP add_ln249_28_fu_10697_p2.
DSP Report: Generating DSP add_ln249_24_fu_9915_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_cast_reg_40151_reg is absorbed into DSP add_ln249_24_fu_9915_p2.
DSP Report: register mul_ln249_24_reg_40891_reg is absorbed into DSP add_ln249_24_fu_9915_p2.
DSP Report: operator add_ln249_24_fu_9915_p2 is absorbed into DSP add_ln249_24_fu_9915_p2.
DSP Report: operator mul_16s_16s_32_1_1_U115/tmp_product is absorbed into DSP add_ln249_24_fu_9915_p2.
DSP Report: Generating DSP add_ln249_20_fu_9547_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_cast_reg_40171_reg is absorbed into DSP add_ln249_20_fu_9547_p2.
DSP Report: register mul_ln249_20_reg_41377_reg is absorbed into DSP add_ln249_20_fu_9547_p2.
DSP Report: operator add_ln249_20_fu_9547_p2 is absorbed into DSP add_ln249_20_fu_9547_p2.
DSP Report: operator mul_16s_16s_32_1_1_U151/tmp_product is absorbed into DSP add_ln249_20_fu_9547_p2.
DSP Report: Generating DSP add_ln249_16_fu_9179_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_cast_reg_40191_reg is absorbed into DSP add_ln249_16_fu_9179_p2.
DSP Report: register mul_ln249_16_reg_40867_reg is absorbed into DSP add_ln249_16_fu_9179_p2.
DSP Report: operator add_ln249_16_fu_9179_p2 is absorbed into DSP add_ln249_16_fu_9179_p2.
DSP Report: operator mul_16s_16s_32_1_1_U111/tmp_product is absorbed into DSP add_ln249_16_fu_9179_p2.
DSP Report: Generating DSP add_ln249_12_fu_8013_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_cast_reg_40211_reg is absorbed into DSP add_ln249_12_fu_8013_p2.
DSP Report: register mul_ln249_12_reg_40843_reg is absorbed into DSP add_ln249_12_fu_8013_p2.
DSP Report: operator mul_16s_16s_32_1_1_U107/tmp_product is absorbed into DSP add_ln249_12_fu_8013_p2.
DSP Report: operator add_ln249_12_fu_8013_p2 is absorbed into DSP add_ln249_12_fu_8013_p2.
DSP Report: Generating DSP add_ln249_8_fu_7620_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_cast_reg_40231_reg is absorbed into DSP add_ln249_8_fu_7620_p2.
DSP Report: operator add_ln249_8_fu_7620_p2 is absorbed into DSP add_ln249_8_fu_7620_p2.
DSP Report: operator mul_16s_16s_32_1_1_U143/tmp_product is absorbed into DSP add_ln249_8_fu_7620_p2.
DSP Report: Generating DSP add_ln249_4_fu_7230_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_cast_reg_40251_reg is absorbed into DSP add_ln249_4_fu_7230_p2.
DSP Report: register mul_ln249_4_reg_40797_reg is absorbed into DSP add_ln249_4_fu_7230_p2.
DSP Report: operator add_ln249_4_fu_7230_p2 is absorbed into DSP add_ln249_4_fu_7230_p2.
DSP Report: operator mul_16s_16s_32_1_1_U103/tmp_product is absorbed into DSP add_ln249_4_fu_7230_p2.
DSP Report: Generating DSP add_ln249_fu_6848_p2, operation Mode is: C+(A*B)'.
DSP Report: register mul_ln249_reg_40773_reg is absorbed into DSP add_ln249_fu_6848_p2.
DSP Report: operator add_ln249_fu_6848_p2 is absorbed into DSP add_ln249_fu_6848_p2.
DSP Report: operator mul_16s_16s_32_1_1_U99/tmp_product is absorbed into DSP add_ln249_fu_6848_p2.
DSP Report: Generating DSP local_acc_81_fu_12833_p2, operation Mode is: C'+A*B2.
DSP Report: register conv7_i447_34083_cast_reg_40268_reg is absorbed into DSP local_acc_81_fu_12833_p2.
DSP Report: register local_acc_3_reg_40756_pp0_iter8_reg_reg is absorbed into DSP local_acc_81_fu_12833_p2.
DSP Report: operator local_acc_81_fu_12833_p2 is absorbed into DSP local_acc_81_fu_12833_p2.
DSP Report: operator mul_16s_16s_32_1_1_U428/tmp_product is absorbed into DSP local_acc_81_fu_12833_p2.
DSP Report: Generating DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_21828_3_cast_reg_39480_reg is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_155_reg_42563_reg is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: register pixel_86_reg_42140_reg is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_152_reg_42545_reg is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_155_reg_42563_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_155_reg_42563_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U289/tmp_product is absorbed into DSP mul_ln249_155_reg_42563_pp0_iter2_reg_reg.
DSP Report: Generating DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_1_3_cast_reg_39460_reg is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_159_reg_42587_reg is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: register pixel_88_reg_41688_reg is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_156_reg_42569_reg is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_159_reg_42587_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_159_reg_42587_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U293/tmp_product is absorbed into DSP mul_ln249_159_reg_42587_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln249_31_fu_10964_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_3_cast_reg_40116_reg is absorbed into DSP add_ln249_31_fu_10964_p2.
DSP Report: register local_acc_60_reg_41896_reg is absorbed into DSP add_ln249_31_fu_10964_p2.
DSP Report: register mul_ln249_31_reg_40933_reg is absorbed into DSP add_ln249_31_fu_10964_p2.
DSP Report: operator add_ln249_31_fu_10964_p2 is absorbed into DSP add_ln249_31_fu_10964_p2.
DSP Report: operator mul_16s_16s_32_1_1_U122/tmp_product is absorbed into DSP add_ln249_31_fu_10964_p2.
DSP Report: Generating DSP add_ln249_27_fu_10191_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_3_cast_reg_40136_reg is absorbed into DSP add_ln249_27_fu_10191_p2.
DSP Report: register mul_ln249_27_reg_40909_reg is absorbed into DSP add_ln249_27_fu_10191_p2.
DSP Report: operator add_ln249_27_fu_10191_p2 is absorbed into DSP add_ln249_27_fu_10191_p2.
DSP Report: operator mul_16s_16s_32_1_1_U118/tmp_product is absorbed into DSP add_ln249_27_fu_10191_p2.
DSP Report: Generating DSP local_acc_6_fu_6939_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13969_cast_reg_40280_reg is absorbed into DSP local_acc_6_fu_6939_p2.
DSP Report: register mul_ln249_1_reg_40779_reg is absorbed into DSP local_acc_6_fu_6939_p2.
DSP Report: operator local_acc_6_fu_6939_p2 is absorbed into DSP local_acc_6_fu_6939_p2.
DSP Report: operator mul_16s_16s_32_1_1_U100/tmp_product is absorbed into DSP local_acc_6_fu_6939_p2.
DSP Report: Generating DSP local_acc_15_fu_7318_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_1_cast_reg_40246_reg is absorbed into DSP local_acc_15_fu_7318_p2.
DSP Report: register mul_ln249_5_reg_40803_reg is absorbed into DSP local_acc_15_fu_7318_p2.
DSP Report: operator local_acc_15_fu_7318_p2 is absorbed into DSP local_acc_15_fu_7318_p2.
DSP Report: operator mul_16s_16s_32_1_1_U104/tmp_product is absorbed into DSP local_acc_15_fu_7318_p2.
DSP Report: Generating DSP local_acc_23_fu_7714_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_1_cast_reg_40226_reg is absorbed into DSP local_acc_23_fu_7714_p2.
DSP Report: operator local_acc_23_fu_7714_p2 is absorbed into DSP local_acc_23_fu_7714_p2.
DSP Report: operator mul_16s_16s_32_1_1_U145/tmp_product is absorbed into DSP local_acc_23_fu_7714_p2.
DSP Report: Generating DSP local_acc_31_fu_8042_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_13713_cast_reg_40206_reg is absorbed into DSP local_acc_31_fu_8042_p2.
DSP Report: register mul_ln249_13_reg_40849_reg is absorbed into DSP local_acc_31_fu_8042_p2.
DSP Report: operator mul_16s_16s_32_1_1_U108/tmp_product is absorbed into DSP local_acc_31_fu_8042_p2.
DSP Report: operator local_acc_31_fu_8042_p2 is absorbed into DSP local_acc_31_fu_8042_p2.
DSP Report: Generating DSP local_acc_39_fu_9266_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_1_cast_reg_40186_reg is absorbed into DSP local_acc_39_fu_9266_p2.
DSP Report: register mul_ln249_17_reg_40873_reg is absorbed into DSP local_acc_39_fu_9266_p2.
DSP Report: operator local_acc_39_fu_9266_p2 is absorbed into DSP local_acc_39_fu_9266_p2.
DSP Report: operator mul_16s_16s_32_1_1_U112/tmp_product is absorbed into DSP local_acc_39_fu_9266_p2.
DSP Report: Generating DSP local_acc_47_fu_9634_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_1_cast_reg_40166_reg is absorbed into DSP local_acc_47_fu_9634_p2.
DSP Report: register mul_ln249_21_reg_41383_reg is absorbed into DSP local_acc_47_fu_9634_p2.
DSP Report: operator local_acc_47_fu_9634_p2 is absorbed into DSP local_acc_47_fu_9634_p2.
DSP Report: operator mul_16s_16s_32_1_1_U152/tmp_product is absorbed into DSP local_acc_47_fu_9634_p2.
DSP Report: Generating DSP local_acc_55_fu_10002_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_13597_cast_reg_40146_reg is absorbed into DSP local_acc_55_fu_10002_p2.
DSP Report: register mul_ln249_25_reg_40897_reg is absorbed into DSP local_acc_55_fu_10002_p2.
DSP Report: operator local_acc_55_fu_10002_p2 is absorbed into DSP local_acc_55_fu_10002_p2.
DSP Report: operator mul_16s_16s_32_1_1_U116/tmp_product is absorbed into DSP local_acc_55_fu_10002_p2.
DSP Report: Generating DSP local_acc_63_fu_10782_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_1_cast_reg_40126_reg is absorbed into DSP local_acc_63_fu_10782_p2.
DSP Report: register local_acc_56_reg_41882_reg is absorbed into DSP local_acc_63_fu_10782_p2.
DSP Report: register mul_ln249_29_reg_40921_reg is absorbed into DSP local_acc_63_fu_10782_p2.
DSP Report: operator local_acc_63_fu_10782_p2 is absorbed into DSP local_acc_63_fu_10782_p2.
DSP Report: operator mul_16s_16s_32_1_1_U120/tmp_product is absorbed into DSP local_acc_63_fu_10782_p2.
DSP Report: Generating DSP local_acc_71_fu_11142_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_2_1_cast_reg_40106_reg is absorbed into DSP local_acc_71_fu_11142_p2.
DSP Report: register mul_ln249_33_reg_41407_reg is absorbed into DSP local_acc_71_fu_11142_p2.
DSP Report: operator local_acc_71_fu_11142_p2 is absorbed into DSP local_acc_71_fu_11142_p2.
DSP Report: operator mul_16s_16s_32_1_1_U156/tmp_product is absorbed into DSP local_acc_71_fu_11142_p2.
DSP Report: Generating DSP add_ln249_33_fu_11147_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_2_1_cast_reg_40106_reg is absorbed into DSP add_ln249_33_fu_11147_p2.
DSP Report: register mul_ln249_33_reg_41407_reg is absorbed into DSP add_ln249_33_fu_11147_p2.
DSP Report: operator add_ln249_33_fu_11147_p2 is absorbed into DSP add_ln249_33_fu_11147_p2.
DSP Report: operator mul_16s_16s_32_1_1_U156/tmp_product is absorbed into DSP add_ln249_33_fu_11147_p2.
DSP Report: Generating DSP add_ln249_29_fu_10786_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_1_cast_reg_40126_reg is absorbed into DSP add_ln249_29_fu_10786_p2.
DSP Report: register local_acc_56_reg_41882_reg is absorbed into DSP add_ln249_29_fu_10786_p2.
DSP Report: register mul_ln249_29_reg_40921_reg is absorbed into DSP add_ln249_29_fu_10786_p2.
DSP Report: operator add_ln249_29_fu_10786_p2 is absorbed into DSP add_ln249_29_fu_10786_p2.
DSP Report: operator mul_16s_16s_32_1_1_U120/tmp_product is absorbed into DSP add_ln249_29_fu_10786_p2.
DSP Report: Generating DSP add_ln249_25_fu_10007_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_13597_cast_reg_40146_reg is absorbed into DSP add_ln249_25_fu_10007_p2.
DSP Report: register mul_ln249_25_reg_40897_reg is absorbed into DSP add_ln249_25_fu_10007_p2.
DSP Report: operator add_ln249_25_fu_10007_p2 is absorbed into DSP add_ln249_25_fu_10007_p2.
DSP Report: operator mul_16s_16s_32_1_1_U116/tmp_product is absorbed into DSP add_ln249_25_fu_10007_p2.
DSP Report: Generating DSP add_ln249_21_fu_9639_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_1_cast_reg_40166_reg is absorbed into DSP add_ln249_21_fu_9639_p2.
DSP Report: register mul_ln249_21_reg_41383_reg is absorbed into DSP add_ln249_21_fu_9639_p2.
DSP Report: operator add_ln249_21_fu_9639_p2 is absorbed into DSP add_ln249_21_fu_9639_p2.
DSP Report: operator mul_16s_16s_32_1_1_U152/tmp_product is absorbed into DSP add_ln249_21_fu_9639_p2.
DSP Report: Generating DSP add_ln249_17_fu_9271_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_1_cast_reg_40186_reg is absorbed into DSP add_ln249_17_fu_9271_p2.
DSP Report: register mul_ln249_17_reg_40873_reg is absorbed into DSP add_ln249_17_fu_9271_p2.
DSP Report: operator add_ln249_17_fu_9271_p2 is absorbed into DSP add_ln249_17_fu_9271_p2.
DSP Report: operator mul_16s_16s_32_1_1_U112/tmp_product is absorbed into DSP add_ln249_17_fu_9271_p2.
DSP Report: Generating DSP add_ln249_13_fu_8047_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_13713_cast_reg_40206_reg is absorbed into DSP add_ln249_13_fu_8047_p2.
DSP Report: register mul_ln249_13_reg_40849_reg is absorbed into DSP add_ln249_13_fu_8047_p2.
DSP Report: operator mul_16s_16s_32_1_1_U108/tmp_product is absorbed into DSP add_ln249_13_fu_8047_p2.
DSP Report: operator add_ln249_13_fu_8047_p2 is absorbed into DSP add_ln249_13_fu_8047_p2.
DSP Report: Generating DSP add_ln249_9_fu_7720_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_1_cast_reg_40226_reg is absorbed into DSP add_ln249_9_fu_7720_p2.
DSP Report: operator add_ln249_9_fu_7720_p2 is absorbed into DSP add_ln249_9_fu_7720_p2.
DSP Report: operator mul_16s_16s_32_1_1_U145/tmp_product is absorbed into DSP add_ln249_9_fu_7720_p2.
DSP Report: Generating DSP add_ln249_5_fu_7323_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_1_cast_reg_40246_reg is absorbed into DSP add_ln249_5_fu_7323_p2.
DSP Report: register mul_ln249_5_reg_40803_reg is absorbed into DSP add_ln249_5_fu_7323_p2.
DSP Report: operator add_ln249_5_fu_7323_p2 is absorbed into DSP add_ln249_5_fu_7323_p2.
DSP Report: operator mul_16s_16s_32_1_1_U104/tmp_product is absorbed into DSP add_ln249_5_fu_7323_p2.
DSP Report: Generating DSP add_ln249_1_fu_6943_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13969_cast_reg_40280_reg is absorbed into DSP add_ln249_1_fu_6943_p2.
DSP Report: register mul_ln249_1_reg_40779_reg is absorbed into DSP add_ln249_1_fu_6943_p2.
DSP Report: operator add_ln249_1_fu_6943_p2 is absorbed into DSP add_ln249_1_fu_6943_p2.
DSP Report: operator mul_16s_16s_32_1_1_U100/tmp_product is absorbed into DSP add_ln249_1_fu_6943_p2.
DSP Report: Generating DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register conv7_i447_4_1_1_3_cast_reg_39440_reg is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_163_reg_42611_reg is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: register pixel_90_reg_42145_reg is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_160_reg_42593_reg is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_163_reg_42611_pp0_iter2_reg_reg is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: register mul_ln249_163_reg_42611_pp0_iter1_reg_reg is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: operator mul_16s_16s_32_1_1_U297/tmp_product is absorbed into DSP mul_ln249_163_reg_42611_pp0_iter2_reg_reg.
DSP Report: Generating DSP add_ln249_23_fu_9823_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_3_cast_reg_40156_reg is absorbed into DSP add_ln249_23_fu_9823_p2.
DSP Report: register mul_ln249_23_reg_41395_reg is absorbed into DSP add_ln249_23_fu_9823_p2.
DSP Report: operator add_ln249_23_fu_9823_p2 is absorbed into DSP add_ln249_23_fu_9823_p2.
DSP Report: operator mul_16s_16s_32_1_1_U154/tmp_product is absorbed into DSP add_ln249_23_fu_9823_p2.
DSP Report: Generating DSP add_ln249_19_fu_9455_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_3_cast_reg_40176_reg is absorbed into DSP add_ln249_19_fu_9455_p2.
DSP Report: register mul_ln249_19_reg_40885_reg is absorbed into DSP add_ln249_19_fu_9455_p2.
DSP Report: operator add_ln249_19_fu_9455_p2 is absorbed into DSP add_ln249_19_fu_9455_p2.
DSP Report: operator mul_16s_16s_32_1_1_U114/tmp_product is absorbed into DSP add_ln249_19_fu_9455_p2.
DSP Report: Generating DSP add_ln249_2_fu_7038_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_24026_cast_reg_40274_reg is absorbed into DSP add_ln249_2_fu_7038_p2.
DSP Report: register mul_ln249_2_reg_40785_reg is absorbed into DSP add_ln249_2_fu_7038_p2.
DSP Report: operator add_ln249_2_fu_7038_p2 is absorbed into DSP add_ln249_2_fu_7038_p2.
DSP Report: operator mul_16s_16s_32_1_1_U101/tmp_product is absorbed into DSP add_ln249_2_fu_7038_p2.
DSP Report: Generating DSP local_acc_9_fu_7034_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_24026_cast_reg_40274_reg is absorbed into DSP local_acc_9_fu_7034_p2.
DSP Report: register mul_ln249_2_reg_40785_reg is absorbed into DSP local_acc_9_fu_7034_p2.
DSP Report: operator local_acc_9_fu_7034_p2 is absorbed into DSP local_acc_9_fu_7034_p2.
DSP Report: operator mul_16s_16s_32_1_1_U101/tmp_product is absorbed into DSP local_acc_9_fu_7034_p2.
DSP Report: Generating DSP add_ln249_15_fu_8115_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_3_cast_reg_40196_reg is absorbed into DSP add_ln249_15_fu_8115_p2.
DSP Report: register mul_ln249_15_reg_40861_reg is absorbed into DSP add_ln249_15_fu_8115_p2.
DSP Report: operator mul_16s_16s_32_1_1_U110/tmp_product is absorbed into DSP add_ln249_15_fu_8115_p2.
DSP Report: operator add_ln249_15_fu_8115_p2 is absorbed into DSP add_ln249_15_fu_8115_p2.
DSP Report: Generating DSP add_ln249_6_fu_7416_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_2_cast_reg_40241_reg is absorbed into DSP add_ln249_6_fu_7416_p2.
DSP Report: register mul_ln249_6_reg_40809_reg is absorbed into DSP add_ln249_6_fu_7416_p2.
DSP Report: operator add_ln249_6_fu_7416_p2 is absorbed into DSP add_ln249_6_fu_7416_p2.
DSP Report: operator mul_16s_16s_32_1_1_U105/tmp_product is absorbed into DSP add_ln249_6_fu_7416_p2.
DSP Report: Generating DSP local_acc_17_fu_7411_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_2_cast_reg_40241_reg is absorbed into DSP local_acc_17_fu_7411_p2.
DSP Report: register mul_ln249_6_reg_40809_reg is absorbed into DSP local_acc_17_fu_7411_p2.
DSP Report: operator local_acc_17_fu_7411_p2 is absorbed into DSP local_acc_17_fu_7411_p2.
DSP Report: operator mul_16s_16s_32_1_1_U105/tmp_product is absorbed into DSP local_acc_17_fu_7411_p2.
DSP Report: Generating DSP add_ln249_11_fu_7920_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_3_cast_reg_40216_reg is absorbed into DSP add_ln249_11_fu_7920_p2.
DSP Report: operator add_ln249_11_fu_7920_p2 is absorbed into DSP add_ln249_11_fu_7920_p2.
DSP Report: operator mul_16s_16s_32_1_1_U149/tmp_product is absorbed into DSP add_ln249_11_fu_7920_p2.
DSP Report: Generating DSP add_ln249_10_fu_7820_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_2_cast_reg_40221_reg is absorbed into DSP add_ln249_10_fu_7820_p2.
DSP Report: operator add_ln249_10_fu_7820_p2 is absorbed into DSP add_ln249_10_fu_7820_p2.
DSP Report: operator mul_16s_16s_32_1_1_U147/tmp_product is absorbed into DSP add_ln249_10_fu_7820_p2.
DSP Report: Generating DSP local_acc_25_fu_7814_p2, operation Mode is: C+A*B2.
DSP Report: register conv7_i447_23912_2_cast_reg_40221_reg is absorbed into DSP local_acc_25_fu_7814_p2.
DSP Report: operator local_acc_25_fu_7814_p2 is absorbed into DSP local_acc_25_fu_7814_p2.
DSP Report: operator mul_16s_16s_32_1_1_U147/tmp_product is absorbed into DSP local_acc_25_fu_7814_p2.
DSP Report: Generating DSP add_ln249_7_fu_7509_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13841_3_cast_reg_40236_reg is absorbed into DSP add_ln249_7_fu_7509_p2.
DSP Report: register mul_ln249_7_reg_40815_reg is absorbed into DSP add_ln249_7_fu_7509_p2.
DSP Report: operator add_ln249_7_fu_7509_p2 is absorbed into DSP add_ln249_7_fu_7509_p2.
DSP Report: operator mul_16s_16s_32_1_1_U106/tmp_product is absorbed into DSP add_ln249_7_fu_7509_p2.
DSP Report: Generating DSP add_ln249_14_fu_8081_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_23770_cast_reg_40201_reg is absorbed into DSP add_ln249_14_fu_8081_p2.
DSP Report: register mul_ln249_14_reg_40855_reg is absorbed into DSP add_ln249_14_fu_8081_p2.
DSP Report: operator mul_16s_16s_32_1_1_U109/tmp_product is absorbed into DSP add_ln249_14_fu_8081_p2.
DSP Report: operator add_ln249_14_fu_8081_p2 is absorbed into DSP add_ln249_14_fu_8081_p2.
DSP Report: Generating DSP add_ln249_3_fu_7133_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register local_acc_3_reg_40756_reg is absorbed into DSP add_ln249_3_fu_7133_p2.
DSP Report: register conv7_i447_34083_cast_reg_40268_reg is absorbed into DSP add_ln249_3_fu_7133_p2.
DSP Report: register mul_ln249_3_reg_40791_reg is absorbed into DSP add_ln249_3_fu_7133_p2.
DSP Report: operator add_ln249_3_fu_7133_p2 is absorbed into DSP add_ln249_3_fu_7133_p2.
DSP Report: operator mul_16s_16s_32_1_1_U102/tmp_product is absorbed into DSP add_ln249_3_fu_7133_p2.
DSP Report: Generating DSP add_ln268_3_fu_12838_p2, operation Mode is: C'+A*B2.
DSP Report: register local_acc_3_reg_40756_pp0_iter8_reg_reg is absorbed into DSP add_ln268_3_fu_12838_p2.
DSP Report: register conv7_i447_34083_cast_reg_40268_reg is absorbed into DSP add_ln268_3_fu_12838_p2.
DSP Report: operator add_ln268_3_fu_12838_p2 is absorbed into DSP add_ln268_3_fu_12838_p2.
DSP Report: operator mul_16s_16s_32_1_1_U428/tmp_product is absorbed into DSP add_ln268_3_fu_12838_p2.
DSP Report: Generating DSP local_acc_33_fu_8076_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_23770_cast_reg_40201_reg is absorbed into DSP local_acc_33_fu_8076_p2.
DSP Report: register mul_ln249_14_reg_40855_reg is absorbed into DSP local_acc_33_fu_8076_p2.
DSP Report: operator mul_16s_16s_32_1_1_U109/tmp_product is absorbed into DSP local_acc_33_fu_8076_p2.
DSP Report: operator local_acc_33_fu_8076_p2 is absorbed into DSP local_acc_33_fu_8076_p2.
DSP Report: Generating DSP local_acc_41_fu_9358_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_2_cast_reg_40181_reg is absorbed into DSP local_acc_41_fu_9358_p2.
DSP Report: register mul_ln249_18_reg_40879_reg is absorbed into DSP local_acc_41_fu_9358_p2.
DSP Report: operator local_acc_41_fu_9358_p2 is absorbed into DSP local_acc_41_fu_9358_p2.
DSP Report: operator mul_16s_16s_32_1_1_U113/tmp_product is absorbed into DSP local_acc_41_fu_9358_p2.
DSP Report: Generating DSP local_acc_49_fu_9726_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_2_cast_reg_40161_reg is absorbed into DSP local_acc_49_fu_9726_p2.
DSP Report: register mul_ln249_22_reg_41389_reg is absorbed into DSP local_acc_49_fu_9726_p2.
DSP Report: operator local_acc_49_fu_9726_p2 is absorbed into DSP local_acc_49_fu_9726_p2.
DSP Report: operator mul_16s_16s_32_1_1_U153/tmp_product is absorbed into DSP local_acc_49_fu_9726_p2.
DSP Report: Generating DSP local_acc_57_fu_10094_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_23654_cast_reg_40141_reg is absorbed into DSP local_acc_57_fu_10094_p2.
DSP Report: register mul_ln249_26_reg_40903_reg is absorbed into DSP local_acc_57_fu_10094_p2.
DSP Report: operator local_acc_57_fu_10094_p2 is absorbed into DSP local_acc_57_fu_10094_p2.
DSP Report: operator mul_16s_16s_32_1_1_U117/tmp_product is absorbed into DSP local_acc_57_fu_10094_p2.
DSP Report: Generating DSP local_acc_65_fu_10871_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_2_cast_reg_40121_reg is absorbed into DSP local_acc_65_fu_10871_p2.
DSP Report: register local_acc_58_reg_41889_reg is absorbed into DSP local_acc_65_fu_10871_p2.
DSP Report: register mul_ln249_30_reg_40927_reg is absorbed into DSP local_acc_65_fu_10871_p2.
DSP Report: operator local_acc_65_fu_10871_p2 is absorbed into DSP local_acc_65_fu_10871_p2.
DSP Report: operator mul_16s_16s_32_1_1_U121/tmp_product is absorbed into DSP local_acc_65_fu_10871_p2.
DSP Report: Generating DSP local_acc_73_fu_11234_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_2_2_cast_reg_40101_reg is absorbed into DSP local_acc_73_fu_11234_p2.
DSP Report: register mul_ln249_34_reg_41413_reg is absorbed into DSP local_acc_73_fu_11234_p2.
DSP Report: operator local_acc_73_fu_11234_p2 is absorbed into DSP local_acc_73_fu_11234_p2.
DSP Report: operator mul_16s_16s_32_1_1_U157/tmp_product is absorbed into DSP local_acc_73_fu_11234_p2.
DSP Report: Generating DSP add_ln249_34_fu_11239_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_2_2_cast_reg_40101_reg is absorbed into DSP add_ln249_34_fu_11239_p2.
DSP Report: register mul_ln249_34_reg_41413_reg is absorbed into DSP add_ln249_34_fu_11239_p2.
DSP Report: operator add_ln249_34_fu_11239_p2 is absorbed into DSP add_ln249_34_fu_11239_p2.
DSP Report: operator mul_16s_16s_32_1_1_U157/tmp_product is absorbed into DSP add_ln249_34_fu_11239_p2.
DSP Report: Generating DSP add_ln249_30_fu_10875_p2, operation Mode is: C'+(A*B2)'.
DSP Report: register conv7_i447_23538_1_2_cast_reg_40121_reg is absorbed into DSP add_ln249_30_fu_10875_p2.
DSP Report: register local_acc_58_reg_41889_reg is absorbed into DSP add_ln249_30_fu_10875_p2.
DSP Report: register mul_ln249_30_reg_40927_reg is absorbed into DSP add_ln249_30_fu_10875_p2.
DSP Report: operator add_ln249_30_fu_10875_p2 is absorbed into DSP add_ln249_30_fu_10875_p2.
DSP Report: operator mul_16s_16s_32_1_1_U121/tmp_product is absorbed into DSP add_ln249_30_fu_10875_p2.
DSP Report: Generating DSP add_ln249_26_fu_10099_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_23538_23654_cast_reg_40141_reg is absorbed into DSP add_ln249_26_fu_10099_p2.
DSP Report: register mul_ln249_26_reg_40903_reg is absorbed into DSP add_ln249_26_fu_10099_p2.
DSP Report: operator add_ln249_26_fu_10099_p2 is absorbed into DSP add_ln249_26_fu_10099_p2.
DSP Report: operator mul_16s_16s_32_1_1_U117/tmp_product is absorbed into DSP add_ln249_26_fu_10099_p2.
DSP Report: Generating DSP add_ln249_22_fu_9731_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_2_2_cast_reg_40161_reg is absorbed into DSP add_ln249_22_fu_9731_p2.
DSP Report: register mul_ln249_22_reg_41389_reg is absorbed into DSP add_ln249_22_fu_9731_p2.
DSP Report: operator add_ln249_22_fu_9731_p2 is absorbed into DSP add_ln249_22_fu_9731_p2.
DSP Report: operator mul_16s_16s_32_1_1_U153/tmp_product is absorbed into DSP add_ln249_22_fu_9731_p2.
DSP Report: Generating DSP add_ln249_18_fu_9363_p2, operation Mode is: C+(A*B2)'.
DSP Report: register conv7_i447_13466_1_2_cast_reg_40181_reg is absorbed into DSP add_ln249_18_fu_9363_p2.
DSP Report: register mul_ln249_18_reg_40879_reg is absorbed into DSP add_ln249_18_fu_9363_p2.
DSP Report: operator add_ln249_18_fu_9363_p2 is absorbed into DSP add_ln249_18_fu_9363_p2.
DSP Report: operator mul_16s_16s_32_1_1_U113/tmp_product is absorbed into DSP add_ln249_18_fu_9363_p2.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_32_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_32s_32_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_32_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_32s_32_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_32_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_32s_32_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_32s_32_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32ns_32s_62_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 8. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_62ns_32s_63_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 8. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_62ns_32s_63_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 8. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_62ns_32s_63_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 8. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_62ns_32s_63_1_1.v:42]
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1131/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1131/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1131/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1131/tmp_product.
DSP Report: Generating DSP empty_95_reg_6934_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_95_reg_6934_reg is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: register empty_95_reg_6934_reg is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1131/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1131/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1131/tmp_product.
DSP Report: Generating DSP empty_95_reg_6934_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_95_reg_6934_reg is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1131/tmp_product is absorbed into DSP empty_95_reg_6934_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1138/tmp_product, operation Mode is: A*B2.
DSP Report: register add425_3_reg_8663_reg is absorbed into DSP mul_32s_32s_32_1_1_U1138/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1138/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1138/tmp_product.
DSP Report: Generating DSP mul426_3_reg_8683_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add425_3_reg_8663_reg is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: register mul426_3_reg_8683_reg is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1138/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1138/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1138/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1138/tmp_product.
DSP Report: Generating DSP mul426_3_reg_8683_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul426_3_reg_8683_reg is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: register mul426_3_reg_8683_reg is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1138/tmp_product is absorbed into DSP mul426_3_reg_8683_reg.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1130/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1130/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1130/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1130/tmp_product.
DSP Report: Generating DSP empty_94_reg_6929_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_94_reg_6929_reg is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: register empty_94_reg_6929_reg is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1130/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1130/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1130/tmp_product.
DSP Report: Generating DSP empty_94_reg_6929_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_94_reg_6929_reg is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1130/tmp_product is absorbed into DSP empty_94_reg_6929_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1137/tmp_product, operation Mode is: A*B2.
DSP Report: register add425_2_reg_8658_reg is absorbed into DSP mul_32s_32s_32_1_1_U1137/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1137/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1137/tmp_product.
DSP Report: Generating DSP mul426_2_reg_8678_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add425_2_reg_8658_reg is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: register mul426_2_reg_8678_reg is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1137/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1137/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1137/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1137/tmp_product.
DSP Report: Generating DSP mul426_2_reg_8678_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul426_2_reg_8678_reg is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: register mul426_2_reg_8678_reg is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1137/tmp_product is absorbed into DSP mul426_2_reg_8678_reg.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1129/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1129/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1129/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1129/tmp_product.
DSP Report: Generating DSP empty_93_reg_6924_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register empty_93_reg_6924_reg is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: register empty_93_reg_6924_reg is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: Generating DSP mul_31ns_32s_32_1_1_U1129/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1129/tmp_product.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP mul_31ns_32s_32_1_1_U1129/tmp_product.
DSP Report: Generating DSP empty_93_reg_6924_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register empty_93_reg_6924_reg is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: operator mul_31ns_32s_32_1_1_U1129/tmp_product is absorbed into DSP empty_93_reg_6924_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1136/tmp_product, operation Mode is: A*B2.
DSP Report: register add425_1_reg_8653_reg is absorbed into DSP mul_32s_32s_32_1_1_U1136/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1136/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1136/tmp_product.
DSP Report: Generating DSP mul426_1_reg_8673_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add425_1_reg_8653_reg is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: register mul426_1_reg_8673_reg is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1136/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1136/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1136/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1136/tmp_product.
DSP Report: Generating DSP mul426_1_reg_8673_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul426_1_reg_8673_reg is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: register mul426_1_reg_8673_reg is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1136/tmp_product is absorbed into DSP mul426_1_reg_8673_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1135/tmp_product, operation Mode is: A*B2.
DSP Report: register add425_reg_8648_reg is absorbed into DSP mul_32s_32s_32_1_1_U1135/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1135/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1135/tmp_product.
DSP Report: Generating DSP mul426_reg_8668_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register add425_reg_8648_reg is absorbed into DSP mul426_reg_8668_reg.
DSP Report: register mul426_reg_8668_reg is absorbed into DSP mul426_reg_8668_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul426_reg_8668_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul426_reg_8668_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U1135/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1135/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1135/tmp_product.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul_32s_32s_32_1_1_U1135/tmp_product.
DSP Report: Generating DSP mul426_reg_8668_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul426_reg_8668_reg is absorbed into DSP mul426_reg_8668_reg.
DSP Report: register mul426_reg_8668_reg is absorbed into DSP mul426_reg_8668_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul426_reg_8668_reg.
DSP Report: operator mul_32s_32s_32_1_1_U1135/tmp_product is absorbed into DSP mul426_reg_8668_reg.
DSP Report: Generating DSP mul_32ns_32s_62_1_1_U1133/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_1_1_U1133/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_1_1_U1133/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_32ns_32s_62_1_1_U1133/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: operator mul_32ns_32s_62_1_1_U1133/tmp_product is absorbed into DSP mul_32ns_32s_62_1_1_U1133/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1140/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: Generating DSP empty_120_reg_8628_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: register empty_120_reg_8628_reg is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1140/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1140/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: Generating DSP empty_120_reg_8628_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: register empty_120_reg_8628_reg is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1140/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1140/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1140/tmp_product.
DSP Report: Generating DSP empty_120_reg_8628_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_120_reg_8628_reg is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: register empty_120_reg_8628_reg is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1140/tmp_product is absorbed into DSP empty_120_reg_8628_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1141/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: Generating DSP empty_121_reg_8633_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: register empty_121_reg_8633_reg is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1141/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1141/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: Generating DSP empty_121_reg_8633_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: register empty_121_reg_8633_reg is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1141/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1141/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1141/tmp_product.
DSP Report: Generating DSP empty_121_reg_8633_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_121_reg_8633_reg is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: register empty_121_reg_8633_reg is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1141/tmp_product is absorbed into DSP empty_121_reg_8633_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1142/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: Generating DSP empty_122_reg_8638_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: register empty_122_reg_8638_reg is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1142/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1142/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: Generating DSP empty_122_reg_8638_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: register empty_122_reg_8638_reg is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1142/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1142/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1142/tmp_product.
DSP Report: Generating DSP empty_122_reg_8638_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_122_reg_8638_reg is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: register empty_122_reg_8638_reg is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1142/tmp_product is absorbed into DSP empty_122_reg_8638_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1143/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: Generating DSP empty_123_reg_8643_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: register empty_123_reg_8643_reg is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1143/tmp_product, operation Mode is: A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1143/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: Generating DSP empty_123_reg_8643_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: register empty_123_reg_8643_reg is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1143/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: Generating DSP mul_62ns_32s_63_1_1_U1143/tmp_product, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register sext_ln129_5_reg_6701_reg is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP mul_62ns_32s_63_1_1_U1143/tmp_product.
DSP Report: Generating DSP empty_123_reg_8643_reg, operation Mode is: (PCIN+A*B2)'.
DSP Report: register empty_123_reg_8643_reg is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: register empty_123_reg_8643_reg is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP empty_123_reg_8643_reg.
DSP Report: operator mul_62ns_32s_63_1_1_U1143/tmp_product is absorbed into DSP empty_123_reg_8643_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln148_1_reg_6992_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_OUT_COL_fu_3627/\zext_ln353_1_reg_680_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_POOL_OUT_COL_fu_3664/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_conv_engine_Pipeline_POOL_STORE_COL_fu_3646/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_conv_engine_Pipeline_POOL_STORE_COL_fu_3646/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_OUT_COL_fu_3627/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_16s_48_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_16s_48_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_16s_48_1_1.v:44]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_32s_16s_48_1_1.v:44]
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1057/tmp_product, operation Mode is: A*B2.
DSP Report: register conv7_i_3_cast_reg_1393_reg is absorbed into DSP mul_32s_16s_48_1_1_U1057/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1057/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1057/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1057/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1057/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1057/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register conv7_i_3_cast_reg_1393_reg is absorbed into DSP mul_32s_16s_48_1_1_U1057/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1057/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1057/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1057/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1057/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1056/tmp_product, operation Mode is: A*B2.
DSP Report: register conv7_i_2_cast_reg_1403_reg is absorbed into DSP mul_32s_16s_48_1_1_U1056/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1056/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1056/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1056/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1056/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1056/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register conv7_i_2_cast_reg_1403_reg is absorbed into DSP mul_32s_16s_48_1_1_U1056/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1056/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1056/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1056/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1056/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1055/tmp_product, operation Mode is: A*B2.
DSP Report: register conv7_i_1_cast_reg_1413_reg is absorbed into DSP mul_32s_16s_48_1_1_U1055/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1055/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1055/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1055/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1055/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1055/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register conv7_i_1_cast_reg_1413_reg is absorbed into DSP mul_32s_16s_48_1_1_U1055/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1055/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1055/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1055/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1055/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1054/tmp_product, operation Mode is: A*B2.
DSP Report: register conv7_i_cast_reg_1423_reg is absorbed into DSP mul_32s_16s_48_1_1_U1054/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1054/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1054/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1054/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1054/tmp_product.
DSP Report: Generating DSP mul_32s_16s_48_1_1_U1054/tmp_product, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register conv7_i_cast_reg_1423_reg is absorbed into DSP mul_32s_16s_48_1_1_U1054/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1054/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1054/tmp_product.
DSP Report: operator mul_32s_16s_48_1_1_U1054/tmp_product is absorbed into DSP mul_32s_16s_48_1_1_U1054/tmp_product.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_36ns_30ns_61_1_1.v:41]
DSP Report: Generating DSP mul_36ns_30ns_61_1_1_U1139/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: register zext_ln129_reg_6721_reg is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: Generating DSP mul_ln132_reg_6762_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register indvar_fu_598_reg is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: register zext_ln129_reg_6721_reg is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: register mul_ln132_reg_6762_reg is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: Generating DSP mul_36ns_30ns_61_1_1_U1139/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: register mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_36ns_30ns_61_1_1_U1139/tmp_product.
DSP Report: Generating DSP mul_ln132_reg_6762_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register indvar_fu_598_reg is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: register mul_ln132_reg_6762_reg is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: register mul_ln132_reg_6762_reg is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_ln132_reg_6762_reg.
DSP Report: operator mul_36ns_30ns_61_1_1_U1139/tmp_product is absorbed into DSP mul_ln132_reg_6762_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\load_unit_0/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_i_i16_i_reg_6939_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_ln129_4_reg_6754_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (control_s_axi_U/\waddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_engine_Pipeline_FINALIZE_COL_fu_3109/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_FINALIZE_COL_fu_3109/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_engine_Pipeline_LOAD_BN_fu_3085/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_BN_fu_3085/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_engine_Pipeline_INIT_ACC_fu_3212/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_INIT_ACC_fu_3212/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_FINALIZE_COL_fu_3109/\sext_ln148_cast_reg_1388_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem3_m_axi_U/\load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[95] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv_engine_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv_engine_control_s_axi.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_32s_63_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 8. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_63s_32ns_63_1_1.v:43]
DSP Report: Generating DSP mul_31ns_32s_63_1_1_U67/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_31ns_32s_63_1_1_U67/tmp_product.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_31ns_32s_63_1_1_U67/tmp_product.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_31ns_32s_63_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_ln183_reg_960_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln183_reg_960_reg is absorbed into DSP mul_ln183_reg_960_reg.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_ln183_reg_960_reg.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_ln183_reg_960_reg.
DSP Report: Generating DSP mul_31ns_32s_63_1_1_U67/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_31ns_32s_63_1_1_U67/tmp_product.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_31ns_32s_63_1_1_U67/tmp_product.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_31ns_32s_63_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_ln183_reg_960_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln183_reg_960_reg is absorbed into DSP mul_ln183_reg_960_reg.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_ln183_reg_960_reg.
DSP Report: operator mul_31ns_32s_63_1_1_U67/tmp_product is absorbed into DSP mul_ln183_reg_960_reg.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_63s_32ns_63_1_1_U68/tmp_product, operation Mode is: PCIN+A*B2.
DSP Report: register mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
DSP Report: operator mul_63s_32ns_63_1_1_U68/tmp_product is absorbed into DSP mul_63s_32ns_63_1_1_U68/tmp_product.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_28ns_32s_60_1_1.v:42]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_31ns_62_1_1.v:41]
DSP Report: Generating DSP mul_28ns_32s_60_1_1_U1126/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: register mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: Generating DSP mul_ln155_reg_7060_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register in_height_cast1306_reg_6736_reg is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: register mul_ln155_reg_7060_reg is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: Generating DSP mul_28ns_32s_60_1_1_U1126/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: register mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_28ns_32s_60_1_1_U1126/tmp_product.
DSP Report: Generating DSP mul_ln155_reg_7060_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register in_height_cast1306_reg_6736_reg is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: register mul_ln155_reg_7060_reg is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: operator mul_28ns_32s_60_1_1_U1126/tmp_product is absorbed into DSP mul_ln155_reg_7060_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U1127/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U1127/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U1127/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U1127/tmp_product.
DSP Report: Generating DSP bound55_reg_7084_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln129_5_reg_6746_reg is absorbed into DSP bound55_reg_7084_reg.
DSP Report: register bound55_reg_7084_reg is absorbed into DSP bound55_reg_7084_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP bound55_reg_7084_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP bound55_reg_7084_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_1_1_U1127/tmp_product, operation Mode is: A*B2.
DSP Report: register mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U1127/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U1127/tmp_product.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP mul_31ns_31ns_62_1_1_U1127/tmp_product.
DSP Report: Generating DSP bound55_reg_7084_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register zext_ln129_5_reg_6746_reg is absorbed into DSP bound55_reg_7084_reg.
DSP Report: register bound55_reg_7084_reg is absorbed into DSP bound55_reg_7084_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP bound55_reg_7084_reg.
DSP Report: operator mul_31ns_31ns_62_1_1_U1127/tmp_product is absorbed into DSP bound55_reg_7084_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter2_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31ns_31ns_62_1_1_U1127/tmp_product )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\load_unit_0/tmp_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\bound55_cast_reg_932_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter3_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter4_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter5_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter6_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter7_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter8_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter9_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter10_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter11_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter12_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter13_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter14_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter15_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter16_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter17_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter18_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter19_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter20_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter21_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter22_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter23_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter24_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter25_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter26_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter27_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter28_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter29_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter30_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter31_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter32_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter33_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter34_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter35_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter36_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter37_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter38_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter39_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter40_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter41_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter42_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter43_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter44_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter45_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter46_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter47_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter48_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter49_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter50_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter51_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter52_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter53_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter54_storemerge_reg_452_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/\ap_phi_reg_pp0_iter55_storemerge_reg_452_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[47]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[46]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[45]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[44]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[43]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[42]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[41]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[40]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[39]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[38]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[37]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[36]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[35]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[34]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[33]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[32]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[31]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[30]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[29]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[28]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[27]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[26]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[25]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[24]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[23]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[22]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[21]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[20]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[19]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[18]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[17]) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[47]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[46]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[45]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[44]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[43]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[42]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[41]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[40]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[39]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[38]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[37]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[36]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[35]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[34]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[33]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[32]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[31]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[30]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[29]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[28]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[27]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[26]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[25]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[24]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[23]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[22]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[21]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[20]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[19]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[18]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
WARNING: [Synth 8-3332] Sequential element (mul_ln183_reg_960_reg[17]__0) is unused and will be removed from module conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL.
INFO: [Synth 8-4471] merging register 'grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/zext_ln155_3_cast_reg_1201_reg[38:36]' into 'shl_ln1_reg_6864_reg[2:0]' [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K.v:3111]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 2. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_3ns_36ns_37_1_1.v:41]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 1. Recommended levels of pipeline registers is 4. [/home/researchadmin/ConvBlock/ConvBlock.gen/sources_1/bd/design_1/ipshared/3a98/hdl/verilog/conv_engine_mul_31ns_35ns_66_1_1.v:41]
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_16_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_25_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_34_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_8_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_17_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_26_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_35_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_9_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_18_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_7_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_27_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_1_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_10_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_19_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_28_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_2_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_11_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_20_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_29_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_3_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_12_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_21_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_30_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_4_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_13_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_22_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_31_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_5_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_14_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_23_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_32_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_6_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_15_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_24_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_33_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mul_31ns_35ns_66_1_1_U1132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_31ns_35ns_66_1_1_U1132/tmp_product.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_31ns_35ns_66_1_1_U1132/tmp_product.
DSP Report: Generating DSP mul_ln153_reg_7055_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln153_reg_7055_reg is absorbed into DSP mul_ln153_reg_7055_reg.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_ln153_reg_7055_reg.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_ln153_reg_7055_reg.
DSP Report: Generating DSP mul_31ns_35ns_66_1_1_U1132/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_31ns_35ns_66_1_1_U1132/tmp_product.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_31ns_35ns_66_1_1_U1132/tmp_product.
DSP Report: Generating DSP mul_ln153_reg_7055_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln153_reg_7055_reg is absorbed into DSP mul_ln153_reg_7055_reg.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_ln153_reg_7055_reg.
DSP Report: operator mul_31ns_35ns_66_1_1_U1132/tmp_product is absorbed into DSP mul_ln153_reg_7055_reg.
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[31] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[30] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[29] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[28] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[27] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[26] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[25] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[24] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[23] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[22] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[21] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[20] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[19] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[18] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[17] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[16] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[15] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[14] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[13] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[12] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[11] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[10] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[9] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[8] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[2] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[1] driven by constant 0
WARNING: [Synth 8-3917] design conv_engine__GCB5 has port m_axi_gmem2_0_ARLEN[0] driven by constant 1
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_16_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_25_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_34_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_8_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_17_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_26_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_35_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_9_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_18_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_7_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_27_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_1_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_10_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_19_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_28_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_2_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_11_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_20_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_29_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_3_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_12_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_21_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_30_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_4_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_13_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_22_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_31_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_5_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_14_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_23_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_32_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_6_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_15_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_24_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "conv_engine__GCB5/wt_buf_33_U/ram_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 3576.844 ; gain = 1074.996 ; free physical = 6201 ; free virtual = 64880
---------------------------------------------------------------------------------
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_6 : 0 0 : 3119 9016 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_6 : 0 1 : 2778 9016 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_6 : 0 2 : 3119 9016 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5d : 0 0 : 3137 8993 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5d : 0 1 : 2671 8993 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5d : 0 2 : 3185 8993 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_50 : 0 0 : 3137 8993 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_50 : 0 1 : 2671 8993 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_50 : 0 2 : 3185 8993 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5a : 0 0 : 3119 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5a : 0 1 : 2653 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5a : 0 2 : 3167 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4d : 0 0 : 3119 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4d : 0 1 : 2653 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4d : 0 2 : 3167 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4a : 0 0 : 3119 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4a : 0 1 : 2653 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4a : 0 2 : 3167 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_47 : 0 0 : 3119 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_47 : 0 1 : 2653 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_47 : 0 2 : 3167 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_44 : 0 0 : 3119 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_44 : 0 1 : 2653 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_44 : 0 2 : 3167 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_3b : 0 0 : 3119 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_3b : 0 1 : 2653 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_3b : 0 2 : 3167 8939 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_9 : 0 0 : 2759 8656 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_9 : 0 1 : 3119 8656 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_9 : 0 2 : 2778 8656 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_1a : 0 0 : 2719 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_1a : 0 1 : 2668 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_1a : 0 2 : 3167 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_23 : 0 0 : 2719 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_23 : 0 1 : 2668 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_23 : 0 2 : 3167 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_26 : 0 0 : 2719 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_26 : 0 1 : 2668 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_26 : 0 2 : 3167 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_29 : 0 0 : 2719 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_29 : 0 1 : 2668 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_29 : 0 2 : 3167 8554 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_1d : 0 0 : 2649 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_1d : 0 1 : 3119 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_1d : 0 2 : 2716 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_24 : 0 0 : 2649 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_24 : 0 1 : 3119 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_24 : 0 2 : 2716 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_27 : 0 0 : 2649 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_27 : 0 1 : 3119 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_27 : 0 2 : 2716 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_2a : 0 0 : 2649 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_2a : 0 1 : 3119 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_2a : 0 2 : 2716 8484 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5b : 0 0 : 2634 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5b : 0 1 : 3119 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5b : 0 2 : 2701 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4e : 0 0 : 2634 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4e : 0 1 : 3119 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4e : 0 2 : 2701 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4b : 0 0 : 2634 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4b : 0 1 : 3119 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4b : 0 2 : 2701 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_48 : 0 0 : 2634 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_48 : 0 1 : 3119 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_48 : 0 2 : 2701 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_45 : 0 0 : 2634 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_45 : 0 1 : 3119 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_45 : 0 2 : 2701 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_3e : 0 0 : 2634 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_3e : 0 1 : 3119 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_3e : 0 2 : 2701 8454 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5e : 0 0 : 2652 8018 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5e : 0 1 : 3137 8018 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5e : 0 2 : 2229 8018 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_54 : 0 0 : 2652 8018 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_54 : 0 1 : 3137 8018 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_54 : 0 2 : 2229 8018 : Used 1 time 0
 Sort Area is conv_engine__GCB5 mul_31ns_35ns_66_1_1_U1132/tmp_product_0 : 0 0 : 3101 6338 : Used 1 time 0
 Sort Area is conv_engine__GCB5 mul_31ns_35ns_66_1_1_U1132/tmp_product_0 : 0 1 : 3237 6338 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_36ns_30ns_61_1_1_U1139/tmp_product_9 : 0 0 : 3274 5935 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_36ns_30ns_61_1_1_U1139/tmp_product_9 : 0 1 : 2661 5935 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_28ns_32s_60_1_1_U1126/tmp_product_e : 0 0 : 3137 5853 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_28ns_32s_60_1_1_U1126/tmp_product_e : 0 1 : 2716 5853 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1135/tmp_product_12 : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1135/tmp_product_12 : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1136/tmp_product_10 : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1136/tmp_product_10 : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1137/tmp_product_c : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1137/tmp_product_c : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1138/tmp_product_6 : 0 0 : 3119 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1138/tmp_product_6 : 0 1 : 2719 5838 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_31ns_62_1_1_U1127/tmp_product_14 : 0 0 : 3119 5835 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_31ns_62_1_1_U1127/tmp_product_14 : 0 1 : 2716 5835 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_32s_63_1_1_U67/tmp_product_0 : 0 0 : 3119 5820 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_32s_63_1_1_U67/tmp_product_0 : 0 1 : 2701 5820 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1129/tmp_product_e : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1129/tmp_product_e : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1130/tmp_product_a : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1130/tmp_product_a : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1131/tmp_product_0 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1131/tmp_product_0 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is conv_engine__GCB1 mul_31ns_32s_32_1_1_U1128/tmp_product_2f : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is conv_engine__GCB1 mul_31ns_32s_32_1_1_U1128/tmp_product_2f : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_36ns_30ns_61_1_1_U1139/tmp_product_6 : 0 0 : 3137 5696 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_36ns_30ns_61_1_1_U1139/tmp_product_6 : 0 1 : 2559 5696 : Used 1 time 0
 Sort Area is conv_engine__GCB5 mul_31ns_35ns_66_1_1_U1132/tmp_product_3 : 0 0 : 2634 5390 : Used 1 time 0
 Sort Area is conv_engine__GCB5 mul_31ns_35ns_66_1_1_U1132/tmp_product_3 : 0 1 : 2756 5390 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1129/tmp_product_f : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1129/tmp_product_f : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1130/tmp_product_b : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1130/tmp_product_b : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1131/tmp_product_3 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_31ns_32s_32_1_1_U1131/tmp_product_3 : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1135/tmp_product_13 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1135/tmp_product_13 : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1136/tmp_product_11 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1136/tmp_product_11 : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1137/tmp_product_d : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1137/tmp_product_d : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1138/tmp_product_9 : 0 0 : 2649 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32s_32s_32_1_1_U1138/tmp_product_9 : 0 1 : 2548 5197 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_32s_63_1_1_U67/tmp_product_3 : 0 0 : 2652 5185 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_32s_63_1_1_U67/tmp_product_3 : 0 1 : 2533 5185 : Used 1 time 0
 Sort Area is conv_engine__GCB1 mul_31ns_32s_32_1_1_U1128/tmp_product_32 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is conv_engine__GCB1 mul_31ns_32s_32_1_1_U1128/tmp_product_32 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_32ns_32s_63_1_1_U1134/tmp_product_35 : 0 0 : 2719 4948 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_32ns_32s_63_1_1_U1134/tmp_product_35 : 0 1 : 2229 4948 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32ns_32s_62_1_1_U1133/tmp_product_14 : 0 0 : 2719 4882 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32ns_32s_62_1_1_U1133/tmp_product_14 : 0 1 : 2163 4882 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_31ns_62_1_1_U1127/tmp_product_15 : 0 0 : 2652 4571 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_31ns_31ns_62_1_1_U1127/tmp_product_15 : 0 1 : 1919 4571 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_32ns_32s_63_1_1_U1134/tmp_product_38 : 0 0 : 2304 4300 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_32ns_32s_63_1_1_U1134/tmp_product_38 : 0 1 : 1996 4300 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1054/tmp_product_5 : 0 0 : 2320 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1054/tmp_product_5 : 0 1 : 1964 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1055/tmp_product_4 : 0 0 : 2320 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1055/tmp_product_4 : 0 1 : 1964 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1056/tmp_product_3 : 0 0 : 2320 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1056/tmp_product_3 : 0 1 : 1964 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1057/tmp_product_0 : 0 0 : 2320 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB3 mul_32s_16s_48_1_1_U1057/tmp_product_0 : 0 1 : 1964 4284 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32ns_32s_62_1_1_U1133/tmp_product_17 : 0 0 : 2322 4270 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_32ns_32s_62_1_1_U1133/tmp_product_17 : 0 1 : 1948 4270 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_28ns_32s_60_1_1_U1126/tmp_product_11 : 0 0 : 2122 4158 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_28ns_32s_60_1_1_U1126/tmp_product_11 : 0 1 : 2036 4158 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5f : 0 0 : 2116 4149 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1144/tmp_product_5f : 0 1 : 2033 4149 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_57 : 0 0 : 2116 4149 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1146/tmp_product_57 : 0 1 : 2033 4149 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_20 : 0 0 : 2104 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1140/tmp_product_20 : 0 1 : 2036 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_25 : 0 0 : 2104 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1141/tmp_product_25 : 0 1 : 2036 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_28 : 0 0 : 2104 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1142/tmp_product_28 : 0 1 : 2036 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_2b : 0 0 : 2104 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB0 mul_62ns_32s_63_1_1_U1143/tmp_product_2b : 0 1 : 2036 4140 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5c : 0 0 : 2104 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1145/tmp_product_5c : 0 1 : 2021 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4f : 0 0 : 2104 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1147/tmp_product_4f : 0 1 : 2021 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4c : 0 0 : 2104 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1148/tmp_product_4c : 0 1 : 2021 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_49 : 0 0 : 2104 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1149/tmp_product_49 : 0 1 : 2021 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_46 : 0 0 : 2104 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1150/tmp_product_46 : 0 1 : 2021 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_41 : 0 0 : 2104 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB2 mul_63s_32s_63_1_1_U1151/tmp_product_41 : 0 1 : 2021 4125 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_b : 0 0 : 2104 4121 : Used 1 time 0
 Sort Area is conv_engine__GCB4 mul_63s_32ns_63_1_1_U68/tmp_product_b : 0 1 : 2017 4121 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 add_ln268_21_fu_27760_p2_e : 0 0 : 2133 2133 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 add_ln268_22_fu_27853_p2_1e : 0 0 : 2133 2133 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 local_acc_487_fu_27755_p2_10 : 0 0 : 2133 2133 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 local_acc_489_fu_27848_p2_1d : 0 0 : 2133 2133 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_28_fu_10697_p2_1f : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_29_fu_10786_p2_37 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_30_fu_10875_p2_55 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_31_fu_10964_p2_2b : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_3_fu_7133_p2_4c : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 add_ln268_11_fu_18976_p2_28 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_15_fu_22059_p2_1e : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_19_fu_26327_p2_1d : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 add_ln268_27_fu_33521_p2_12 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_11_fu_7129_p2_9 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 local_acc_245_fu_18971_p2_26 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_327_fu_22054_p2_14 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_409_fu_26322_p2_1c : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 local_acc_573_fu_33516_p2_10 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_61_fu_10693_p2_1c : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_63_fu_10782_p2_34 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_65_fu_10871_p2_52 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_67_fu_10960_p2_13 : 0 0 : 2112 2112 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_20_fu_27667_p2_f : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_23_fu_29322_p2_2d : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 add_ln268_24_fu_31270_p2_16 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 add_ln268_26_fu_31456_p2_f : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_485_fu_27662_p2_b : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_491_fu_29317_p2_2c : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 local_acc_567_fu_31265_p2_15 : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 local_acc_571_fu_31451_p2_d : 0 0 : 2096 2096 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 add_ln268_fu_12547_p2_2c : 0 0 : 2085 2085 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 local_acc_76_fu_12542_p2_2e : 0 0 : 2085 2085 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_12_fu_8013_p2_23 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_13_fu_8047_p2_3b : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_14_fu_8081_p2_4b : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_15_fu_8115_p2_44 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_16_fu_9179_p2_22 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_17_fu_9271_p2_3a : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_18_fu_9363_p2_58 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_19_fu_9455_p2_41 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_1_fu_6943_p2_3e : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_20_fu_9547_p2_21 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_21_fu_9639_p2_39 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_22_fu_9731_p2_57 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_23_fu_9823_p2_40 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_24_fu_9915_p2_20 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_25_fu_10007_p2_38 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_26_fu_10099_p2_56 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_27_fu_10191_p2_2c : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_2_fu_7038_p2_42 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_32_fu_11055_p2_1e : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_33_fu_11147_p2_36 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_34_fu_11239_p2_54 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_4_fu_7230_p2_25 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_5_fu_7323_p2_3d : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_6_fu_7416_p2_45 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_7_fu_7509_p2_4a : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_12_fu_20360_p2_2a : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_13_fu_20453_p2_30 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_14_fu_20546_p2_28 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 add_ln268_16_fu_24076_p2_2b : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 add_ln268_17_fu_24169_p2_23 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 add_ln268_18_fu_24262_p2_26 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln268_3_fu_12838_p2_4d : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 add_ln268_4_fu_14363_p2_2 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 add_ln268_5_fu_14463_p2_1a : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_13_fu_7225_p2_16 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 local_acc_157_fu_14357_p2_0 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 local_acc_159_fu_14457_p2_1b : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_15_fu_7318_p2_2e : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_17_fu_7411_p2_46 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_19_fu_7504_p2_b : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_29_fu_8008_p2_18 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_31_fu_8042_p2_30 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_321_fu_20355_p2_4 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_323_fu_20448_p2_2e : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_325_fu_20541_p2_23 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_33_fu_8076_p2_4e : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_35_fu_8110_p2_f : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_37_fu_9174_p2_19 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_39_fu_9266_p2_31 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 local_acc_403_fu_24071_p2_a : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 local_acc_405_fu_24164_p2_0 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 local_acc_407_fu_24257_p2_13 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_41_fu_9358_p2_4f : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_43_fu_9450_p2_10 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_45_fu_9542_p2_1a : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_47_fu_9634_p2_32 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_49_fu_9726_p2_50 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_51_fu_9818_p2_11 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_53_fu_9910_p2_1b : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_55_fu_10002_p2_33 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_57_fu_10094_p2_51 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_59_fu_10186_p2_12 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_69_fu_11050_p2_1d : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_6_fu_6939_p2_2d : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_71_fu_11142_p2_35 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_73_fu_11234_p2_53 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_81_fu_12833_p2_27 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_9_fu_7034_p2_43 : 0 0 : 2080 2080 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 add_ln268_25_fu_31363_p2_17 : 0 0 : 2069 2069 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 local_acc_569_fu_31358_p2_19 : 0 0 : 2069 2069 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_103_reg_42071_pp0_iter3_reg_reg_24 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_104_reg_42077_pp0_iter2_reg_reg_1b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_105_reg_42083_pp0_iter2_reg_reg_d : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_106_reg_42089_pp0_iter2_reg_reg_4 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_112_reg_42289_pp0_iter3_reg_reg_d : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_113_reg_42295_pp0_iter3_reg_reg_1b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_114_reg_42301_pp0_iter3_reg_reg_29 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_115_reg_42307_pp0_iter3_reg_reg_22 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_116_reg_42313_pp0_iter3_reg_reg_0 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_119_reg_42331_pp0_iter3_reg_reg_f : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_124_reg_42361_pp0_iter3_reg_reg_4 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_127_reg_42379_pp0_iter3_reg_reg_11 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_128_reg_42385_pp0_iter3_reg_reg_6 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_129_reg_42391_pp0_iter3_reg_reg_17 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_130_reg_42397_pp0_iter3_reg_reg_24 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_131_reg_42403_pp0_iter3_reg_reg_11 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_136_reg_42433_pp0_iter3_reg_reg_8 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_137_reg_42439_pp0_iter3_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_138_reg_42445_pp0_iter3_reg_reg_26 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_139_reg_42451_pp0_iter3_reg_reg_13 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_144_reg_42491_pp0_iter3_reg_reg_2 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_147_reg_42509_pp0_iter3_reg_reg_16 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_148_reg_42521_pp0_iter2_reg_reg_0 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_151_reg_42539_pp0_iter3_reg_reg_22 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_152_reg_42545_pp0_iter2_reg_reg_2 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_155_reg_42563_pp0_iter2_reg_reg_29 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_156_reg_42569_pp0_iter2_reg_reg_3 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_159_reg_42587_pp0_iter2_reg_reg_2a : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_160_reg_42593_pp0_iter2_reg_reg_4 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_163_reg_42611_pp0_iter2_reg_reg_3f : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_164_reg_42617_pp0_iter2_reg_reg_5 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_167_reg_42635_pp0_iter3_reg_reg_1f : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_168_reg_42641_pp0_iter2_reg_reg_6 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_171_reg_42659_pp0_iter3_reg_reg_20 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_175_reg_42683_pp0_iter3_reg_reg_21 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_179_reg_42707_pp0_iter3_reg_reg_11 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_180_reg_42723_pp0_iter3_reg_reg_1f : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_183_reg_42741_pp0_iter3_reg_reg_31 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_188_reg_42777_pp0_iter3_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_189_reg_42783_pp0_iter3_reg_reg_c : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_191_reg_42795_pp0_iter3_reg_reg_5 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_192_reg_42801_pp0_iter3_reg_reg_1a : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_193_reg_42807_pp0_iter3_reg_reg_d : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_194_reg_42813_pp0_iter3_reg_reg_17 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_195_reg_42819_pp0_iter3_reg_reg_6 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_196_reg_42825_pp0_iter3_reg_reg_1b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_197_reg_42831_pp0_iter3_reg_reg_e : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_198_reg_42837_pp0_iter3_reg_reg_1c : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_199_reg_42843_pp0_iter3_reg_reg_7 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_201_reg_42855_pp0_iter3_reg_reg_12 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_203_reg_42867_pp0_iter3_reg_reg_8 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_205_reg_42879_pp0_iter3_reg_reg_16 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_213_reg_42927_pp0_iter2_reg_reg_7 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_214_reg_42933_pp0_iter2_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_219_reg_42973_pp0_iter2_reg_reg_b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_236_reg_43091_pp0_iter3_reg_reg_6 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_240_reg_43115_pp0_iter3_reg_reg_7 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_245_reg_43145_pp0_iter4_reg_reg_21 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_246_reg_43151_pp0_iter4_reg_reg_15 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_247_reg_43157_pp0_iter4_reg_reg_23 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_248_reg_43163_pp0_iter3_reg_reg_0 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln249_253_reg_43193_pp0_iter4_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln249_255_reg_43205_pp0_iter4_reg_reg_1b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_256_reg_43217_pp0_iter4_reg_reg_b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln249_257_reg_43223_pp0_iter4_reg_reg_1a : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_258_reg_43229_pp0_iter4_reg_reg_1b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln249_259_reg_43235_pp0_iter4_reg_reg_1c : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_263_reg_43259_pp0_iter3_reg_reg_13 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_267_reg_43283_pp0_iter3_reg_reg_14 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_268_reg_43289_pp0_iter4_reg_reg_e : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_269_reg_43295_pp0_iter4_reg_reg_3 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_270_reg_43301_pp0_iter4_reg_reg_1e : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_275_reg_43331_pp0_iter3_reg_reg_17 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_279_reg_43355_pp0_iter3_reg_reg_18 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_280_reg_43361_pp0_iter4_reg_reg_9 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_281_reg_43367_pp0_iter4_reg_reg_7 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_282_reg_43373_pp0_iter4_reg_reg_21 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_283_reg_43379_pp0_iter4_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_287_reg_43403_pp0_iter3_reg_reg_12 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_36_reg_40949_pp0_iter3_reg_reg_5 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_37_reg_40955_pp0_iter3_reg_reg_d : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_38_reg_40961_pp0_iter3_reg_reg_18 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_39_reg_40967_pp0_iter3_reg_reg_15 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_40_reg_40973_pp0_iter3_reg_reg_6 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_41_reg_40979_pp0_iter3_reg_reg_e : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_42_reg_40985_pp0_iter3_reg_reg_8 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_43_reg_40991_pp0_iter3_reg_reg_12 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_44_reg_41431_pp0_iter3_reg_reg_7 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_45_reg_41437_pp0_iter3_reg_reg_f : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_46_reg_41443_pp0_iter3_reg_reg_9 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_47_reg_41449_pp0_iter3_reg_reg_13 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_48_reg_41019_pp0_iter3_reg_reg_8 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_49_reg_41025_pp0_iter3_reg_reg_10 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_50_reg_41031_pp0_iter3_reg_reg_a : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_51_reg_41037_pp0_iter3_reg_reg_14 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_52_reg_41455_pp0_iter3_reg_reg_9 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_53_reg_41461_pp0_iter3_reg_reg_11 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_55_reg_41473_pp0_iter3_reg_reg_15 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_56_reg_41479_pp0_iter3_reg_reg_a : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_57_reg_41485_pp0_iter3_reg_reg_16 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_58_reg_41491_pp0_iter3_reg_reg_c : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_59_reg_41497_pp0_iter3_reg_reg_0 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_60_reg_41503_pp0_iter3_reg_reg_b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_61_reg_41509_pp0_iter3_reg_reg_17 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_64_reg_41527_pp0_iter3_reg_reg_c : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_65_reg_41533_pp0_iter3_reg_reg_18 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_68_reg_41551_pp0_iter3_reg_reg_3 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB2 mul_ln249_69_reg_41557_pp0_iter3_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_71_reg_41569_pp0_iter3_reg_reg_24 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_74_reg_41597_pp0_iter2_reg_reg_3 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_75_reg_41603_pp0_iter3_reg_reg_1c : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_79_reg_41927_pp0_iter3_reg_reg_1d : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_82_reg_41945_pp0_iter2_reg_reg_6 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_83_reg_41951_pp0_iter3_reg_reg_1e : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_85_reg_41963_pp0_iter2_reg_reg_0 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_86_reg_41969_pp0_iter2_reg_reg_7 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_87_reg_41975_pp0_iter3_reg_reg_1f : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_91_reg_41999_pp0_iter3_reg_reg_20 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_93_reg_42011_pp0_iter2_reg_reg_2 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_94_reg_42017_pp0_iter2_reg_reg_9 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_95_reg_42023_pp0_iter3_reg_reg_21 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_96_reg_42029_pp0_iter2_reg_reg_19 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_97_reg_42035_pp0_iter2_reg_reg_b : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_98_reg_42041_pp0_iter2_reg_reg_0 : 0 0 : 2065 2065 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_fu_6848_p2_26 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 add_ln268_1_fu_12644_p2_27 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 add_ln268_2_fu_12741_p2_25 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 add_ln268_6_fu_14563_p2_b : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 add_ln268_7_fu_14663_p2_14 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 add_ln268_8_fu_16642_p2_11 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 add_ln268_9_fu_16742_p2_29 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 local_acc_161_fu_14557_p2_9 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 local_acc_163_fu_14657_p2_13 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 local_acc_239_fu_16636_p2_12 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 local_acc_241_fu_16736_p2_e : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_4_fu_6844_p2_14 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 local_acc_77_fu_12639_p2_28 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 local_acc_79_fu_12736_p2_21 : 0 0 : 2064 2064 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_100_reg_42053_pp0_iter2_reg_reg_1a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_101_reg_42059_pp0_iter2_reg_reg_c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_102_reg_42065_pp0_iter2_reg_reg_2 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_107_reg_42095_pp0_iter2_reg_reg_25 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_108_reg_42111_pp0_iter2_reg_reg_e : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_109_reg_42117_pp0_iter2_reg_reg_1a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_110_reg_42123_pp0_iter2_reg_reg_0 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_111_reg_42129_pp0_iter2_reg_reg_21 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 mul_ln249_117_reg_42319_pp0_iter2_reg_reg_29 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 mul_ln249_118_reg_42325_pp0_iter2_reg_reg_23 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_120_reg_42337_pp0_iter2_reg_reg_2 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 mul_ln249_121_reg_42343_pp0_iter2_reg_reg_2a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 mul_ln249_122_reg_42349_pp0_iter2_reg_reg_24 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB3 mul_ln249_123_reg_42355_pp0_iter2_reg_reg_10 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 mul_ln249_125_reg_42367_pp0_iter2_reg_reg_2b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB12 mul_ln249_126_reg_42373_pp0_iter2_reg_reg_26 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_132_reg_42409_pp0_iter2_reg_reg_7 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_133_reg_42415_pp0_iter2_reg_reg_18 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_134_reg_42421_pp0_iter2_reg_reg_25 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_135_reg_42427_pp0_iter2_reg_reg_12 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_140_reg_42457_pp0_iter2_reg_reg_9 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_141_reg_42463_pp0_iter2_reg_reg_2f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_142_reg_42469_pp0_iter2_reg_reg_27 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_143_reg_42475_pp0_iter2_reg_reg_10 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_145_reg_42497_pp0_iter2_reg_reg_2 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_146_reg_42503_pp0_iter2_reg_reg_14 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_149_reg_42527_pp0_iter2_reg_reg_4 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_150_reg_42533_pp0_iter2_reg_reg_15 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_153_reg_42551_pp0_iter2_reg_reg_5 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_154_reg_42557_pp0_iter2_reg_reg_16 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_157_reg_42575_pp0_iter2_reg_reg_6 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_158_reg_42581_pp0_iter2_reg_reg_17 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_161_reg_42599_pp0_iter2_reg_reg_7 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_162_reg_42605_pp0_iter2_reg_reg_18 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_165_reg_42623_pp0_iter2_reg_reg_8 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_166_reg_42629_pp0_iter2_reg_reg_19 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_169_reg_42647_pp0_iter2_reg_reg_9 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_170_reg_42653_pp0_iter2_reg_reg_1a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_172_reg_42665_pp0_iter2_reg_reg_25 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_173_reg_42671_pp0_iter2_reg_reg_a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_174_reg_42677_pp0_iter2_reg_reg_1b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_176_reg_42689_pp0_iter2_reg_reg_2a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_177_reg_42695_pp0_iter2_reg_reg_b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_178_reg_42701_pp0_iter2_reg_reg_1c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_181_reg_42729_pp0_iter2_reg_reg_c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_182_reg_42735_pp0_iter2_reg_reg_27 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_184_reg_42753_pp0_iter2_reg_reg_20 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_185_reg_42759_pp0_iter2_reg_reg_d : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_186_reg_42765_pp0_iter2_reg_reg_28 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB0 mul_ln249_187_reg_42771_pp0_iter2_reg_reg_32 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB4 mul_ln249_190_reg_42789_pp0_iter2_reg_reg_29 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_200_reg_42849_pp0_iter2_reg_reg_14 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_202_reg_42861_pp0_iter2_reg_reg_16 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_204_reg_42873_pp0_iter2_reg_reg_15 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_206_reg_42885_pp0_iter2_reg_reg_17 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_207_reg_42891_pp0_iter2_reg_reg_5 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_208_reg_42897_pp0_iter2_reg_reg_13 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_209_reg_42903_pp0_iter2_reg_reg_6 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_210_reg_42909_pp0_iter2_reg_reg_18 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_211_reg_42915_pp0_iter2_reg_reg_11 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_212_reg_42921_pp0_iter2_reg_reg_1a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_215_reg_42939_pp0_iter2_reg_reg_12 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 mul_ln249_216_reg_42955_pp0_iter2_reg_reg_13 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_217_reg_42961_pp0_iter2_reg_reg_1a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 mul_ln249_218_reg_42967_pp0_iter2_reg_reg_a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 mul_ln249_220_reg_42995_pp0_iter3_reg_reg_14 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_221_reg_43001_pp0_iter3_reg_reg_1b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 mul_ln249_222_reg_43007_pp0_iter3_reg_reg_b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_223_reg_43013_pp0_iter3_reg_reg_c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_224_reg_43019_pp0_iter3_reg_reg_2 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_225_reg_43025_pp0_iter3_reg_reg_1c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB8 mul_ln249_226_reg_43031_pp0_iter3_reg_reg_c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_227_reg_43037_pp0_iter3_reg_reg_d : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_228_reg_43043_pp0_iter3_reg_reg_4 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_229_reg_43049_pp0_iter3_reg_reg_1d : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_230_reg_43055_pp0_iter3_reg_reg_a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_231_reg_43061_pp0_iter3_reg_reg_e : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_232_reg_43067_pp0_iter3_reg_reg_5 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_233_reg_43073_pp0_iter3_reg_reg_1e : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_234_reg_43079_pp0_iter3_reg_reg_12 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_235_reg_43085_pp0_iter3_reg_reg_f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_237_reg_43097_pp0_iter3_reg_reg_1f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_238_reg_43103_pp0_iter3_reg_reg_13 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_239_reg_43109_pp0_iter3_reg_reg_10 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_241_reg_43121_pp0_iter3_reg_reg_20 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_242_reg_43127_pp0_iter3_reg_reg_14 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_243_reg_43133_pp0_iter3_reg_reg_11 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_244_reg_43139_pp0_iter3_reg_reg_8 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_249_reg_43169_pp0_iter3_reg_reg_22 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_250_reg_43175_pp0_iter3_reg_reg_16 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB7 mul_ln249_251_reg_43181_pp0_iter3_reg_reg_24 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_252_reg_43187_pp0_iter3_reg_reg_a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_254_reg_43199_pp0_iter3_reg_reg_1a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_260_reg_43241_pp0_iter3_reg_reg_c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_261_reg_43247_pp0_iter3_reg_reg_0 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_262_reg_43253_pp0_iter3_reg_reg_1c : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_264_reg_43265_pp0_iter3_reg_reg_d : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_265_reg_43271_pp0_iter3_reg_reg_2 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_266_reg_43277_pp0_iter3_reg_reg_1d : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_271_reg_43307_pp0_iter3_reg_reg_15 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_272_reg_43313_pp0_iter3_reg_reg_f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_273_reg_43319_pp0_iter3_reg_reg_5 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_274_reg_43325_pp0_iter3_reg_reg_1f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_276_reg_43337_pp0_iter3_reg_reg_10 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_277_reg_43343_pp0_iter3_reg_reg_6 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_278_reg_43349_pp0_iter3_reg_reg_20 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_284_reg_43385_pp0_iter3_reg_reg_11 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_285_reg_43391_pp0_iter3_reg_reg_8 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB9 mul_ln249_286_reg_43397_pp0_iter3_reg_reg_22 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 mul_ln249_35_reg_41419_pp0_iter2_reg_reg_7 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_54_reg_41467_pp0_iter2_reg_reg_b : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_62_reg_41515_pp0_iter2_reg_reg_d : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_63_reg_41521_pp0_iter2_reg_reg_2 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_66_reg_41539_pp0_iter2_reg_reg_e : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_67_reg_41545_pp0_iter2_reg_reg_4 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB1 mul_ln249_70_reg_41563_pp0_iter2_reg_reg_f : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_72_reg_41585_pp0_iter2_reg_reg_13 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_73_reg_41591_pp0_iter2_reg_reg_7 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_76_reg_41909_pp0_iter2_reg_reg_14 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_77_reg_41915_pp0_iter2_reg_reg_8 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_78_reg_41921_pp0_iter2_reg_reg_4 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_80_reg_41933_pp0_iter2_reg_reg_15 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_81_reg_41939_pp0_iter2_reg_reg_9 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_84_reg_41957_pp0_iter2_reg_reg_16 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_88_reg_41981_pp0_iter2_reg_reg_17 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_89_reg_41987_pp0_iter2_reg_reg_a : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB6 mul_ln249_90_reg_41993_pp0_iter2_reg_reg_8 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_92_reg_42005_pp0_iter2_reg_reg_18 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 mul_ln249_99_reg_42047_pp0_iter2_reg_reg_22 : 0 0 : 2049 2049 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_10_fu_7820_p2_48 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_11_fu_7920_p2_47 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_8_fu_7620_p2_24 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 add_ln249_9_fu_7720_p2_3c : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 add_ln268_10_fu_16842_p2_10 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_21_fu_7614_p2_17 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_23_fu_7714_p2_2f : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB5 local_acc_243_fu_16836_p2_5 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_25_fu_7814_p2_49 : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB11 local_acc_27_fu_7914_p2_d : 0 0 : 2048 2048 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln268_28_reg_44352_pp0_iter11_reg_reg_1f : 0 0 : 2017 2017 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln268_30_reg_44364_pp0_iter11_reg_reg_17 : 0 0 : 2017 2017 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln268_29_reg_44358_pp0_iter11_reg_reg_20 : 0 0 : 2001 2001 : Used 1 time 0
 Sort Area is conv_engine_conv_engine_Pipeline_COL_LOOP__GB10 mul_ln268_31_reg_44370_pp0_iter11_reg_reg_1d : 0 0 : 2001 2001 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+----------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name             | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------+----------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|conv_engine__GCB0       | pool_buf_U/ram_reg                                       | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_1_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_2_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_3_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_4_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_5_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_6_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_7_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_1_U/ram_reg                                   | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_2_U/ram_reg                                   | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_3_U/ram_reg                                   | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|inst                    | gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 63 x 288(READ_FIRST)   | W |   | 63 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      |                 | 
|inst/i_16/gmem2_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 1023 x 258(READ_FIRST) | W |   | 1023 x 258(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|conv_engine__GCB3       | acc_buf_U/ram_reg                                        | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB3       | acc_buf_1_U/ram_reg                                      | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB3       | acc_buf_2_U/ram_reg                                      | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB3       | acc_buf_3_U/ram_reg                                      | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|gmem3_m_axi_U           | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|gmem0_m_axi_U           | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 1023 x 258(READ_FIRST) | W |   | 1023 x 258(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|conv_engine__GCB4       | line_buf_11_U/ram_reg                                    | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_10_U/ram_reg                                    | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_9_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_8_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_7_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_6_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_5_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_4_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_3_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_2_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_1_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_U/ram_reg                                       | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+------------------------+----------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------+---------------------+-----------+----------------------+----------------+
|Module Name       | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------------+---------------------+-----------+----------------------+----------------+
|conv_engine__GCB5 | wt_buf_16_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_25_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_34_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_8_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_17_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_26_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_35_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_U/ram_reg    | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_9_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_18_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_7_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_27_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_1_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_10_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_19_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_28_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_2_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_11_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_20_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_29_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_3_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_12_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_21_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_30_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_4_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_13_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_22_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_31_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_5_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_14_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_23_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_32_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_6_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_15_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_24_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_33_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
+------------------+---------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C+(A2*B2)'       | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C+(A2*B2)'       | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C'+(A2*B)'       | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C'+(A2*B)'       | 16     | 16     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C+(A2*B2)'       | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C+(A2*B2)'       | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | (A*B2)'          | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A*B)'           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A*B2)'          | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A*B)'           | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B           | 16     | 16     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B           | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B           | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | C'+A*B           | 16     | 16     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B2          | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | C'+A*B2          | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B2            | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B2  | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B2            | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A*B2  | 15     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (PCIN+A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A*B)'        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A*B)'        | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A2*B)'       | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A2*B)'       | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A2*B)'       | 16     | 16     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A2*B)'       | 16     | 16     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A*B)'        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A*B)'        | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A2*B)'        | 16     | 16     | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A2*B          | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A2*B          | 16     | 16     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A2*B          | 16     | 16     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A2*B          | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A*B           | 16     | 16     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A*B           | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A*B           | 16     | 16     | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A*B           | 16     | 16     | 32     | -      | 33     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A2*B2)'      | 16     | 16     | 32     | -      | 33     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A2*B2)'      | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A2*B2)'      | 16     | 16     | 32     | -      | 32     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A2*B2)'      | 16     | 16     | 32     | -      | 33     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A2*B           | 16     | 16     | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A2*B2          | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A2*B           | 16     | 16     | 32     | -      | 33     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A2*B2          | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A2*B2          | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C'+(A2*B)'       | 16     | 16     | 32     | -      | 32     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C'+(A2*B)'       | 16     | 16     | 32     | -      | 33     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A2*B2          | 16     | 16     | 32     | -      | 33     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | C+(A*B)'         | 16     | 16     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | C+(A*B)'         | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | (A''*B2)'        | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A2*B'')'        | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B)'         | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B)'         | 16     | 16     | 32     | -      | 33     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+A*B2          | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (A''*B'')'       | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B2           | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+A*B2          | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 32     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B2)'       | 16     | 16     | 32     | -      | 33     | 0    | 1    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B2)'        | 16     | 16     | 32     | -      | 33     | 0    | 1    | 0    | -    | -     | 1    | 0    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B   | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A2*B  | 15     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (PCIN+A*B2)'     | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B2             | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | (PCIN>>17)+A2*B  | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB3                                                    | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB3                                                    | (PCIN>>17)+A2*B2 | 20     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB3                                                    | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB3                                                    | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17)+A*B   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A2*B             | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17)+A*B   | 16     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | PCIN+A*B2        | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | A''*B            | 18     | 12     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | (PCIN>>17)+A2*B  | 15     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | A*B''            | 18     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | (PCIN>>17)+A*B2  | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB5                                                    | A*B              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB5                                                    | (PCIN>>17)+A*B   | 19     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB5                                                    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB5                                                    | (PCIN>>17)+A*B   | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 3882.816 ; gain = 1380.969 ; free physical = 5475 ; free virtual = 64155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 4428.988 ; gain = 1927.141 ; free physical = 5042 ; free virtual = 63728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+----------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name             | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------+----------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|conv_engine__GCB0       | pool_buf_U/ram_reg                                       | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_1_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_2_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_3_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_4_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_5_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_6_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | pool_buf_7_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R | 416 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_U/ram_reg                                     | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_1_U/ram_reg                                   | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_2_U/ram_reg                                   | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|conv_engine__GCB0       | result_row_3_U/ram_reg                                   | 416 x 16(READ_FIRST)   | W | R |                         |   |   | Port A           | 1      | 0      | 1               | 
|inst                    | gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg | 63 x 288(READ_FIRST)   | W |   | 63 x 288(WRITE_FIRST)   |   | R | Port A and B     | 0      | 4      |                 | 
|inst/i_16/gmem2_m_axi_U | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 1023 x 258(READ_FIRST) | W |   | 1023 x 258(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|conv_engine__GCB3       | acc_buf_U/ram_reg                                        | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB3       | acc_buf_1_U/ram_reg                                      | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB3       | acc_buf_2_U/ram_reg                                      | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB3       | acc_buf_3_U/ram_reg                                      | 416 x 32(READ_FIRST)   | W |   | 416 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|gmem3_m_axi_U           | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|conv_engine__GCB4       | line_buf_1_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|gmem0_m_axi_U           | load_unit_0/buff_rdata/U_fifo_mem/mem_reg                | 1023 x 258(READ_FIRST) | W |   | 1023 x 258(WRITE_FIRST) |   | R | Port A and B     | 1      | 7      | 1,1,1,1,1,1,1,1 | 
|conv_engine__GCB4       | line_buf_11_U/ram_reg                                    | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_10_U/ram_reg                                    | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_9_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_8_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_7_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_6_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_5_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_4_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_3_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_2_U/ram_reg                                     | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
|conv_engine__GCB4       | line_buf_U/ram_reg                                       | 832 x 16(READ_FIRST)   | W | R | 832 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 1               | 
+------------------------+----------------------------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------------+---------------------+-----------+----------------------+----------------+
|Module Name       | RTL Object          | Inference | Size (Depth x Width) | Primitives     | 
+------------------+---------------------+-----------+----------------------+----------------+
|conv_engine__GCB5 | wt_buf_16_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_25_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_34_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_8_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_17_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_26_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_35_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_U/ram_reg    | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_9_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_18_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_7_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_27_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_1_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_10_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_19_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_28_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_2_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_11_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_20_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_29_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_3_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_12_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_21_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_30_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_4_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_13_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_22_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_31_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_5_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_14_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_23_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_32_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_6_U/ram_reg  | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_15_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_24_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
|conv_engine__GCB5 | wt_buf_33_U/ram_reg | Implied   | 8 x 16               | RAM16X1D x 16  | 
+------------------+---------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/pool_buf_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/result_row_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/result_row_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/result_row_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_14/result_row_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_16/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17/acc_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17/acc_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17/acc_buf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17/acc_buf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_17/gmem3_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_11/line_buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:01:51 . Memory (MB): peak = 4440.914 ; gain = 1939.066 ; free physical = 1866 ; free virtual = 60558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/pool_buf_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/result_row_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/result_row_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/result_row_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/result_row_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_buf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/acc_buf_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buf_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:02:07 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1801 ; free virtual = 60493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:02:07 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1802 ; free virtual = 60494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:54 ; elapsed = 00:02:19 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1709 ; free virtual = 60395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:54 ; elapsed = 00:02:19 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1705 ; free virtual = 60391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:55 ; elapsed = 00:02:20 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1633 ; free virtual = 60320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:02:20 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1571 ; free virtual = 60258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_110_reg_42123_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_128_reg_42385_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_132_reg_42409_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_136_reg_42433_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_140_reg_42457_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_144_reg_42491_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_108_reg_42111_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_112_reg_42289_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_131_reg_42403_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_135_reg_42427_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_139_reg_42451_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_143_reg_42475_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_147_reg_42509_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_129_reg_42391_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_133_reg_42415_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_137_reg_42439_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_109_reg_42117_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_113_reg_42295_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_180_reg_42723_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_184_reg_42753_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_111_reg_42129_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_115_reg_42307_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_130_reg_42397_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_134_reg_42421_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_138_reg_42445_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_142_reg_42469_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_114_reg_42301_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_141_reg_42463_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_183_reg_42741_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_187_reg_42771_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_59_reg_41497_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_63_reg_41521_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_67_reg_41545_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_207_reg_42891_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_209_reg_42903_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_213_reg_42927_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_42_reg_40985_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_46_reg_41443_pp0_iter8_reg_reg[31]                            | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_50_reg_41031_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_54_reg_41467_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_58_reg_41491_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_62_reg_41515_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_66_reg_41539_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_70_reg_41563_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_211_reg_42915_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_215_reg_42939_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_200_reg_42849_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_204_reg_42873_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_208_reg_42897_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_202_reg_42861_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_206_reg_42885_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_210_reg_42909_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_214_reg_42933_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_212_reg_42921_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_36_reg_40949_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_40_reg_40973_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_44_reg_41431_pp0_iter8_reg_reg[31]                            | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_48_reg_41019_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_52_reg_41455_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_56_reg_41479_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_60_reg_41503_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_64_reg_41527_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_68_reg_41551_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_37_reg_40955_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_41_reg_40979_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_45_reg_41437_pp0_iter8_reg_reg[31]                            | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_49_reg_41025_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_53_reg_41461_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_43_reg_40991_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_47_reg_41449_pp0_iter8_reg_reg[31]                            | 5      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_51_reg_41037_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_55_reg_41473_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_57_reg_41485_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_61_reg_41509_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_65_reg_41533_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_69_reg_41557_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_116_reg_42313_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_120_reg_42337_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_124_reg_42361_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_191_reg_42795_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_195_reg_42819_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_199_reg_42843_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_203_reg_42867_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_189_reg_42783_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_193_reg_42807_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_197_reg_42831_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_119_reg_42331_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_123_reg_42355_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_127_reg_42379_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_201_reg_42855_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_39_reg_40967_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_205_reg_42879_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_194_reg_42813_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_38_reg_40961_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_188_reg_42777_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_192_reg_42801_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_196_reg_42825_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_198_reg_42837_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_145_reg_42497_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_149_reg_42527_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_153_reg_42551_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_157_reg_42575_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_161_reg_42599_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_165_reg_42623_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_169_reg_42647_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_173_reg_42671_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_177_reg_42695_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_181_reg_42729_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_185_reg_42759_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_179_reg_42707_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_146_reg_42503_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_150_reg_42533_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_154_reg_42557_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_158_reg_42581_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_162_reg_42605_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_166_reg_42629_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_170_reg_42653_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_174_reg_42677_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_178_reg_42701_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_167_reg_42635_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_171_reg_42659_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_175_reg_42683_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_151_reg_42539_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_71_reg_41569_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_172_reg_42665_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_182_reg_42735_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_186_reg_42765_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_190_reg_42789_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_176_reg_42689_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_98_reg_42041_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_102_reg_42065_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_106_reg_42089_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/icmp_ln214_reg_40466_pp0_iter8_reg_reg[0]                               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_73_reg_41591_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_77_reg_41915_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_81_reg_41939_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_89_reg_41987_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_97_reg_42035_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_101_reg_42059_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_105_reg_42083_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_72_reg_41585_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_76_reg_41909_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_80_reg_41933_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_84_reg_41957_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_88_reg_41981_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_92_reg_42005_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_96_reg_42029_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_100_reg_42053_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_104_reg_42077_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_75_reg_41603_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_79_reg_41927_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_83_reg_41951_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_87_reg_41975_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_91_reg_41999_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_95_reg_42023_pp0_iter9_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_99_reg_42047_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_103_reg_42071_pp0_iter9_reg_reg[31]                           | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_107_reg_42095_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/and_ln260_1_reg_40563_pp0_iter8_reg_reg[0]                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/acc_buf_1_addr_reg_40476_pp0_iter11_reg_reg[8]                          | 12     | 9     | NO           | NO                 | YES               | 9      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_85_reg_41963_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_93_reg_42011_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_74_reg_41597_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_78_reg_41921_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_82_reg_41945_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_86_reg_41969_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_90_reg_41993_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_94_reg_42017_pp0_iter9_reg_reg[31]                            | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_224_reg_43019_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_228_reg_43043_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_232_reg_43067_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_236_reg_43091_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_240_reg_43115_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_244_reg_43139_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_248_reg_43163_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_230_reg_43055_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_219_reg_42973_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_223_reg_43013_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_227_reg_43037_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_231_reg_43061_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_235_reg_43085_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_239_reg_43109_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_243_reg_43133_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_234_reg_43079_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_238_reg_43103_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_242_reg_43127_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_246_reg_43151_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_250_reg_43175_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_217_reg_42961_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_221_reg_43001_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_225_reg_43025_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_229_reg_43049_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_233_reg_43073_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_237_reg_43097_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_241_reg_43121_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_245_reg_43145_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_249_reg_43169_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_247_reg_43157_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_251_reg_43181_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_218_reg_42967_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_222_reg_43007_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_226_reg_43031_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_216_reg_42955_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_220_reg_42995_pp0_iter10_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_261_reg_43247_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_265_reg_43271_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_269_reg_43295_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_273_reg_43319_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_277_reg_43343_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_281_reg_43367_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_285_reg_43391_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_252_reg_43187_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_256_reg_43217_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_260_reg_43241_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_264_reg_43265_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_268_reg_43289_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_272_reg_43313_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_276_reg_43337_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_280_reg_43361_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_284_reg_43385_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_263_reg_43259_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_267_reg_43283_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_271_reg_43307_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_275_reg_43331_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_279_reg_43355_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_283_reg_43379_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_287_reg_43403_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_254_reg_43199_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_258_reg_43229_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_262_reg_43253_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_266_reg_43277_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_270_reg_43301_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_274_reg_43325_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_278_reg_43349_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_282_reg_43373_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_286_reg_43397_pp0_iter11_reg_reg[31]                          | 8      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_253_reg_43193_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_257_reg_43223_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_255_reg_43205_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_259_reg_43235_pp0_iter11_reg_reg[31]                          | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_2_reg_40745_pp0_iter7_reg_reg[31]                             | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_74_reg_42276_pp0_iter8_reg_reg[31]                            | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_118_reg_42325_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_122_reg_42349_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_126_reg_42373_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_1_reg_40734_pp0_iter7_reg_reg[31]                             | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_72_reg_42269_pp0_iter8_reg_reg[31]                            | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_117_reg_42319_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_121_reg_42343_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_125_reg_42367_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_reg_40723_pp0_iter7_reg_reg[31]                               | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_70_reg_42262_pp0_iter8_reg_reg[31]                            | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_21_reg_42984_pp0_iter9_reg_reg[4]                           | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_19_reg_42950_pp0_iter9_reg_reg[4]                           | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_17_reg_42718_pp0_iter9_reg_reg[4]                           | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_17_reg_42718_pp0_iter9_reg_reg[0]                           | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_15_reg_42486_pp0_iter9_reg_reg[4]                           | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_15_reg_42486_pp0_iter9_reg_reg[0]                           | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_13_reg_42106_pp0_iter9_reg_reg[4]                           | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_13_reg_42106_pp0_iter9_reg_reg[0]                           | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_11_reg_41580_pp0_iter9_reg_reg[4]                           | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_11_reg_41580_pp0_iter9_reg_reg[0]                           | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_8_reg_40944_pp0_iter9_reg_reg[4]                            | 10     | 4     | NO           | YES                | YES               | 4      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_8_reg_40944_pp0_iter9_reg_reg[0]                            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_reg_40514_pp0_iter9_reg_reg[4]                              | 10     | 5     | NO           | YES                | YES               | 5      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/trunc_ln262_21_reg_42984_pp0_iter9_reg_reg[0]                           | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]           | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]           | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]           | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]           | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]           | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]           | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]          | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[10].dividend_tmp_reg[11][31]         | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[11].dividend_tmp_reg[12][31]         | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[12].dividend_tmp_reg[13][31]         | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[13].dividend_tmp_reg[14][31]         | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[14].dividend_tmp_reg[15][31]         | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[15].dividend_tmp_reg[16][31]         | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[16].dividend_tmp_reg[17][31]         | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[17].dividend_tmp_reg[18][31]         | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[18].dividend_tmp_reg[19][31]         | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[19].dividend_tmp_reg[20][31]         | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[20].dividend_tmp_reg[21][31]         | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[21].dividend_tmp_reg[22][31]         | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[22].dividend_tmp_reg[23][31]         | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[23].dividend_tmp_reg[24][31]         | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[24].dividend_tmp_reg[25][31]         | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[25].dividend_tmp_reg[26][31]         | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[26].dividend_tmp_reg[27][31]         | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[27].dividend_tmp_reg[28][31]         | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[28].dividend_tmp_reg[29][31]         | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[29].dividend_tmp_reg[30][31]         | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[30].dividend_tmp_reg[31][31]         | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1152/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[31].sign_tmp_reg[32][1]              | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]           | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]           | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]           | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]           | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]           | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]           | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]          | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[10].dividend_tmp_reg[11][31]         | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[11].dividend_tmp_reg[12][31]         | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[12].dividend_tmp_reg[13][31]         | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[13].dividend_tmp_reg[14][31]         | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[14].dividend_tmp_reg[15][31]         | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[15].dividend_tmp_reg[16][31]         | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[16].dividend_tmp_reg[17][31]         | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[17].dividend_tmp_reg[18][31]         | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[18].dividend_tmp_reg[19][31]         | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[19].dividend_tmp_reg[20][31]         | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[20].dividend_tmp_reg[21][31]         | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[21].dividend_tmp_reg[22][31]         | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[22].dividend_tmp_reg[23][31]         | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[23].dividend_tmp_reg[24][31]         | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[24].dividend_tmp_reg[25][31]         | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[25].dividend_tmp_reg[26][31]         | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[26].dividend_tmp_reg[27][31]         | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[27].dividend_tmp_reg[28][31]         | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[28].dividend_tmp_reg[29][31]         | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[29].dividend_tmp_reg[30][31]         | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[30].dividend_tmp_reg[31][31]         | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|conv_engine | sdiv_32ns_32s_32_36_1_U1153/conv_engine_sdiv_32ns_32s_32_36_1_divider_u/loop[31].sign_tmp_reg[32][1]              | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|conv_engine | grp_conv_engine_Pipeline_OUT_COL_fu_3627/icmp_ln353_reg_676_pp0_iter17_reg_reg[0]                                 | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_POOL_OUT_COL_fu_3664/icmp_ln327_reg_1084_pp0_iter17_reg_reg[0]                           | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/trunc_ln170_reg_1251_pp0_iter74_reg_reg[4]       | 73     | 2     | NO           | YES                | YES               | 0      | 6       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/trunc_ln170_reg_1251_pp0_iter74_reg_reg[2]       | 73     | 3     | NO           | NO                 | YES               | 0      | 9       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/select_ln164_2_reg_1237_pp0_iter74_reg_reg[2]    | 73     | 3     | NO           | NO                 | YES               | 0      | 9       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/trunc_ln163_reg_1242_pp0_iter73_reg_reg[1]       | 72     | 2     | NO           | NO                 | YES               | 0      | 6       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/select_ln164_1_reg_1233_pp0_iter73_reg_reg[3]    | 72     | 4     | NO           | NO                 | YES               | 0      | 12      | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_WT_OC_LOAD_WT_IC_LOAD_WT_K_fu_3134/ap_loop_exit_ready_pp0_iter74_reg_reg            | 73     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/brmerge_reg_952_pp0_iter73_reg_reg[0]        | 71     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/icmp_ln181_reg_937_pp0_iter73_reg_reg[0]     | 71     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/add_ln192_reg_971_pp0_iter74_reg_reg[9]      | 73     | 6     | NO           | YES                | YES               | 0      | 18      | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/add_ln192_reg_971_pp0_iter74_reg_reg[3]      | 73     | 4     | NO           | NO                 | YES               | 0      | 12      | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/select_ln181_3_reg_941_pp0_iter74_reg_reg[1] | 73     | 2     | NO           | NO                 | YES               | 0      | 6       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/trunc_ln183_reg_956_pp0_iter74_reg_reg[1]    | 74     | 2     | NO           | NO                 | YES               | 0      | 6       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/trunc_ln190_reg_981_pp0_iter74_reg_reg[4]    | 73     | 4     | NO           | YES                | YES               | 0      | 12      | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/trunc_ln190_reg_981_pp0_iter74_reg_reg[0]    | 73     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|conv_engine | grp_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL_fu_3184/ap_loop_exit_ready_pp0_iter74_reg_reg        | 73     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_148_reg_42521_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_152_reg_42545_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_156_reg_42569_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_160_reg_42593_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_164_reg_42617_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_168_reg_42641_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_68_reg_42255_pp0_iter8_reg_reg[31]                            | 9      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_35_reg_41419_pp0_iter8_reg_reg[31]                            | 6      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/local_acc_3_reg_40756_pp0_iter7_reg_reg[31]                             | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_155_reg_42563_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_159_reg_42587_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | grp_conv_engine_Pipeline_COL_LOOP_fu_3221/mul_ln249_163_reg_42611_pp0_iter9_reg_reg[31]                           | 7      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|conv_engine | ap_CS_fsm_reg[108]                                                                                                | 71     | 1     | YES          | NO                 | YES               | 0      | 3       | 
|conv_engine | ap_CS_fsm_reg[35]                                                                                                 | 35     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[65] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__3     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[65] | 1      | 1          | 0      | 3       | 2      | 1      | 0      | 
|dsrl__5     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[62] | 289    | 289        | 0      | 578     | 289    | 0      | 0      | 
|dsrl__8     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__9     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__11    | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B)'    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN>>17+A*B')'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | (PCIN+A*B')'       | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A'*B'')' | 15     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A'*B'')'     | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A*B'')'      | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | (PCIN+A'*B'')'     | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB3                                                    | (PCIN>>17+A'*B')'  | 19     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB3                                                    | (PCIN>>17+A'*B')'  | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB5                                                    | (PCIN>>17+A*B)'    | 18     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB5                                                    | (PCIN>>17+A*B')'   | 18     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | (PCIN>>17+A''*B)'  | 30     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | (PCIN>>17+A*B'')'  | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | (PCIN>>17+A'*B')'  | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB4                                                    | (PCIN>>17+A*B')'   | 0      | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB0                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB1                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A'*B''          | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A'*B''          | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A'*B''          | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB2                       | C'+A'*B''          | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A'*B''          | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A'*B''          | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A'*B''          | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | C'+A'*B''          | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB3                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB4                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A'*B''           | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A'*B''           | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A'*B''           | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A'*B''           | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A'*B''           | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB5                       | C+A'*B''           | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | C+(A'*B'')'        | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB7                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C+(A'*B'')'        | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C+(A'*B'')'        | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 32     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C'+(A'*B'')'       | 30     | 18     | 48     | -      | 33     | 1    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C+(A'*B'')'        | 30     | 18     | 48     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine                                                          | C+(A'*B'')'        | 30     | 18     | 48     | -      | 33     | 1    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB9                       | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A*B'')')'        | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A*B'')')'        | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A*B'')')'        | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A*B'')')'        | 30     | 18     | -      | -      | 32     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B''           | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B''           | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B''           | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | C'+A*B''           | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine                                                          | C'+A*B''           | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine                                                          | C'+A*B''           | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A'*B'')')'       | 30     | 18     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+A*B''           | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | ((A''*B'')')'      | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 32     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | (C+(A*B'')')'      | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 1    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+A*B''            | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+(A*B'')'        | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C'+A*B''           | 30     | 18     | 48     | -      | 33     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 32     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_COL_LOOP__GB11                      | C+(A*B'')'         | 30     | 18     | 48     | -      | 33     | 0    | 2    | 0    | -    | -     | 1    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | PCIN>>17+A''*B     | 30     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | PCIN>>17+A''*B     | 30     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | PCIN>>17+A''*B     | 30     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_FINALIZE_COL                        | PCIN>>17+A''*B     | 30     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17+A*B'')'  | 14     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | (PCIN>>17+A*B'')'  | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A''*B              | 17     | 14     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A''*B              | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A*B''              | 17     | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | PCIN>>17+A*B''     | 0      | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | PCIN>>17+A*B''     | 0      | 15     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine_conv_engine_Pipeline_LOAD_KROWS_LOAD_ROW_IC_LOAD_ROW_COL | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | A''*B              | 17     | 11     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | A'*B'              | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB4                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A'*B'              | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B       | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB5                                                    | A*B                | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB5                                                    | A'*B               | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN>>17+A'*B'     | 15     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN>>17+A'*B'     | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A''*B'             | 17     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B')'           | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB3                                                    | A'*B'              | 19     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB3                                                    | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B)'            | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN>>17+A*B'      | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B)'            | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN>>17+A*B'      | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B)'            | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN>>17+A*B'      | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | (A'*B)'            | 17     | 11     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN+A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine__GCB0                                                    | PCIN>>17+A*B'      | 0      | 18     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A'*B''             | 17     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A'*B''        | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B)'           | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B')'          | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A'*B''             | 17     | 18     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A'*B''        | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A'*B''             | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B)'           | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B)'           | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B)'           | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B)'           | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | (A''*B)'           | 17     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|conv_engine                                                          | A*B''              | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN+A*B''         | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | A*B''              | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|conv_engine                                                          | PCIN>>17+A*B''     | 0      | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  3500|
|2     |DSP_ALU         |   534|
|4     |DSP_A_B_DATA    |   534|
|15    |DSP_C_DATA      |   534|
|17    |DSP_MULTIPLIER  |   534|
|18    |DSP_M_DATA      |   534|
|20    |DSP_OUTPUT      |   534|
|22    |DSP_PREADD      |   534|
|23    |DSP_PREADD_DATA |   534|
|24    |LUT1            |   820|
|25    |LUT2            | 13741|
|26    |LUT3            |  5474|
|27    |LUT4            |  5104|
|28    |LUT5            |  7176|
|29    |LUT6            | 17918|
|30    |MUXF7           |   951|
|31    |MUXF8           |    82|
|32    |RAM16X1D        |   576|
|33    |RAMB18E2        |    31|
|36    |RAMB36E2        |    18|
|39    |SRL16E          |  8540|
|40    |SRLC32E         |  1854|
|41    |FDRE            | 42770|
|42    |FDSE            |   397|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:02:20 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 1450 ; free virtual = 60140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 997 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:42 ; elapsed = 00:02:12 . Memory (MB): peak = 4573.055 ; gain = 1590.324 ; free physical = 11045 ; free virtual = 69739
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:02:23 . Memory (MB): peak = 4573.055 ; gain = 2071.207 ; free physical = 11059 ; free virtual = 69729
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4573.055 ; gain = 0.000 ; free physical = 10938 ; free virtual = 69611
INFO: [Netlist 29-17] Analyzing 5643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][0]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][100]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][100]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][101]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][101]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][102]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][102]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][103]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][103]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][104]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][104]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][105]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][105]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][106]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][106]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][107]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][107]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][108]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][108]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][109]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][109]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][10]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][110]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][110]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][111]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][111]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][112]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][112]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][113]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][113]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][114]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][114]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][115]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][115]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][116]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][116]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][117]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][117]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][118]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][118]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][119]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][119]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][11]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][120]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][120]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][121]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][121]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][122]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][122]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][123]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][123]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][124]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][124]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][125]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][125]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][126]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][126]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][127]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][127]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][128]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][128]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][129]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][129]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][12]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][130]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][130]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][131]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][131]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][132]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][132]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][133]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][133]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][134]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][134]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][135]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][135]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][136]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][136]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][137]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][137]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][138]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][138]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][139]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][139]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][13]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][140]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][140]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][141]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][141]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][142]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][142]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][143]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][143]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][144]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][144]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][145]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][145]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][146]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][146]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][147]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][147]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][148]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][148]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][149]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][149]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][14]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][150]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][150]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][151]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][151]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][152]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][152]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][153]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][153]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][154]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][154]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][155]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][155]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][156]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][156]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][157]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][157]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][158]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][158]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][159]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][159]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][15]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][160]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][160]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][161]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][161]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][162]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][162]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][163]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][163]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][164]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][164]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][165]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][165]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][166]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][166]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][167]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][167]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][168]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][168]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][169]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][169]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][16]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][170]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][170]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][171]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][171]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][172]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][172]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][173]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][173]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][174]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][174]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][175]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][175]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][176]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][176]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][177]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][177]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][178]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][178]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][179]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][179]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][17]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][180]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][180]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][181]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][181]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][182]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][182]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][183]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][183]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][184]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][184]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][185]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][185]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][186]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][186]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][187]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][187]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][188]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][188]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][189]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][189]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_mux. inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[62][18]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Common 17-14] Message 'Constraints 18-8706' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4573.055 ; gain = 0.000 ; free physical = 11177 ; free virtual = 69885
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1110 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 534 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 576 instances

Synth Design complete | Checksum: 3762530a
INFO: [Common 17-83] Releasing license: Synthesis
828 Infos, 401 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:02:38 . Memory (MB): peak = 4573.055 ; gain = 3026.477 ; free physical = 11307 ; free virtual = 70030
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 10052.845; main = 3617.341; forked = 7526.874
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 18374.547; main = 4573.059; forked = 14801.617
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4573.055 ; gain = 0.000 ; free physical = 11305 ; free virtual = 70045
INFO: [Common 17-1381] The checkpoint '/home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/design_1_conv_engine_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv_engine_0_0, cache-ID = 1cc51b08270fea20
INFO: [Coretcl 2-1174] Renamed 183 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4573.055 ; gain = 0.000 ; free physical = 11543 ; free virtual = 70399
INFO: [Common 17-1381] The checkpoint '/home/researchadmin/ConvBlock/ConvBlock.runs/design_1_conv_engine_0_0_synth_1/design_1_conv_engine_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_conv_engine_0_0_utilization_synth.rpt -pb design_1_conv_engine_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 12:27:39 2026...
