verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/MulAdd.v"
verilog work "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_3/rom11.v"
verilog work "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_2/rom10.v"
verilog work "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_13/TrueDualPortBram256.v"
verilog work "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_1/rom01.v"
verilog work "d:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/ip/blk_mem_gen_v7_3_0/rom00.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/New_ALU.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/Inst_Mem11.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/Inst_Mem10.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/Inst_Mem01.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/inst_mem00.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/data_mem.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/ALU.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE11.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE10.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE01.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/PE00.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/torus2x2.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/BramIF.v"
verilog work "D:/minibench/scgra/cgra2x2_verify/cgra2x2_verify.srcs/sources_1/new/cgra2x2.v"
