@line:1597  Cycle @3.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00000 | ongoing: 0
@line:1662  Cycle @4.00: [d]	raw: 0x000007b7  | addr: 0x00000 |
@line:1807  Cycle @4.00: [d]	u.lui.0110111    | rd: x15      |               |               |imm: 0x0
@line:1597  Cycle @4.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00004 | ongoing: 1
@line:808   Cycle @5.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:810   Cycle @5.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @5.00: [e]	pc: 0x00000000   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @5.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:937   Cycle @5.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1175  Cycle @5.00: [e]	own x15          |
@line:1662  Cycle @5.00: [d]	raw: 0x0b878793  | addr: 0x00004 |
@line:2037  Cycle @5.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0xb8
@line:59    Cycle @5.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @5.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00008 | ongoing: 1
@line:808   Cycle @6.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:810   Cycle @6.00: [e]	exe_bypass.reg: x15 | .data: 00000000
@line:925   Cycle @6.00: [e]	pc: 0x00000004   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @6.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 000000b8 | result: 000000b8
@line:937   Cycle @6.00: [e]	0x00000001       |a.a:00000000  |a.b:000000b8   | res: 000000b8 |
@line:1175  Cycle @6.00: [e]	own x15          |
@line:1662  Cycle @6.00: [d]	raw: 0x19078693  | addr: 0x00008 |
@line:2037  Cycle @6.00: [d]	i.addi.0010011   | rd: x13      | rs1: x15      |               |imm: 0x190
@line:59    Cycle @6.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00008000
@line:1597  Cycle @6.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0000c | ongoing: 1
@line:86    Cycle @7.00: [w]	writeback        | x15          | 0x00000000
@line:808   Cycle @7.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:810   Cycle @7.00: [e]	exe_bypass.reg: x15 | .data: 000000b8
@line:925   Cycle @7.00: [e]	pc: 0x00000008   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @7.00: [e]	0x00000001       | a: 000000b8  | b: 00000000   | imm: 00000190 | result: 00000248
@line:937   Cycle @7.00: [e]	0x00000001       |a.a:000000b8  |a.b:00000190   | res: 00000248 |
@line:1175  Cycle @7.00: [e]	own x13          |
@line:1662  Cycle @7.00: [d]	raw: 0x00000513  | addr: 0x0000c |
@line:2037  Cycle @7.00: [d]	i.addi.0010011   | rd: x10      | rs1: x00      |               |imm: 0x0
@line:59    Cycle @7.00: [W1]	ownning: 13      | releasing: 15| reg_onwrite[0]: 00000000
@line:1597  Cycle @7.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00010 | ongoing: 1
@line:86    Cycle @8.00: [w]	writeback        | x15          | 0x000000b8
@line:808   Cycle @8.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:810   Cycle @8.00: [e]	exe_bypass.reg: x13 | .data: 00000248
@line:925   Cycle @8.00: [e]	pc: 0x0000000c   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @8.00: [e]	0x00000001       | a: 00000000  | b: 00000000   | imm: 00000000 | result: 00000000
@line:937   Cycle @8.00: [e]	0x00000001       |a.a:00000000  |a.b:00000000   | res: 00000000 |
@line:1175  Cycle @8.00: [e]	own x10          |
@line:1662  Cycle @8.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @8.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @8.00: [W1]	ownning: 10      | releasing: 15| reg_onwrite[0]: 0000a000
@line:1597  Cycle @8.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:86    Cycle @9.00: [w]	writeback        | x13          | 0x00000248
@line:808   Cycle @9.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:810   Cycle @9.00: [e]	exe_bypass.reg: x10 | .data: 00000000
@line:925   Cycle @9.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @9.00: [e]	0x00000001       | a: 000000b8  | b: 00000000   | imm: 00000000 | result: 000000b8
@line:937   Cycle @9.00: [e]	0x00000001       |a.a:000000b8  |a.b:00000000   | res: 000000b8 |
@line:1116  Cycle @9.00: [e]	mem-read         | addr: 0x000b8| line: 0x00000 |
@line:1175  Cycle @9.00: [e]	own x14          |
@line:1662  Cycle @9.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @9.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @9.00: [W1]	ownning: 14      | releasing: 13| reg_onwrite[0]: 00002400
@line:1597  Cycle @9.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:86    Cycle @10.00: [w]	writeback        | x10          | 0x00000000
@line:808   Cycle @10.00: [e]	mem_bypass.reg: x00 | .data: 00000000
@line:810   Cycle @10.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @10.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @10.00: [e]	0x00000001       | a: 000000b8  | b: 00000000   | imm: 00000004 | result: 000000bc
@line:937   Cycle @10.00: [e]	0x00000001       |a.a:000000b8  |a.b:00000004   | res: 000000bc |
@line:1175  Cycle @10.00: [e]	own x15          |
@line:1220  Cycle @10.00: [m]	mem.rdata        | 0x255c
@line:1229  Cycle @10.00: [m]	mem.bypass       | x14 = 0x255c
@line:1662  Cycle @10.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @10.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @10.00: [W1]	ownning: 15      | releasing: 10| reg_onwrite[0]: 00004400
@line:1597  Cycle @10.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @11.00: [w]	writeback        | x14          | 0x0000255c
@line:808   Cycle @11.00: [e]	mem_bypass.reg: x14 | .data: 0000255c
@line:810   Cycle @11.00: [e]	exe_bypass.reg: x15 | .data: 000000bc
@line:925   Cycle @11.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @11.00: [e]	0x00000001       | a: 00000000  | b: 0000255c   | imm: 00000000 | result: 0000255c
@line:937   Cycle @11.00: [e]	0x00000001       |a.a:00000000  |a.b:0000255c   | res: 0000255c |
@line:1175  Cycle @11.00: [e]	own x10          |
@line:1662  Cycle @11.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @11.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @11.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @11.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @12.00: [w]	writeback        | x15          | 0x000000bc
@line:173   Cycle @12.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @12.00: [e]	mem_bypass.reg: x00 | .data: 0000255c
@line:810   Cycle @12.00: [e]	exe_bypass.reg: x10 | .data: 0000255c
@line:925   Cycle @12.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @12.00: [e]	0x00000001       | a: 000000bc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @12.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @12.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @12.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @12.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @13.00: [w]	writeback        | x10          | 0x0000255c
@line:1662  Cycle @13.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @13.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @13.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @13.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @14.00: [e]	mem_bypass.reg: x00 | .data: 0000255c
@line:810   Cycle @14.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @14.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @14.00: [e]	0x00000001       | a: 000000bc  | b: 00000000   | imm: 00000000 | result: 000000bc
@line:937   Cycle @14.00: [e]	0x00000001       |a.a:000000bc  |a.b:00000000   | res: 000000bc |
@line:1116  Cycle @14.00: [e]	mem-read         | addr: 0x000bc| line: 0x00001 |
@line:1175  Cycle @14.00: [e]	own x14          |
@line:1662  Cycle @14.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @14.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @14.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @14.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @15.00: [e]	mem_bypass.reg: x00 | .data: 0000255c
@line:810   Cycle @15.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @15.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @15.00: [e]	0x00000001       | a: 000000bc  | b: 00000000   | imm: 00000004 | result: 000000c0
@line:937   Cycle @15.00: [e]	0x00000001       |a.a:000000bc  |a.b:00000004   | res: 000000c0 |
@line:1175  Cycle @15.00: [e]	own x15          |
@line:1220  Cycle @15.00: [m]	mem.rdata        | 0x41b
@line:1229  Cycle @15.00: [m]	mem.bypass       | x14 = 0x41b
@line:1662  Cycle @15.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @15.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @15.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @15.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @16.00: [w]	writeback        | x14          | 0x0000041b
@line:808   Cycle @16.00: [e]	mem_bypass.reg: x14 | .data: 0000041b
@line:810   Cycle @16.00: [e]	exe_bypass.reg: x15 | .data: 000000c0
@line:925   Cycle @16.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @16.00: [e]	0x00000001       | a: 0000255c  | b: 0000041b   | imm: 00000000 | result: 00002977
@line:937   Cycle @16.00: [e]	0x00000001       |a.a:0000255c  |a.b:0000041b   | res: 00002977 |
@line:1175  Cycle @16.00: [e]	own x10          |
@line:1662  Cycle @16.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @16.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @16.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @16.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @17.00: [w]	writeback        | x15          | 0x000000c0
@line:173   Cycle @17.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @17.00: [e]	mem_bypass.reg: x00 | .data: 0000041b
@line:810   Cycle @17.00: [e]	exe_bypass.reg: x10 | .data: 00002977
@line:925   Cycle @17.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @17.00: [e]	0x00000001       | a: 000000c0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @17.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @17.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @17.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @17.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @18.00: [w]	writeback        | x10          | 0x00002977
@line:1662  Cycle @18.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @18.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @18.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @18.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @19.00: [e]	mem_bypass.reg: x00 | .data: 0000041b
@line:810   Cycle @19.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @19.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @19.00: [e]	0x00000001       | a: 000000c0  | b: 00000000   | imm: 00000000 | result: 000000c0
@line:937   Cycle @19.00: [e]	0x00000001       |a.a:000000c0  |a.b:00000000   | res: 000000c0 |
@line:1116  Cycle @19.00: [e]	mem-read         | addr: 0x000c0| line: 0x00002 |
@line:1175  Cycle @19.00: [e]	own x14          |
@line:1662  Cycle @19.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @19.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @19.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @19.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @20.00: [e]	mem_bypass.reg: x00 | .data: 0000041b
@line:810   Cycle @20.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @20.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @20.00: [e]	0x00000001       | a: 000000c0  | b: 00000000   | imm: 00000004 | result: 000000c4
@line:937   Cycle @20.00: [e]	0x00000001       |a.a:000000c0  |a.b:00000004   | res: 000000c4 |
@line:1175  Cycle @20.00: [e]	own x15          |
@line:1220  Cycle @20.00: [m]	mem.rdata        | 0x2107
@line:1229  Cycle @20.00: [m]	mem.bypass       | x14 = 0x2107
@line:1662  Cycle @20.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @20.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @20.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @20.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @21.00: [w]	writeback        | x14          | 0x00002107
@line:808   Cycle @21.00: [e]	mem_bypass.reg: x14 | .data: 00002107
@line:810   Cycle @21.00: [e]	exe_bypass.reg: x15 | .data: 000000c4
@line:925   Cycle @21.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @21.00: [e]	0x00000001       | a: 00002977  | b: 00002107   | imm: 00000000 | result: 00004a7e
@line:937   Cycle @21.00: [e]	0x00000001       |a.a:00002977  |a.b:00002107   | res: 00004a7e |
@line:1175  Cycle @21.00: [e]	own x10          |
@line:1662  Cycle @21.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @21.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @21.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @21.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @22.00: [w]	writeback        | x15          | 0x000000c4
@line:173   Cycle @22.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @22.00: [e]	mem_bypass.reg: x00 | .data: 00002107
@line:810   Cycle @22.00: [e]	exe_bypass.reg: x10 | .data: 00004a7e
@line:925   Cycle @22.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @22.00: [e]	0x00000001       | a: 000000c4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @22.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @22.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @22.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @22.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @23.00: [w]	writeback        | x10          | 0x00004a7e
@line:1662  Cycle @23.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @23.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @23.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @23.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @24.00: [e]	mem_bypass.reg: x00 | .data: 00002107
@line:810   Cycle @24.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @24.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @24.00: [e]	0x00000001       | a: 000000c4  | b: 00000000   | imm: 00000000 | result: 000000c4
@line:937   Cycle @24.00: [e]	0x00000001       |a.a:000000c4  |a.b:00000000   | res: 000000c4 |
@line:1116  Cycle @24.00: [e]	mem-read         | addr: 0x000c4| line: 0x00003 |
@line:1175  Cycle @24.00: [e]	own x14          |
@line:1662  Cycle @24.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @24.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @24.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @24.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @25.00: [e]	mem_bypass.reg: x00 | .data: 00002107
@line:810   Cycle @25.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @25.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @25.00: [e]	0x00000001       | a: 000000c4  | b: 00000000   | imm: 00000004 | result: 000000c8
@line:937   Cycle @25.00: [e]	0x00000001       |a.a:000000c4  |a.b:00000004   | res: 000000c8 |
@line:1175  Cycle @25.00: [e]	own x15          |
@line:1220  Cycle @25.00: [m]	mem.rdata        | 0x2380
@line:1229  Cycle @25.00: [m]	mem.bypass       | x14 = 0x2380
@line:1662  Cycle @25.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @25.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @25.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @25.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @26.00: [w]	writeback        | x14          | 0x00002380
@line:808   Cycle @26.00: [e]	mem_bypass.reg: x14 | .data: 00002380
@line:810   Cycle @26.00: [e]	exe_bypass.reg: x15 | .data: 000000c8
@line:925   Cycle @26.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @26.00: [e]	0x00000001       | a: 00004a7e  | b: 00002380   | imm: 00000000 | result: 00006dfe
@line:937   Cycle @26.00: [e]	0x00000001       |a.a:00004a7e  |a.b:00002380   | res: 00006dfe |
@line:1175  Cycle @26.00: [e]	own x10          |
@line:1662  Cycle @26.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @26.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @26.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @26.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @27.00: [w]	writeback        | x15          | 0x000000c8
@line:173   Cycle @27.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @27.00: [e]	mem_bypass.reg: x00 | .data: 00002380
@line:810   Cycle @27.00: [e]	exe_bypass.reg: x10 | .data: 00006dfe
@line:925   Cycle @27.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @27.00: [e]	0x00000001       | a: 000000c8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @27.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @27.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @27.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @27.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @28.00: [w]	writeback        | x10          | 0x00006dfe
@line:1662  Cycle @28.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @28.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @28.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @28.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @29.00: [e]	mem_bypass.reg: x00 | .data: 00002380
@line:810   Cycle @29.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @29.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @29.00: [e]	0x00000001       | a: 000000c8  | b: 00000000   | imm: 00000000 | result: 000000c8
@line:937   Cycle @29.00: [e]	0x00000001       |a.a:000000c8  |a.b:00000000   | res: 000000c8 |
@line:1116  Cycle @29.00: [e]	mem-read         | addr: 0x000c8| line: 0x00004 |
@line:1175  Cycle @29.00: [e]	own x14          |
@line:1662  Cycle @29.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @29.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @29.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @29.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @30.00: [e]	mem_bypass.reg: x00 | .data: 00002380
@line:810   Cycle @30.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @30.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @30.00: [e]	0x00000001       | a: 000000c8  | b: 00000000   | imm: 00000004 | result: 000000cc
@line:937   Cycle @30.00: [e]	0x00000001       |a.a:000000c8  |a.b:00000004   | res: 000000cc |
@line:1175  Cycle @30.00: [e]	own x15          |
@line:1220  Cycle @30.00: [m]	mem.rdata        | 0xc1c
@line:1229  Cycle @30.00: [m]	mem.bypass       | x14 = 0xc1c
@line:1662  Cycle @30.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @30.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @30.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @30.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @31.00: [w]	writeback        | x14          | 0x00000c1c
@line:808   Cycle @31.00: [e]	mem_bypass.reg: x14 | .data: 00000c1c
@line:810   Cycle @31.00: [e]	exe_bypass.reg: x15 | .data: 000000cc
@line:925   Cycle @31.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @31.00: [e]	0x00000001       | a: 00006dfe  | b: 00000c1c   | imm: 00000000 | result: 00007a1a
@line:937   Cycle @31.00: [e]	0x00000001       |a.a:00006dfe  |a.b:00000c1c   | res: 00007a1a |
@line:1175  Cycle @31.00: [e]	own x10          |
@line:1662  Cycle @31.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @31.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @31.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @31.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @32.00: [w]	writeback        | x15          | 0x000000cc
@line:173   Cycle @32.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @32.00: [e]	mem_bypass.reg: x00 | .data: 00000c1c
@line:810   Cycle @32.00: [e]	exe_bypass.reg: x10 | .data: 00007a1a
@line:925   Cycle @32.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @32.00: [e]	0x00000001       | a: 000000cc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @32.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @32.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @32.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @32.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @33.00: [w]	writeback        | x10          | 0x00007a1a
@line:1662  Cycle @33.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @33.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @33.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @33.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @34.00: [e]	mem_bypass.reg: x00 | .data: 00000c1c
@line:810   Cycle @34.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @34.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @34.00: [e]	0x00000001       | a: 000000cc  | b: 00000000   | imm: 00000000 | result: 000000cc
@line:937   Cycle @34.00: [e]	0x00000001       |a.a:000000cc  |a.b:00000000   | res: 000000cc |
@line:1116  Cycle @34.00: [e]	mem-read         | addr: 0x000cc| line: 0x00005 |
@line:1175  Cycle @34.00: [e]	own x14          |
@line:1662  Cycle @34.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @34.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @34.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @34.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @35.00: [e]	mem_bypass.reg: x00 | .data: 00000c1c
@line:810   Cycle @35.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @35.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @35.00: [e]	0x00000001       | a: 000000cc  | b: 00000000   | imm: 00000004 | result: 000000d0
@line:937   Cycle @35.00: [e]	0x00000001       |a.a:000000cc  |a.b:00000004   | res: 000000d0 |
@line:1175  Cycle @35.00: [e]	own x15          |
@line:1220  Cycle @35.00: [m]	mem.rdata        | 0x1440
@line:1229  Cycle @35.00: [m]	mem.bypass       | x14 = 0x1440
@line:1662  Cycle @35.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @35.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @35.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @35.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @36.00: [w]	writeback        | x14          | 0x00001440
@line:808   Cycle @36.00: [e]	mem_bypass.reg: x14 | .data: 00001440
@line:810   Cycle @36.00: [e]	exe_bypass.reg: x15 | .data: 000000d0
@line:925   Cycle @36.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @36.00: [e]	0x00000001       | a: 00007a1a  | b: 00001440   | imm: 00000000 | result: 00008e5a
@line:937   Cycle @36.00: [e]	0x00000001       |a.a:00007a1a  |a.b:00001440   | res: 00008e5a |
@line:1175  Cycle @36.00: [e]	own x10          |
@line:1662  Cycle @36.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @36.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @36.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @36.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @37.00: [w]	writeback        | x15          | 0x000000d0
@line:173   Cycle @37.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @37.00: [e]	mem_bypass.reg: x00 | .data: 00001440
@line:810   Cycle @37.00: [e]	exe_bypass.reg: x10 | .data: 00008e5a
@line:925   Cycle @37.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @37.00: [e]	0x00000001       | a: 000000d0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @37.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @37.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @37.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @37.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @38.00: [w]	writeback        | x10          | 0x00008e5a
@line:1662  Cycle @38.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @38.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @38.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @38.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @39.00: [e]	mem_bypass.reg: x00 | .data: 00001440
@line:810   Cycle @39.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @39.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @39.00: [e]	0x00000001       | a: 000000d0  | b: 00000000   | imm: 00000000 | result: 000000d0
@line:937   Cycle @39.00: [e]	0x00000001       |a.a:000000d0  |a.b:00000000   | res: 000000d0 |
@line:1116  Cycle @39.00: [e]	mem-read         | addr: 0x000d0| line: 0x00006 |
@line:1175  Cycle @39.00: [e]	own x14          |
@line:1662  Cycle @39.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @39.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @39.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @39.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @40.00: [e]	mem_bypass.reg: x00 | .data: 00001440
@line:810   Cycle @40.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @40.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @40.00: [e]	0x00000001       | a: 000000d0  | b: 00000000   | imm: 00000004 | result: 000000d4
@line:937   Cycle @40.00: [e]	0x00000001       |a.a:000000d0  |a.b:00000004   | res: 000000d4 |
@line:1175  Cycle @40.00: [e]	own x15          |
@line:1220  Cycle @40.00: [m]	mem.rdata        | 0x28aa
@line:1229  Cycle @40.00: [m]	mem.bypass       | x14 = 0x28aa
@line:1662  Cycle @40.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @40.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @40.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @40.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @41.00: [w]	writeback        | x14          | 0x000028aa
@line:808   Cycle @41.00: [e]	mem_bypass.reg: x14 | .data: 000028aa
@line:810   Cycle @41.00: [e]	exe_bypass.reg: x15 | .data: 000000d4
@line:925   Cycle @41.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @41.00: [e]	0x00000001       | a: 00008e5a  | b: 000028aa   | imm: 00000000 | result: 0000b704
@line:937   Cycle @41.00: [e]	0x00000001       |a.a:00008e5a  |a.b:000028aa   | res: 0000b704 |
@line:1175  Cycle @41.00: [e]	own x10          |
@line:1662  Cycle @41.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @41.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @41.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @41.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @42.00: [w]	writeback        | x15          | 0x000000d4
@line:173   Cycle @42.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @42.00: [e]	mem_bypass.reg: x00 | .data: 000028aa
@line:810   Cycle @42.00: [e]	exe_bypass.reg: x10 | .data: 0000b704
@line:925   Cycle @42.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @42.00: [e]	0x00000001       | a: 000000d4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @42.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @42.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @42.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @42.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @43.00: [w]	writeback        | x10          | 0x0000b704
@line:1662  Cycle @43.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @43.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @43.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @43.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @44.00: [e]	mem_bypass.reg: x00 | .data: 000028aa
@line:810   Cycle @44.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @44.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @44.00: [e]	0x00000001       | a: 000000d4  | b: 00000000   | imm: 00000000 | result: 000000d4
@line:937   Cycle @44.00: [e]	0x00000001       |a.a:000000d4  |a.b:00000000   | res: 000000d4 |
@line:1116  Cycle @44.00: [e]	mem-read         | addr: 0x000d4| line: 0x00007 |
@line:1175  Cycle @44.00: [e]	own x14          |
@line:1662  Cycle @44.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @44.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @44.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @44.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @45.00: [e]	mem_bypass.reg: x00 | .data: 000028aa
@line:810   Cycle @45.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @45.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @45.00: [e]	0x00000001       | a: 000000d4  | b: 00000000   | imm: 00000004 | result: 000000d8
@line:937   Cycle @45.00: [e]	0x00000001       |a.a:000000d4  |a.b:00000004   | res: 000000d8 |
@line:1175  Cycle @45.00: [e]	own x15          |
@line:1220  Cycle @45.00: [m]	mem.rdata        | 0x2dc1
@line:1229  Cycle @45.00: [m]	mem.bypass       | x14 = 0x2dc1
@line:1662  Cycle @45.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @45.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @45.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @45.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @46.00: [w]	writeback        | x14          | 0x00002dc1
@line:808   Cycle @46.00: [e]	mem_bypass.reg: x14 | .data: 00002dc1
@line:810   Cycle @46.00: [e]	exe_bypass.reg: x15 | .data: 000000d8
@line:925   Cycle @46.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @46.00: [e]	0x00000001       | a: 0000b704  | b: 00002dc1   | imm: 00000000 | result: 0000e4c5
@line:937   Cycle @46.00: [e]	0x00000001       |a.a:0000b704  |a.b:00002dc1   | res: 0000e4c5 |
@line:1175  Cycle @46.00: [e]	own x10          |
@line:1662  Cycle @46.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @46.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @46.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @46.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @47.00: [w]	writeback        | x15          | 0x000000d8
@line:173   Cycle @47.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @47.00: [e]	mem_bypass.reg: x00 | .data: 00002dc1
@line:810   Cycle @47.00: [e]	exe_bypass.reg: x10 | .data: 0000e4c5
@line:925   Cycle @47.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @47.00: [e]	0x00000001       | a: 000000d8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @47.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @47.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @47.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @47.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @48.00: [w]	writeback        | x10          | 0x0000e4c5
@line:1662  Cycle @48.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @48.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @48.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @48.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @49.00: [e]	mem_bypass.reg: x00 | .data: 00002dc1
@line:810   Cycle @49.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @49.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @49.00: [e]	0x00000001       | a: 000000d8  | b: 00000000   | imm: 00000000 | result: 000000d8
@line:937   Cycle @49.00: [e]	0x00000001       |a.a:000000d8  |a.b:00000000   | res: 000000d8 |
@line:1116  Cycle @49.00: [e]	mem-read         | addr: 0x000d8| line: 0x00008 |
@line:1175  Cycle @49.00: [e]	own x14          |
@line:1662  Cycle @49.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @49.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @49.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @49.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @50.00: [e]	mem_bypass.reg: x00 | .data: 00002dc1
@line:810   Cycle @50.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @50.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @50.00: [e]	0x00000001       | a: 000000d8  | b: 00000000   | imm: 00000004 | result: 000000dc
@line:937   Cycle @50.00: [e]	0x00000001       |a.a:000000d8  |a.b:00000004   | res: 000000dc |
@line:1175  Cycle @50.00: [e]	own x15          |
@line:1220  Cycle @50.00: [m]	mem.rdata        | 0x2723
@line:1229  Cycle @50.00: [m]	mem.bypass       | x14 = 0x2723
@line:1662  Cycle @50.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @50.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @50.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @50.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @51.00: [w]	writeback        | x14          | 0x00002723
@line:808   Cycle @51.00: [e]	mem_bypass.reg: x14 | .data: 00002723
@line:810   Cycle @51.00: [e]	exe_bypass.reg: x15 | .data: 000000dc
@line:925   Cycle @51.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @51.00: [e]	0x00000001       | a: 0000e4c5  | b: 00002723   | imm: 00000000 | result: 00010be8
@line:937   Cycle @51.00: [e]	0x00000001       |a.a:0000e4c5  |a.b:00002723   | res: 00010be8 |
@line:1175  Cycle @51.00: [e]	own x10          |
@line:1662  Cycle @51.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @51.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @51.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @51.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @52.00: [w]	writeback        | x15          | 0x000000dc
@line:173   Cycle @52.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @52.00: [e]	mem_bypass.reg: x00 | .data: 00002723
@line:810   Cycle @52.00: [e]	exe_bypass.reg: x10 | .data: 00010be8
@line:925   Cycle @52.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @52.00: [e]	0x00000001       | a: 000000dc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @52.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @52.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @52.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @52.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @53.00: [w]	writeback        | x10          | 0x00010be8
@line:1662  Cycle @53.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @53.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @53.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @53.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @54.00: [e]	mem_bypass.reg: x00 | .data: 00002723
@line:810   Cycle @54.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @54.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @54.00: [e]	0x00000001       | a: 000000dc  | b: 00000000   | imm: 00000000 | result: 000000dc
@line:937   Cycle @54.00: [e]	0x00000001       |a.a:000000dc  |a.b:00000000   | res: 000000dc |
@line:1116  Cycle @54.00: [e]	mem-read         | addr: 0x000dc| line: 0x00009 |
@line:1175  Cycle @54.00: [e]	own x14          |
@line:1662  Cycle @54.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @54.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @54.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @54.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @55.00: [e]	mem_bypass.reg: x00 | .data: 00002723
@line:810   Cycle @55.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @55.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @55.00: [e]	0x00000001       | a: 000000dc  | b: 00000000   | imm: 00000004 | result: 000000e0
@line:937   Cycle @55.00: [e]	0x00000001       |a.a:000000dc  |a.b:00000004   | res: 000000e0 |
@line:1175  Cycle @55.00: [e]	own x15          |
@line:1220  Cycle @55.00: [m]	mem.rdata        | 0x1492
@line:1229  Cycle @55.00: [m]	mem.bypass       | x14 = 0x1492
@line:1662  Cycle @55.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @55.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @55.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @55.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @56.00: [w]	writeback        | x14          | 0x00001492
@line:808   Cycle @56.00: [e]	mem_bypass.reg: x14 | .data: 00001492
@line:810   Cycle @56.00: [e]	exe_bypass.reg: x15 | .data: 000000e0
@line:925   Cycle @56.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @56.00: [e]	0x00000001       | a: 00010be8  | b: 00001492   | imm: 00000000 | result: 0001207a
@line:937   Cycle @56.00: [e]	0x00000001       |a.a:00010be8  |a.b:00001492   | res: 0001207a |
@line:1175  Cycle @56.00: [e]	own x10          |
@line:1662  Cycle @56.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @56.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @56.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @56.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @57.00: [w]	writeback        | x15          | 0x000000e0
@line:173   Cycle @57.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @57.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:810   Cycle @57.00: [e]	exe_bypass.reg: x10 | .data: 0001207a
@line:925   Cycle @57.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @57.00: [e]	0x00000001       | a: 000000e0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @57.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @57.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @57.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @57.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @58.00: [w]	writeback        | x10          | 0x0001207a
@line:1662  Cycle @58.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @58.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @58.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @58.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @59.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:810   Cycle @59.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @59.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @59.00: [e]	0x00000001       | a: 000000e0  | b: 00000000   | imm: 00000000 | result: 000000e0
@line:937   Cycle @59.00: [e]	0x00000001       |a.a:000000e0  |a.b:00000000   | res: 000000e0 |
@line:1116  Cycle @59.00: [e]	mem-read         | addr: 0x000e0| line: 0x0000a |
@line:1175  Cycle @59.00: [e]	own x14          |
@line:1662  Cycle @59.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @59.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @59.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @59.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @60.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:810   Cycle @60.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @60.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @60.00: [e]	0x00000001       | a: 000000e0  | b: 00000000   | imm: 00000004 | result: 000000e4
@line:937   Cycle @60.00: [e]	0x00000001       |a.a:000000e0  |a.b:00000004   | res: 000000e4 |
@line:1175  Cycle @60.00: [e]	own x15          |
@line:1220  Cycle @60.00: [m]	mem.rdata        | 0x217e
@line:1229  Cycle @60.00: [m]	mem.bypass       | x14 = 0x217e
@line:1662  Cycle @60.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @60.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @60.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @60.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @61.00: [w]	writeback        | x14          | 0x0000217e
@line:808   Cycle @61.00: [e]	mem_bypass.reg: x14 | .data: 0000217e
@line:810   Cycle @61.00: [e]	exe_bypass.reg: x15 | .data: 000000e4
@line:925   Cycle @61.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @61.00: [e]	0x00000001       | a: 0001207a  | b: 0000217e   | imm: 00000000 | result: 000141f8
@line:937   Cycle @61.00: [e]	0x00000001       |a.a:0001207a  |a.b:0000217e   | res: 000141f8 |
@line:1175  Cycle @61.00: [e]	own x10          |
@line:1662  Cycle @61.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @61.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @61.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @61.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @62.00: [w]	writeback        | x15          | 0x000000e4
@line:173   Cycle @62.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @62.00: [e]	mem_bypass.reg: x00 | .data: 0000217e
@line:810   Cycle @62.00: [e]	exe_bypass.reg: x10 | .data: 000141f8
@line:925   Cycle @62.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @62.00: [e]	0x00000001       | a: 000000e4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @62.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @62.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @62.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @62.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @63.00: [w]	writeback        | x10          | 0x000141f8
@line:1662  Cycle @63.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @63.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @63.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @63.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @64.00: [e]	mem_bypass.reg: x00 | .data: 0000217e
@line:810   Cycle @64.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @64.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @64.00: [e]	0x00000001       | a: 000000e4  | b: 00000000   | imm: 00000000 | result: 000000e4
@line:937   Cycle @64.00: [e]	0x00000001       |a.a:000000e4  |a.b:00000000   | res: 000000e4 |
@line:1116  Cycle @64.00: [e]	mem-read         | addr: 0x000e4| line: 0x0000b |
@line:1175  Cycle @64.00: [e]	own x14          |
@line:1662  Cycle @64.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @64.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @64.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @64.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @65.00: [e]	mem_bypass.reg: x00 | .data: 0000217e
@line:810   Cycle @65.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @65.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @65.00: [e]	0x00000001       | a: 000000e4  | b: 00000000   | imm: 00000004 | result: 000000e8
@line:937   Cycle @65.00: [e]	0x00000001       |a.a:000000e4  |a.b:00000004   | res: 000000e8 |
@line:1175  Cycle @65.00: [e]	own x15          |
@line:1220  Cycle @65.00: [m]	mem.rdata        | 0x39c
@line:1229  Cycle @65.00: [m]	mem.bypass       | x14 = 0x39c
@line:1662  Cycle @65.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @65.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @65.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @65.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @66.00: [w]	writeback        | x14          | 0x0000039c
@line:808   Cycle @66.00: [e]	mem_bypass.reg: x14 | .data: 0000039c
@line:810   Cycle @66.00: [e]	exe_bypass.reg: x15 | .data: 000000e8
@line:925   Cycle @66.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @66.00: [e]	0x00000001       | a: 000141f8  | b: 0000039c   | imm: 00000000 | result: 00014594
@line:937   Cycle @66.00: [e]	0x00000001       |a.a:000141f8  |a.b:0000039c   | res: 00014594 |
@line:1175  Cycle @66.00: [e]	own x10          |
@line:1662  Cycle @66.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @66.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @66.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @66.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @67.00: [w]	writeback        | x15          | 0x000000e8
@line:173   Cycle @67.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @67.00: [e]	mem_bypass.reg: x00 | .data: 0000039c
@line:810   Cycle @67.00: [e]	exe_bypass.reg: x10 | .data: 00014594
@line:925   Cycle @67.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @67.00: [e]	0x00000001       | a: 000000e8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @67.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @67.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @67.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @67.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @68.00: [w]	writeback        | x10          | 0x00014594
@line:1662  Cycle @68.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @68.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @68.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @68.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @69.00: [e]	mem_bypass.reg: x00 | .data: 0000039c
@line:810   Cycle @69.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @69.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @69.00: [e]	0x00000001       | a: 000000e8  | b: 00000000   | imm: 00000000 | result: 000000e8
@line:937   Cycle @69.00: [e]	0x00000001       |a.a:000000e8  |a.b:00000000   | res: 000000e8 |
@line:1116  Cycle @69.00: [e]	mem-read         | addr: 0x000e8| line: 0x0000c |
@line:1175  Cycle @69.00: [e]	own x14          |
@line:1662  Cycle @69.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @69.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @69.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @69.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @70.00: [e]	mem_bypass.reg: x00 | .data: 0000039c
@line:810   Cycle @70.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @70.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @70.00: [e]	0x00000001       | a: 000000e8  | b: 00000000   | imm: 00000004 | result: 000000ec
@line:937   Cycle @70.00: [e]	0x00000001       |a.a:000000e8  |a.b:00000004   | res: 000000ec |
@line:1175  Cycle @70.00: [e]	own x15          |
@line:1220  Cycle @70.00: [m]	mem.rdata        | 0x1f9
@line:1229  Cycle @70.00: [m]	mem.bypass       | x14 = 0x1f9
@line:1662  Cycle @70.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @70.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @70.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @70.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @71.00: [w]	writeback        | x14          | 0x000001f9
@line:808   Cycle @71.00: [e]	mem_bypass.reg: x14 | .data: 000001f9
@line:810   Cycle @71.00: [e]	exe_bypass.reg: x15 | .data: 000000ec
@line:925   Cycle @71.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @71.00: [e]	0x00000001       | a: 00014594  | b: 000001f9   | imm: 00000000 | result: 0001478d
@line:937   Cycle @71.00: [e]	0x00000001       |a.a:00014594  |a.b:000001f9   | res: 0001478d |
@line:1175  Cycle @71.00: [e]	own x10          |
@line:1662  Cycle @71.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @71.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @71.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @71.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @72.00: [w]	writeback        | x15          | 0x000000ec
@line:173   Cycle @72.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @72.00: [e]	mem_bypass.reg: x00 | .data: 000001f9
@line:810   Cycle @72.00: [e]	exe_bypass.reg: x10 | .data: 0001478d
@line:925   Cycle @72.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @72.00: [e]	0x00000001       | a: 000000ec  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @72.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @72.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @72.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @72.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @73.00: [w]	writeback        | x10          | 0x0001478d
@line:1662  Cycle @73.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @73.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @73.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @73.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @74.00: [e]	mem_bypass.reg: x00 | .data: 000001f9
@line:810   Cycle @74.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @74.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @74.00: [e]	0x00000001       | a: 000000ec  | b: 00000000   | imm: 00000000 | result: 000000ec
@line:937   Cycle @74.00: [e]	0x00000001       |a.a:000000ec  |a.b:00000000   | res: 000000ec |
@line:1116  Cycle @74.00: [e]	mem-read         | addr: 0x000ec| line: 0x0000d |
@line:1175  Cycle @74.00: [e]	own x14          |
@line:1662  Cycle @74.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @74.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @74.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @74.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @75.00: [e]	mem_bypass.reg: x00 | .data: 000001f9
@line:810   Cycle @75.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @75.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @75.00: [e]	0x00000001       | a: 000000ec  | b: 00000000   | imm: 00000004 | result: 000000f0
@line:937   Cycle @75.00: [e]	0x00000001       |a.a:000000ec  |a.b:00000004   | res: 000000f0 |
@line:1175  Cycle @75.00: [e]	own x15          |
@line:1220  Cycle @75.00: [m]	mem.rdata        | 0x4c3
@line:1229  Cycle @75.00: [m]	mem.bypass       | x14 = 0x4c3
@line:1662  Cycle @75.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @75.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @75.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @75.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @76.00: [w]	writeback        | x14          | 0x000004c3
@line:808   Cycle @76.00: [e]	mem_bypass.reg: x14 | .data: 000004c3
@line:810   Cycle @76.00: [e]	exe_bypass.reg: x15 | .data: 000000f0
@line:925   Cycle @76.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @76.00: [e]	0x00000001       | a: 0001478d  | b: 000004c3   | imm: 00000000 | result: 00014c50
@line:937   Cycle @76.00: [e]	0x00000001       |a.a:0001478d  |a.b:000004c3   | res: 00014c50 |
@line:1175  Cycle @76.00: [e]	own x10          |
@line:1662  Cycle @76.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @76.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @76.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @76.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @77.00: [w]	writeback        | x15          | 0x000000f0
@line:173   Cycle @77.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @77.00: [e]	mem_bypass.reg: x00 | .data: 000004c3
@line:810   Cycle @77.00: [e]	exe_bypass.reg: x10 | .data: 00014c50
@line:925   Cycle @77.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @77.00: [e]	0x00000001       | a: 000000f0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @77.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @77.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @77.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @77.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @78.00: [w]	writeback        | x10          | 0x00014c50
@line:1662  Cycle @78.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @78.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @78.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @78.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @79.00: [e]	mem_bypass.reg: x00 | .data: 000004c3
@line:810   Cycle @79.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @79.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @79.00: [e]	0x00000001       | a: 000000f0  | b: 00000000   | imm: 00000000 | result: 000000f0
@line:937   Cycle @79.00: [e]	0x00000001       |a.a:000000f0  |a.b:00000000   | res: 000000f0 |
@line:1116  Cycle @79.00: [e]	mem-read         | addr: 0x000f0| line: 0x0000e |
@line:1175  Cycle @79.00: [e]	own x14          |
@line:1662  Cycle @79.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @79.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @79.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @79.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @80.00: [e]	mem_bypass.reg: x00 | .data: 000004c3
@line:810   Cycle @80.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @80.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @80.00: [e]	0x00000001       | a: 000000f0  | b: 00000000   | imm: 00000004 | result: 000000f4
@line:937   Cycle @80.00: [e]	0x00000001       |a.a:000000f0  |a.b:00000004   | res: 000000f4 |
@line:1175  Cycle @80.00: [e]	own x15          |
@line:1220  Cycle @80.00: [m]	mem.rdata        | 0x1d4c
@line:1229  Cycle @80.00: [m]	mem.bypass       | x14 = 0x1d4c
@line:1662  Cycle @80.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @80.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @80.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @80.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @81.00: [w]	writeback        | x14          | 0x00001d4c
@line:808   Cycle @81.00: [e]	mem_bypass.reg: x14 | .data: 00001d4c
@line:810   Cycle @81.00: [e]	exe_bypass.reg: x15 | .data: 000000f4
@line:925   Cycle @81.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @81.00: [e]	0x00000001       | a: 00014c50  | b: 00001d4c   | imm: 00000000 | result: 0001699c
@line:937   Cycle @81.00: [e]	0x00000001       |a.a:00014c50  |a.b:00001d4c   | res: 0001699c |
@line:1175  Cycle @81.00: [e]	own x10          |
@line:1662  Cycle @81.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @81.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @81.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @81.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @82.00: [w]	writeback        | x15          | 0x000000f4
@line:173   Cycle @82.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @82.00: [e]	mem_bypass.reg: x00 | .data: 00001d4c
@line:810   Cycle @82.00: [e]	exe_bypass.reg: x10 | .data: 0001699c
@line:925   Cycle @82.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @82.00: [e]	0x00000001       | a: 000000f4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @82.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @82.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @82.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @82.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @83.00: [w]	writeback        | x10          | 0x0001699c
@line:1662  Cycle @83.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @83.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @83.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @83.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @84.00: [e]	mem_bypass.reg: x00 | .data: 00001d4c
@line:810   Cycle @84.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @84.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @84.00: [e]	0x00000001       | a: 000000f4  | b: 00000000   | imm: 00000000 | result: 000000f4
@line:937   Cycle @84.00: [e]	0x00000001       |a.a:000000f4  |a.b:00000000   | res: 000000f4 |
@line:1116  Cycle @84.00: [e]	mem-read         | addr: 0x000f4| line: 0x0000f |
@line:1175  Cycle @84.00: [e]	own x14          |
@line:1662  Cycle @84.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @84.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @84.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @84.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @85.00: [e]	mem_bypass.reg: x00 | .data: 00001d4c
@line:810   Cycle @85.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @85.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @85.00: [e]	0x00000001       | a: 000000f4  | b: 00000000   | imm: 00000004 | result: 000000f8
@line:937   Cycle @85.00: [e]	0x00000001       |a.a:000000f4  |a.b:00000004   | res: 000000f8 |
@line:1175  Cycle @85.00: [e]	own x15          |
@line:1220  Cycle @85.00: [m]	mem.rdata        | 0x1114
@line:1229  Cycle @85.00: [m]	mem.bypass       | x14 = 0x1114
@line:1662  Cycle @85.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @85.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @85.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @85.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @86.00: [w]	writeback        | x14          | 0x00001114
@line:808   Cycle @86.00: [e]	mem_bypass.reg: x14 | .data: 00001114
@line:810   Cycle @86.00: [e]	exe_bypass.reg: x15 | .data: 000000f8
@line:925   Cycle @86.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @86.00: [e]	0x00000001       | a: 0001699c  | b: 00001114   | imm: 00000000 | result: 00017ab0
@line:937   Cycle @86.00: [e]	0x00000001       |a.a:0001699c  |a.b:00001114   | res: 00017ab0 |
@line:1175  Cycle @86.00: [e]	own x10          |
@line:1662  Cycle @86.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @86.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @86.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @86.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @87.00: [w]	writeback        | x15          | 0x000000f8
@line:173   Cycle @87.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @87.00: [e]	mem_bypass.reg: x00 | .data: 00001114
@line:810   Cycle @87.00: [e]	exe_bypass.reg: x10 | .data: 00017ab0
@line:925   Cycle @87.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @87.00: [e]	0x00000001       | a: 000000f8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @87.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @87.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @87.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @87.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @88.00: [w]	writeback        | x10          | 0x00017ab0
@line:1662  Cycle @88.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @88.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @88.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @88.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @89.00: [e]	mem_bypass.reg: x00 | .data: 00001114
@line:810   Cycle @89.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @89.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @89.00: [e]	0x00000001       | a: 000000f8  | b: 00000000   | imm: 00000000 | result: 000000f8
@line:937   Cycle @89.00: [e]	0x00000001       |a.a:000000f8  |a.b:00000000   | res: 000000f8 |
@line:1116  Cycle @89.00: [e]	mem-read         | addr: 0x000f8| line: 0x00010 |
@line:1175  Cycle @89.00: [e]	own x14          |
@line:1662  Cycle @89.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @89.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @89.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @89.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @90.00: [e]	mem_bypass.reg: x00 | .data: 00001114
@line:810   Cycle @90.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @90.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @90.00: [e]	0x00000001       | a: 000000f8  | b: 00000000   | imm: 00000004 | result: 000000fc
@line:937   Cycle @90.00: [e]	0x00000001       |a.a:000000f8  |a.b:00000004   | res: 000000fc |
@line:1175  Cycle @90.00: [e]	own x15          |
@line:1220  Cycle @90.00: [m]	mem.rdata        | 0x2a9f
@line:1229  Cycle @90.00: [m]	mem.bypass       | x14 = 0x2a9f
@line:1662  Cycle @90.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @90.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @90.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @90.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @91.00: [w]	writeback        | x14          | 0x00002a9f
@line:808   Cycle @91.00: [e]	mem_bypass.reg: x14 | .data: 00002a9f
@line:810   Cycle @91.00: [e]	exe_bypass.reg: x15 | .data: 000000fc
@line:925   Cycle @91.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @91.00: [e]	0x00000001       | a: 00017ab0  | b: 00002a9f   | imm: 00000000 | result: 0001a54f
@line:937   Cycle @91.00: [e]	0x00000001       |a.a:00017ab0  |a.b:00002a9f   | res: 0001a54f |
@line:1175  Cycle @91.00: [e]	own x10          |
@line:1662  Cycle @91.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @91.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @91.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @91.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @92.00: [w]	writeback        | x15          | 0x000000fc
@line:173   Cycle @92.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @92.00: [e]	mem_bypass.reg: x00 | .data: 00002a9f
@line:810   Cycle @92.00: [e]	exe_bypass.reg: x10 | .data: 0001a54f
@line:925   Cycle @92.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @92.00: [e]	0x00000001       | a: 000000fc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @92.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @92.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @92.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @92.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @93.00: [w]	writeback        | x10          | 0x0001a54f
@line:1662  Cycle @93.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @93.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @93.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @93.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @94.00: [e]	mem_bypass.reg: x00 | .data: 00002a9f
@line:810   Cycle @94.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @94.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @94.00: [e]	0x00000001       | a: 000000fc  | b: 00000000   | imm: 00000000 | result: 000000fc
@line:937   Cycle @94.00: [e]	0x00000001       |a.a:000000fc  |a.b:00000000   | res: 000000fc |
@line:1116  Cycle @94.00: [e]	mem-read         | addr: 0x000fc| line: 0x00011 |
@line:1175  Cycle @94.00: [e]	own x14          |
@line:1662  Cycle @94.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @94.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @94.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @94.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @95.00: [e]	mem_bypass.reg: x00 | .data: 00002a9f
@line:810   Cycle @95.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @95.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @95.00: [e]	0x00000001       | a: 000000fc  | b: 00000000   | imm: 00000004 | result: 00000100
@line:937   Cycle @95.00: [e]	0x00000001       |a.a:000000fc  |a.b:00000004   | res: 00000100 |
@line:1175  Cycle @95.00: [e]	own x15          |
@line:1220  Cycle @95.00: [m]	mem.rdata        | 0x2c6f
@line:1229  Cycle @95.00: [m]	mem.bypass       | x14 = 0x2c6f
@line:1662  Cycle @95.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @95.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @95.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @95.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @96.00: [w]	writeback        | x14          | 0x00002c6f
@line:808   Cycle @96.00: [e]	mem_bypass.reg: x14 | .data: 00002c6f
@line:810   Cycle @96.00: [e]	exe_bypass.reg: x15 | .data: 00000100
@line:925   Cycle @96.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @96.00: [e]	0x00000001       | a: 0001a54f  | b: 00002c6f   | imm: 00000000 | result: 0001d1be
@line:937   Cycle @96.00: [e]	0x00000001       |a.a:0001a54f  |a.b:00002c6f   | res: 0001d1be |
@line:1175  Cycle @96.00: [e]	own x10          |
@line:1662  Cycle @96.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @96.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @96.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @96.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @97.00: [w]	writeback        | x15          | 0x00000100
@line:173   Cycle @97.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @97.00: [e]	mem_bypass.reg: x00 | .data: 00002c6f
@line:810   Cycle @97.00: [e]	exe_bypass.reg: x10 | .data: 0001d1be
@line:925   Cycle @97.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @97.00: [e]	0x00000001       | a: 00000100  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @97.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @97.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @97.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @97.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @98.00: [w]	writeback        | x10          | 0x0001d1be
@line:1662  Cycle @98.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @98.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @98.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @98.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @99.00: [e]	mem_bypass.reg: x00 | .data: 00002c6f
@line:810   Cycle @99.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @99.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @99.00: [e]	0x00000001       | a: 00000100  | b: 00000000   | imm: 00000000 | result: 00000100
@line:937   Cycle @99.00: [e]	0x00000001       |a.a:00000100  |a.b:00000000   | res: 00000100 |
@line:1116  Cycle @99.00: [e]	mem-read         | addr: 0x00100| line: 0x00012 |
@line:1175  Cycle @99.00: [e]	own x14          |
@line:1662  Cycle @99.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @99.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @99.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @99.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @100.00: [e]	mem_bypass.reg: x00 | .data: 00002c6f
@line:810   Cycle @100.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @100.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @100.00: [e]	0x00000001       | a: 00000100  | b: 00000000   | imm: 00000004 | result: 00000104
@line:937   Cycle @100.00: [e]	0x00000001       |a.a:00000100  |a.b:00000004   | res: 00000104 |
@line:1175  Cycle @100.00: [e]	own x15          |
@line:1220  Cycle @100.00: [m]	mem.rdata        | 0xd41
@line:1229  Cycle @100.00: [m]	mem.bypass       | x14 = 0xd41
@line:1662  Cycle @100.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @100.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @100.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @100.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @101.00: [w]	writeback        | x14          | 0x00000d41
@line:808   Cycle @101.00: [e]	mem_bypass.reg: x14 | .data: 00000d41
@line:810   Cycle @101.00: [e]	exe_bypass.reg: x15 | .data: 00000104
@line:925   Cycle @101.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @101.00: [e]	0x00000001       | a: 0001d1be  | b: 00000d41   | imm: 00000000 | result: 0001deff
@line:937   Cycle @101.00: [e]	0x00000001       |a.a:0001d1be  |a.b:00000d41   | res: 0001deff |
@line:1175  Cycle @101.00: [e]	own x10          |
@line:1662  Cycle @101.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @101.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @101.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @101.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @102.00: [w]	writeback        | x15          | 0x00000104
@line:173   Cycle @102.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @102.00: [e]	mem_bypass.reg: x00 | .data: 00000d41
@line:810   Cycle @102.00: [e]	exe_bypass.reg: x10 | .data: 0001deff
@line:925   Cycle @102.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @102.00: [e]	0x00000001       | a: 00000104  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @102.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @102.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @102.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @102.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @103.00: [w]	writeback        | x10          | 0x0001deff
@line:1662  Cycle @103.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @103.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @103.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @103.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @104.00: [e]	mem_bypass.reg: x00 | .data: 00000d41
@line:810   Cycle @104.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @104.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @104.00: [e]	0x00000001       | a: 00000104  | b: 00000000   | imm: 00000000 | result: 00000104
@line:937   Cycle @104.00: [e]	0x00000001       |a.a:00000104  |a.b:00000000   | res: 00000104 |
@line:1116  Cycle @104.00: [e]	mem-read         | addr: 0x00104| line: 0x00013 |
@line:1175  Cycle @104.00: [e]	own x14          |
@line:1662  Cycle @104.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @104.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @104.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @104.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @105.00: [e]	mem_bypass.reg: x00 | .data: 00000d41
@line:810   Cycle @105.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @105.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @105.00: [e]	0x00000001       | a: 00000104  | b: 00000000   | imm: 00000004 | result: 00000108
@line:937   Cycle @105.00: [e]	0x00000001       |a.a:00000104  |a.b:00000004   | res: 00000108 |
@line:1175  Cycle @105.00: [e]	own x15          |
@line:1220  Cycle @105.00: [m]	mem.rdata        | 0xab1
@line:1229  Cycle @105.00: [m]	mem.bypass       | x14 = 0xab1
@line:1662  Cycle @105.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @105.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @105.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @105.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @106.00: [w]	writeback        | x14          | 0x00000ab1
@line:808   Cycle @106.00: [e]	mem_bypass.reg: x14 | .data: 00000ab1
@line:810   Cycle @106.00: [e]	exe_bypass.reg: x15 | .data: 00000108
@line:925   Cycle @106.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @106.00: [e]	0x00000001       | a: 0001deff  | b: 00000ab1   | imm: 00000000 | result: 0001e9b0
@line:937   Cycle @106.00: [e]	0x00000001       |a.a:0001deff  |a.b:00000ab1   | res: 0001e9b0 |
@line:1175  Cycle @106.00: [e]	own x10          |
@line:1662  Cycle @106.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @106.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @106.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @106.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @107.00: [w]	writeback        | x15          | 0x00000108
@line:173   Cycle @107.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @107.00: [e]	mem_bypass.reg: x00 | .data: 00000ab1
@line:810   Cycle @107.00: [e]	exe_bypass.reg: x10 | .data: 0001e9b0
@line:925   Cycle @107.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @107.00: [e]	0x00000001       | a: 00000108  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @107.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @107.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @107.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @107.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @108.00: [w]	writeback        | x10          | 0x0001e9b0
@line:1662  Cycle @108.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @108.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @108.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @108.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @109.00: [e]	mem_bypass.reg: x00 | .data: 00000ab1
@line:810   Cycle @109.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @109.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @109.00: [e]	0x00000001       | a: 00000108  | b: 00000000   | imm: 00000000 | result: 00000108
@line:937   Cycle @109.00: [e]	0x00000001       |a.a:00000108  |a.b:00000000   | res: 00000108 |
@line:1116  Cycle @109.00: [e]	mem-read         | addr: 0x00108| line: 0x00014 |
@line:1175  Cycle @109.00: [e]	own x14          |
@line:1662  Cycle @109.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @109.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @109.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @109.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @110.00: [e]	mem_bypass.reg: x00 | .data: 00000ab1
@line:810   Cycle @110.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @110.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @110.00: [e]	0x00000001       | a: 00000108  | b: 00000000   | imm: 00000004 | result: 0000010c
@line:937   Cycle @110.00: [e]	0x00000001       |a.a:00000108  |a.b:00000004   | res: 0000010c |
@line:1175  Cycle @110.00: [e]	own x15          |
@line:1220  Cycle @110.00: [m]	mem.rdata        | 0x1ffc
@line:1229  Cycle @110.00: [m]	mem.bypass       | x14 = 0x1ffc
@line:1662  Cycle @110.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @110.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @110.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @110.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @111.00: [w]	writeback        | x14          | 0x00001ffc
@line:808   Cycle @111.00: [e]	mem_bypass.reg: x14 | .data: 00001ffc
@line:810   Cycle @111.00: [e]	exe_bypass.reg: x15 | .data: 0000010c
@line:925   Cycle @111.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @111.00: [e]	0x00000001       | a: 0001e9b0  | b: 00001ffc   | imm: 00000000 | result: 000209ac
@line:937   Cycle @111.00: [e]	0x00000001       |a.a:0001e9b0  |a.b:00001ffc   | res: 000209ac |
@line:1175  Cycle @111.00: [e]	own x10          |
@line:1662  Cycle @111.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @111.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @111.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @111.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @112.00: [w]	writeback        | x15          | 0x0000010c
@line:173   Cycle @112.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @112.00: [e]	mem_bypass.reg: x00 | .data: 00001ffc
@line:810   Cycle @112.00: [e]	exe_bypass.reg: x10 | .data: 000209ac
@line:925   Cycle @112.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @112.00: [e]	0x00000001       | a: 0000010c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @112.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @112.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @112.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @112.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @113.00: [w]	writeback        | x10          | 0x000209ac
@line:1662  Cycle @113.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @113.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @113.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @113.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @114.00: [e]	mem_bypass.reg: x00 | .data: 00001ffc
@line:810   Cycle @114.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @114.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @114.00: [e]	0x00000001       | a: 0000010c  | b: 00000000   | imm: 00000000 | result: 0000010c
@line:937   Cycle @114.00: [e]	0x00000001       |a.a:0000010c  |a.b:00000000   | res: 0000010c |
@line:1116  Cycle @114.00: [e]	mem-read         | addr: 0x0010c| line: 0x00015 |
@line:1175  Cycle @114.00: [e]	own x14          |
@line:1662  Cycle @114.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @114.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @114.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @114.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @115.00: [e]	mem_bypass.reg: x00 | .data: 00001ffc
@line:810   Cycle @115.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @115.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @115.00: [e]	0x00000001       | a: 0000010c  | b: 00000000   | imm: 00000004 | result: 00000110
@line:937   Cycle @115.00: [e]	0x00000001       |a.a:0000010c  |a.b:00000004   | res: 00000110 |
@line:1175  Cycle @115.00: [e]	own x15          |
@line:1220  Cycle @115.00: [m]	mem.rdata        | 0x2e96
@line:1229  Cycle @115.00: [m]	mem.bypass       | x14 = 0x2e96
@line:1662  Cycle @115.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @115.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @115.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @115.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @116.00: [w]	writeback        | x14          | 0x00002e96
@line:808   Cycle @116.00: [e]	mem_bypass.reg: x14 | .data: 00002e96
@line:810   Cycle @116.00: [e]	exe_bypass.reg: x15 | .data: 00000110
@line:925   Cycle @116.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @116.00: [e]	0x00000001       | a: 000209ac  | b: 00002e96   | imm: 00000000 | result: 00023842
@line:937   Cycle @116.00: [e]	0x00000001       |a.a:000209ac  |a.b:00002e96   | res: 00023842 |
@line:1175  Cycle @116.00: [e]	own x10          |
@line:1662  Cycle @116.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @116.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @116.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @116.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @117.00: [w]	writeback        | x15          | 0x00000110
@line:173   Cycle @117.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @117.00: [e]	mem_bypass.reg: x00 | .data: 00002e96
@line:810   Cycle @117.00: [e]	exe_bypass.reg: x10 | .data: 00023842
@line:925   Cycle @117.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @117.00: [e]	0x00000001       | a: 00000110  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @117.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @117.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @117.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @117.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @118.00: [w]	writeback        | x10          | 0x00023842
@line:1662  Cycle @118.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @118.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @118.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @118.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @119.00: [e]	mem_bypass.reg: x00 | .data: 00002e96
@line:810   Cycle @119.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @119.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @119.00: [e]	0x00000001       | a: 00000110  | b: 00000000   | imm: 00000000 | result: 00000110
@line:937   Cycle @119.00: [e]	0x00000001       |a.a:00000110  |a.b:00000000   | res: 00000110 |
@line:1116  Cycle @119.00: [e]	mem-read         | addr: 0x00110| line: 0x00016 |
@line:1175  Cycle @119.00: [e]	own x14          |
@line:1662  Cycle @119.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @119.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @119.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @119.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @120.00: [e]	mem_bypass.reg: x00 | .data: 00002e96
@line:810   Cycle @120.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @120.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @120.00: [e]	0x00000001       | a: 00000110  | b: 00000000   | imm: 00000004 | result: 00000114
@line:937   Cycle @120.00: [e]	0x00000001       |a.a:00000110  |a.b:00000004   | res: 00000114 |
@line:1175  Cycle @120.00: [e]	own x15          |
@line:1220  Cycle @120.00: [m]	mem.rdata        | 0x29e9
@line:1229  Cycle @120.00: [m]	mem.bypass       | x14 = 0x29e9
@line:1662  Cycle @120.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @120.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @120.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @120.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @121.00: [w]	writeback        | x14          | 0x000029e9
@line:808   Cycle @121.00: [e]	mem_bypass.reg: x14 | .data: 000029e9
@line:810   Cycle @121.00: [e]	exe_bypass.reg: x15 | .data: 00000114
@line:925   Cycle @121.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @121.00: [e]	0x00000001       | a: 00023842  | b: 000029e9   | imm: 00000000 | result: 0002622b
@line:937   Cycle @121.00: [e]	0x00000001       |a.a:00023842  |a.b:000029e9   | res: 0002622b |
@line:1175  Cycle @121.00: [e]	own x10          |
@line:1662  Cycle @121.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @121.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @121.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @121.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @122.00: [w]	writeback        | x15          | 0x00000114
@line:173   Cycle @122.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @122.00: [e]	mem_bypass.reg: x00 | .data: 000029e9
@line:810   Cycle @122.00: [e]	exe_bypass.reg: x10 | .data: 0002622b
@line:925   Cycle @122.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @122.00: [e]	0x00000001       | a: 00000114  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @122.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @122.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @122.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @122.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @123.00: [w]	writeback        | x10          | 0x0002622b
@line:1662  Cycle @123.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @123.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @123.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @123.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @124.00: [e]	mem_bypass.reg: x00 | .data: 000029e9
@line:810   Cycle @124.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @124.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @124.00: [e]	0x00000001       | a: 00000114  | b: 00000000   | imm: 00000000 | result: 00000114
@line:937   Cycle @124.00: [e]	0x00000001       |a.a:00000114  |a.b:00000000   | res: 00000114 |
@line:1116  Cycle @124.00: [e]	mem-read         | addr: 0x00114| line: 0x00017 |
@line:1175  Cycle @124.00: [e]	own x14          |
@line:1662  Cycle @124.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @124.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @124.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @124.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @125.00: [e]	mem_bypass.reg: x00 | .data: 000029e9
@line:810   Cycle @125.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @125.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @125.00: [e]	0x00000001       | a: 00000114  | b: 00000000   | imm: 00000004 | result: 00000118
@line:937   Cycle @125.00: [e]	0x00000001       |a.a:00000114  |a.b:00000004   | res: 00000118 |
@line:1175  Cycle @125.00: [e]	own x15          |
@line:1220  Cycle @125.00: [m]	mem.rdata        | 0x1eba
@line:1229  Cycle @125.00: [m]	mem.bypass       | x14 = 0x1eba
@line:1662  Cycle @125.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @125.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @125.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @125.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @126.00: [w]	writeback        | x14          | 0x00001eba
@line:808   Cycle @126.00: [e]	mem_bypass.reg: x14 | .data: 00001eba
@line:810   Cycle @126.00: [e]	exe_bypass.reg: x15 | .data: 00000118
@line:925   Cycle @126.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @126.00: [e]	0x00000001       | a: 0002622b  | b: 00001eba   | imm: 00000000 | result: 000280e5
@line:937   Cycle @126.00: [e]	0x00000001       |a.a:0002622b  |a.b:00001eba   | res: 000280e5 |
@line:1175  Cycle @126.00: [e]	own x10          |
@line:1662  Cycle @126.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @126.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @126.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @126.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @127.00: [w]	writeback        | x15          | 0x00000118
@line:173   Cycle @127.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @127.00: [e]	mem_bypass.reg: x00 | .data: 00001eba
@line:810   Cycle @127.00: [e]	exe_bypass.reg: x10 | .data: 000280e5
@line:925   Cycle @127.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @127.00: [e]	0x00000001       | a: 00000118  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @127.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @127.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @127.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @127.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @128.00: [w]	writeback        | x10          | 0x000280e5
@line:1662  Cycle @128.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @128.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @128.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @128.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @129.00: [e]	mem_bypass.reg: x00 | .data: 00001eba
@line:810   Cycle @129.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @129.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @129.00: [e]	0x00000001       | a: 00000118  | b: 00000000   | imm: 00000000 | result: 00000118
@line:937   Cycle @129.00: [e]	0x00000001       |a.a:00000118  |a.b:00000000   | res: 00000118 |
@line:1116  Cycle @129.00: [e]	mem-read         | addr: 0x00118| line: 0x00018 |
@line:1175  Cycle @129.00: [e]	own x14          |
@line:1662  Cycle @129.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @129.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @129.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @129.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @130.00: [e]	mem_bypass.reg: x00 | .data: 00001eba
@line:810   Cycle @130.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @130.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @130.00: [e]	0x00000001       | a: 00000118  | b: 00000000   | imm: 00000004 | result: 0000011c
@line:937   Cycle @130.00: [e]	0x00000001       |a.a:00000118  |a.b:00000004   | res: 0000011c |
@line:1175  Cycle @130.00: [e]	own x15          |
@line:1220  Cycle @130.00: [m]	mem.rdata        | 0x5b3
@line:1229  Cycle @130.00: [m]	mem.bypass       | x14 = 0x5b3
@line:1662  Cycle @130.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @130.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @130.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @130.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @131.00: [w]	writeback        | x14          | 0x000005b3
@line:808   Cycle @131.00: [e]	mem_bypass.reg: x14 | .data: 000005b3
@line:810   Cycle @131.00: [e]	exe_bypass.reg: x15 | .data: 0000011c
@line:925   Cycle @131.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @131.00: [e]	0x00000001       | a: 000280e5  | b: 000005b3   | imm: 00000000 | result: 00028698
@line:937   Cycle @131.00: [e]	0x00000001       |a.a:000280e5  |a.b:000005b3   | res: 00028698 |
@line:1175  Cycle @131.00: [e]	own x10          |
@line:1662  Cycle @131.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @131.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @131.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @131.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @132.00: [w]	writeback        | x15          | 0x0000011c
@line:173   Cycle @132.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @132.00: [e]	mem_bypass.reg: x00 | .data: 000005b3
@line:810   Cycle @132.00: [e]	exe_bypass.reg: x10 | .data: 00028698
@line:925   Cycle @132.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @132.00: [e]	0x00000001       | a: 0000011c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @132.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @132.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @132.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @132.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @133.00: [w]	writeback        | x10          | 0x00028698
@line:1662  Cycle @133.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @133.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @133.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @133.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @134.00: [e]	mem_bypass.reg: x00 | .data: 000005b3
@line:810   Cycle @134.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @134.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @134.00: [e]	0x00000001       | a: 0000011c  | b: 00000000   | imm: 00000000 | result: 0000011c
@line:937   Cycle @134.00: [e]	0x00000001       |a.a:0000011c  |a.b:00000000   | res: 0000011c |
@line:1116  Cycle @134.00: [e]	mem-read         | addr: 0x0011c| line: 0x00019 |
@line:1175  Cycle @134.00: [e]	own x14          |
@line:1662  Cycle @134.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @134.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @134.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @134.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @135.00: [e]	mem_bypass.reg: x00 | .data: 000005b3
@line:810   Cycle @135.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @135.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @135.00: [e]	0x00000001       | a: 0000011c  | b: 00000000   | imm: 00000004 | result: 00000120
@line:937   Cycle @135.00: [e]	0x00000001       |a.a:0000011c  |a.b:00000004   | res: 00000120 |
@line:1175  Cycle @135.00: [e]	own x15          |
@line:1220  Cycle @135.00: [m]	mem.rdata        | 0x3df
@line:1229  Cycle @135.00: [m]	mem.bypass       | x14 = 0x3df
@line:1662  Cycle @135.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @135.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @135.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @135.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @136.00: [w]	writeback        | x14          | 0x000003df
@line:808   Cycle @136.00: [e]	mem_bypass.reg: x14 | .data: 000003df
@line:810   Cycle @136.00: [e]	exe_bypass.reg: x15 | .data: 00000120
@line:925   Cycle @136.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @136.00: [e]	0x00000001       | a: 00028698  | b: 000003df   | imm: 00000000 | result: 00028a77
@line:937   Cycle @136.00: [e]	0x00000001       |a.a:00028698  |a.b:000003df   | res: 00028a77 |
@line:1175  Cycle @136.00: [e]	own x10          |
@line:1662  Cycle @136.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @136.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @136.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @136.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @137.00: [w]	writeback        | x15          | 0x00000120
@line:173   Cycle @137.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @137.00: [e]	mem_bypass.reg: x00 | .data: 000003df
@line:810   Cycle @137.00: [e]	exe_bypass.reg: x10 | .data: 00028a77
@line:925   Cycle @137.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @137.00: [e]	0x00000001       | a: 00000120  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @137.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @137.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @137.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @137.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @138.00: [w]	writeback        | x10          | 0x00028a77
@line:1662  Cycle @138.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @138.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @138.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @138.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @139.00: [e]	mem_bypass.reg: x00 | .data: 000003df
@line:810   Cycle @139.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @139.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @139.00: [e]	0x00000001       | a: 00000120  | b: 00000000   | imm: 00000000 | result: 00000120
@line:937   Cycle @139.00: [e]	0x00000001       |a.a:00000120  |a.b:00000000   | res: 00000120 |
@line:1116  Cycle @139.00: [e]	mem-read         | addr: 0x00120| line: 0x0001a |
@line:1175  Cycle @139.00: [e]	own x14          |
@line:1662  Cycle @139.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @139.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @139.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @139.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @140.00: [e]	mem_bypass.reg: x00 | .data: 000003df
@line:810   Cycle @140.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @140.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @140.00: [e]	0x00000001       | a: 00000120  | b: 00000000   | imm: 00000004 | result: 00000124
@line:937   Cycle @140.00: [e]	0x00000001       |a.a:00000120  |a.b:00000004   | res: 00000124 |
@line:1175  Cycle @140.00: [e]	own x15          |
@line:1220  Cycle @140.00: [m]	mem.rdata        | 0x8d7
@line:1229  Cycle @140.00: [m]	mem.bypass       | x14 = 0x8d7
@line:1662  Cycle @140.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @140.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @140.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @140.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @141.00: [w]	writeback        | x14          | 0x000008d7
@line:808   Cycle @141.00: [e]	mem_bypass.reg: x14 | .data: 000008d7
@line:810   Cycle @141.00: [e]	exe_bypass.reg: x15 | .data: 00000124
@line:925   Cycle @141.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @141.00: [e]	0x00000001       | a: 00028a77  | b: 000008d7   | imm: 00000000 | result: 0002934e
@line:937   Cycle @141.00: [e]	0x00000001       |a.a:00028a77  |a.b:000008d7   | res: 0002934e |
@line:1175  Cycle @141.00: [e]	own x10          |
@line:1662  Cycle @141.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @141.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @141.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @141.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @142.00: [w]	writeback        | x15          | 0x00000124
@line:173   Cycle @142.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @142.00: [e]	mem_bypass.reg: x00 | .data: 000008d7
@line:810   Cycle @142.00: [e]	exe_bypass.reg: x10 | .data: 0002934e
@line:925   Cycle @142.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @142.00: [e]	0x00000001       | a: 00000124  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @142.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @142.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @142.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @142.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @143.00: [w]	writeback        | x10          | 0x0002934e
@line:1662  Cycle @143.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @143.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @143.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @143.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @144.00: [e]	mem_bypass.reg: x00 | .data: 000008d7
@line:810   Cycle @144.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @144.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @144.00: [e]	0x00000001       | a: 00000124  | b: 00000000   | imm: 00000000 | result: 00000124
@line:937   Cycle @144.00: [e]	0x00000001       |a.a:00000124  |a.b:00000000   | res: 00000124 |
@line:1116  Cycle @144.00: [e]	mem-read         | addr: 0x00124| line: 0x0001b |
@line:1175  Cycle @144.00: [e]	own x14          |
@line:1662  Cycle @144.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @144.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @144.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @144.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @145.00: [e]	mem_bypass.reg: x00 | .data: 000008d7
@line:810   Cycle @145.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @145.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @145.00: [e]	0x00000001       | a: 00000124  | b: 00000000   | imm: 00000004 | result: 00000128
@line:937   Cycle @145.00: [e]	0x00000001       |a.a:00000124  |a.b:00000004   | res: 00000128 |
@line:1175  Cycle @145.00: [e]	own x15          |
@line:1220  Cycle @145.00: [m]	mem.rdata        | 0x111c
@line:1229  Cycle @145.00: [m]	mem.bypass       | x14 = 0x111c
@line:1662  Cycle @145.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @145.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @145.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @145.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @146.00: [w]	writeback        | x14          | 0x0000111c
@line:808   Cycle @146.00: [e]	mem_bypass.reg: x14 | .data: 0000111c
@line:810   Cycle @146.00: [e]	exe_bypass.reg: x15 | .data: 00000128
@line:925   Cycle @146.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @146.00: [e]	0x00000001       | a: 0002934e  | b: 0000111c   | imm: 00000000 | result: 0002a46a
@line:937   Cycle @146.00: [e]	0x00000001       |a.a:0002934e  |a.b:0000111c   | res: 0002a46a |
@line:1175  Cycle @146.00: [e]	own x10          |
@line:1662  Cycle @146.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @146.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @146.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @146.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @147.00: [w]	writeback        | x15          | 0x00000128
@line:173   Cycle @147.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @147.00: [e]	mem_bypass.reg: x00 | .data: 0000111c
@line:810   Cycle @147.00: [e]	exe_bypass.reg: x10 | .data: 0002a46a
@line:925   Cycle @147.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @147.00: [e]	0x00000001       | a: 00000128  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @147.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @147.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @147.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @147.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @148.00: [w]	writeback        | x10          | 0x0002a46a
@line:1662  Cycle @148.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @148.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @148.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @148.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @149.00: [e]	mem_bypass.reg: x00 | .data: 0000111c
@line:810   Cycle @149.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @149.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @149.00: [e]	0x00000001       | a: 00000128  | b: 00000000   | imm: 00000000 | result: 00000128
@line:937   Cycle @149.00: [e]	0x00000001       |a.a:00000128  |a.b:00000000   | res: 00000128 |
@line:1116  Cycle @149.00: [e]	mem-read         | addr: 0x00128| line: 0x0001c |
@line:1175  Cycle @149.00: [e]	own x14          |
@line:1662  Cycle @149.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @149.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @149.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @149.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @150.00: [e]	mem_bypass.reg: x00 | .data: 0000111c
@line:810   Cycle @150.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @150.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @150.00: [e]	0x00000001       | a: 00000128  | b: 00000000   | imm: 00000004 | result: 0000012c
@line:937   Cycle @150.00: [e]	0x00000001       |a.a:00000128  |a.b:00000004   | res: 0000012c |
@line:1175  Cycle @150.00: [e]	own x15          |
@line:1220  Cycle @150.00: [m]	mem.rdata        | 0x246
@line:1229  Cycle @150.00: [m]	mem.bypass       | x14 = 0x246
@line:1662  Cycle @150.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @150.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @150.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @150.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @151.00: [w]	writeback        | x14          | 0x00000246
@line:808   Cycle @151.00: [e]	mem_bypass.reg: x14 | .data: 00000246
@line:810   Cycle @151.00: [e]	exe_bypass.reg: x15 | .data: 0000012c
@line:925   Cycle @151.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @151.00: [e]	0x00000001       | a: 0002a46a  | b: 00000246   | imm: 00000000 | result: 0002a6b0
@line:937   Cycle @151.00: [e]	0x00000001       |a.a:0002a46a  |a.b:00000246   | res: 0002a6b0 |
@line:1175  Cycle @151.00: [e]	own x10          |
@line:1662  Cycle @151.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @151.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @151.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @151.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @152.00: [w]	writeback        | x15          | 0x0000012c
@line:173   Cycle @152.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @152.00: [e]	mem_bypass.reg: x00 | .data: 00000246
@line:810   Cycle @152.00: [e]	exe_bypass.reg: x10 | .data: 0002a6b0
@line:925   Cycle @152.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @152.00: [e]	0x00000001       | a: 0000012c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @152.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @152.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @152.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @152.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @153.00: [w]	writeback        | x10          | 0x0002a6b0
@line:1662  Cycle @153.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @153.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @153.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @153.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @154.00: [e]	mem_bypass.reg: x00 | .data: 00000246
@line:810   Cycle @154.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @154.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @154.00: [e]	0x00000001       | a: 0000012c  | b: 00000000   | imm: 00000000 | result: 0000012c
@line:937   Cycle @154.00: [e]	0x00000001       |a.a:0000012c  |a.b:00000000   | res: 0000012c |
@line:1116  Cycle @154.00: [e]	mem-read         | addr: 0x0012c| line: 0x0001d |
@line:1175  Cycle @154.00: [e]	own x14          |
@line:1662  Cycle @154.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @154.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @154.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @154.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @155.00: [e]	mem_bypass.reg: x00 | .data: 00000246
@line:810   Cycle @155.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @155.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @155.00: [e]	0x00000001       | a: 0000012c  | b: 00000000   | imm: 00000004 | result: 00000130
@line:937   Cycle @155.00: [e]	0x00000001       |a.a:0000012c  |a.b:00000004   | res: 00000130 |
@line:1175  Cycle @155.00: [e]	own x15          |
@line:1220  Cycle @155.00: [m]	mem.rdata        | 0x861
@line:1229  Cycle @155.00: [m]	mem.bypass       | x14 = 0x861
@line:1662  Cycle @155.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @155.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @155.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @155.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @156.00: [w]	writeback        | x14          | 0x00000861
@line:808   Cycle @156.00: [e]	mem_bypass.reg: x14 | .data: 00000861
@line:810   Cycle @156.00: [e]	exe_bypass.reg: x15 | .data: 00000130
@line:925   Cycle @156.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @156.00: [e]	0x00000001       | a: 0002a6b0  | b: 00000861   | imm: 00000000 | result: 0002af11
@line:937   Cycle @156.00: [e]	0x00000001       |a.a:0002a6b0  |a.b:00000861   | res: 0002af11 |
@line:1175  Cycle @156.00: [e]	own x10          |
@line:1662  Cycle @156.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @156.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @156.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @156.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @157.00: [w]	writeback        | x15          | 0x00000130
@line:173   Cycle @157.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @157.00: [e]	mem_bypass.reg: x00 | .data: 00000861
@line:810   Cycle @157.00: [e]	exe_bypass.reg: x10 | .data: 0002af11
@line:925   Cycle @157.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @157.00: [e]	0x00000001       | a: 00000130  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @157.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @157.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @157.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @157.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @158.00: [w]	writeback        | x10          | 0x0002af11
@line:1662  Cycle @158.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @158.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @158.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @158.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @159.00: [e]	mem_bypass.reg: x00 | .data: 00000861
@line:810   Cycle @159.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @159.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @159.00: [e]	0x00000001       | a: 00000130  | b: 00000000   | imm: 00000000 | result: 00000130
@line:937   Cycle @159.00: [e]	0x00000001       |a.a:00000130  |a.b:00000000   | res: 00000130 |
@line:1116  Cycle @159.00: [e]	mem-read         | addr: 0x00130| line: 0x0001e |
@line:1175  Cycle @159.00: [e]	own x14          |
@line:1662  Cycle @159.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @159.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @159.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @159.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @160.00: [e]	mem_bypass.reg: x00 | .data: 00000861
@line:810   Cycle @160.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @160.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @160.00: [e]	0x00000001       | a: 00000130  | b: 00000000   | imm: 00000004 | result: 00000134
@line:937   Cycle @160.00: [e]	0x00000001       |a.a:00000130  |a.b:00000004   | res: 00000134 |
@line:1175  Cycle @160.00: [e]	own x15          |
@line:1220  Cycle @160.00: [m]	mem.rdata        | 0x2e73
@line:1229  Cycle @160.00: [m]	mem.bypass       | x14 = 0x2e73
@line:1662  Cycle @160.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @160.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @160.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @160.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @161.00: [w]	writeback        | x14          | 0x00002e73
@line:808   Cycle @161.00: [e]	mem_bypass.reg: x14 | .data: 00002e73
@line:810   Cycle @161.00: [e]	exe_bypass.reg: x15 | .data: 00000134
@line:925   Cycle @161.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @161.00: [e]	0x00000001       | a: 0002af11  | b: 00002e73   | imm: 00000000 | result: 0002dd84
@line:937   Cycle @161.00: [e]	0x00000001       |a.a:0002af11  |a.b:00002e73   | res: 0002dd84 |
@line:1175  Cycle @161.00: [e]	own x10          |
@line:1662  Cycle @161.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @161.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @161.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @161.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @162.00: [w]	writeback        | x15          | 0x00000134
@line:173   Cycle @162.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @162.00: [e]	mem_bypass.reg: x00 | .data: 00002e73
@line:810   Cycle @162.00: [e]	exe_bypass.reg: x10 | .data: 0002dd84
@line:925   Cycle @162.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @162.00: [e]	0x00000001       | a: 00000134  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @162.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @162.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @162.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @162.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @163.00: [w]	writeback        | x10          | 0x0002dd84
@line:1662  Cycle @163.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @163.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @163.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @163.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @164.00: [e]	mem_bypass.reg: x00 | .data: 00002e73
@line:810   Cycle @164.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @164.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @164.00: [e]	0x00000001       | a: 00000134  | b: 00000000   | imm: 00000000 | result: 00000134
@line:937   Cycle @164.00: [e]	0x00000001       |a.a:00000134  |a.b:00000000   | res: 00000134 |
@line:1116  Cycle @164.00: [e]	mem-read         | addr: 0x00134| line: 0x0001f |
@line:1175  Cycle @164.00: [e]	own x14          |
@line:1662  Cycle @164.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @164.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @164.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @164.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @165.00: [e]	mem_bypass.reg: x00 | .data: 00002e73
@line:810   Cycle @165.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @165.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @165.00: [e]	0x00000001       | a: 00000134  | b: 00000000   | imm: 00000004 | result: 00000138
@line:937   Cycle @165.00: [e]	0x00000001       |a.a:00000134  |a.b:00000004   | res: 00000138 |
@line:1175  Cycle @165.00: [e]	own x15          |
@line:1220  Cycle @165.00: [m]	mem.rdata        | 0x116a
@line:1229  Cycle @165.00: [m]	mem.bypass       | x14 = 0x116a
@line:1662  Cycle @165.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @165.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @165.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @165.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @166.00: [w]	writeback        | x14          | 0x0000116a
@line:808   Cycle @166.00: [e]	mem_bypass.reg: x14 | .data: 0000116a
@line:810   Cycle @166.00: [e]	exe_bypass.reg: x15 | .data: 00000138
@line:925   Cycle @166.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @166.00: [e]	0x00000001       | a: 0002dd84  | b: 0000116a   | imm: 00000000 | result: 0002eeee
@line:937   Cycle @166.00: [e]	0x00000001       |a.a:0002dd84  |a.b:0000116a   | res: 0002eeee |
@line:1175  Cycle @166.00: [e]	own x10          |
@line:1662  Cycle @166.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @166.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @166.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @166.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @167.00: [w]	writeback        | x15          | 0x00000138
@line:173   Cycle @167.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @167.00: [e]	mem_bypass.reg: x00 | .data: 0000116a
@line:810   Cycle @167.00: [e]	exe_bypass.reg: x10 | .data: 0002eeee
@line:925   Cycle @167.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @167.00: [e]	0x00000001       | a: 00000138  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @167.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @167.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @167.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @167.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @168.00: [w]	writeback        | x10          | 0x0002eeee
@line:1662  Cycle @168.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @168.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @168.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @168.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @169.00: [e]	mem_bypass.reg: x00 | .data: 0000116a
@line:810   Cycle @169.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @169.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @169.00: [e]	0x00000001       | a: 00000138  | b: 00000000   | imm: 00000000 | result: 00000138
@line:937   Cycle @169.00: [e]	0x00000001       |a.a:00000138  |a.b:00000000   | res: 00000138 |
@line:1116  Cycle @169.00: [e]	mem-read         | addr: 0x00138| line: 0x00020 |
@line:1175  Cycle @169.00: [e]	own x14          |
@line:1662  Cycle @169.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @169.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @169.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @169.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @170.00: [e]	mem_bypass.reg: x00 | .data: 0000116a
@line:810   Cycle @170.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @170.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @170.00: [e]	0x00000001       | a: 00000138  | b: 00000000   | imm: 00000004 | result: 0000013c
@line:937   Cycle @170.00: [e]	0x00000001       |a.a:00000138  |a.b:00000004   | res: 0000013c |
@line:1175  Cycle @170.00: [e]	own x15          |
@line:1220  Cycle @170.00: [m]	mem.rdata        | 0x9a
@line:1229  Cycle @170.00: [m]	mem.bypass       | x14 = 0x9a
@line:1662  Cycle @170.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @170.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @170.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @170.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @171.00: [w]	writeback        | x14          | 0x0000009a
@line:808   Cycle @171.00: [e]	mem_bypass.reg: x14 | .data: 0000009a
@line:810   Cycle @171.00: [e]	exe_bypass.reg: x15 | .data: 0000013c
@line:925   Cycle @171.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @171.00: [e]	0x00000001       | a: 0002eeee  | b: 0000009a   | imm: 00000000 | result: 0002ef88
@line:937   Cycle @171.00: [e]	0x00000001       |a.a:0002eeee  |a.b:0000009a   | res: 0002ef88 |
@line:1175  Cycle @171.00: [e]	own x10          |
@line:1662  Cycle @171.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @171.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @171.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @171.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @172.00: [w]	writeback        | x15          | 0x0000013c
@line:173   Cycle @172.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @172.00: [e]	mem_bypass.reg: x00 | .data: 0000009a
@line:810   Cycle @172.00: [e]	exe_bypass.reg: x10 | .data: 0002ef88
@line:925   Cycle @172.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @172.00: [e]	0x00000001       | a: 0000013c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @172.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @172.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @172.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @172.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @173.00: [w]	writeback        | x10          | 0x0002ef88
@line:1662  Cycle @173.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @173.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @173.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @173.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @174.00: [e]	mem_bypass.reg: x00 | .data: 0000009a
@line:810   Cycle @174.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @174.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @174.00: [e]	0x00000001       | a: 0000013c  | b: 00000000   | imm: 00000000 | result: 0000013c
@line:937   Cycle @174.00: [e]	0x00000001       |a.a:0000013c  |a.b:00000000   | res: 0000013c |
@line:1116  Cycle @174.00: [e]	mem-read         | addr: 0x0013c| line: 0x00021 |
@line:1175  Cycle @174.00: [e]	own x14          |
@line:1662  Cycle @174.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @174.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @174.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @174.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @175.00: [e]	mem_bypass.reg: x00 | .data: 0000009a
@line:810   Cycle @175.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @175.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @175.00: [e]	0x00000001       | a: 0000013c  | b: 00000000   | imm: 00000004 | result: 00000140
@line:937   Cycle @175.00: [e]	0x00000001       |a.a:0000013c  |a.b:00000004   | res: 00000140 |
@line:1175  Cycle @175.00: [e]	own x15          |
@line:1220  Cycle @175.00: [m]	mem.rdata        | 0x1b3f
@line:1229  Cycle @175.00: [m]	mem.bypass       | x14 = 0x1b3f
@line:1662  Cycle @175.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @175.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @175.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @175.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @176.00: [w]	writeback        | x14          | 0x00001b3f
@line:808   Cycle @176.00: [e]	mem_bypass.reg: x14 | .data: 00001b3f
@line:810   Cycle @176.00: [e]	exe_bypass.reg: x15 | .data: 00000140
@line:925   Cycle @176.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @176.00: [e]	0x00000001       | a: 0002ef88  | b: 00001b3f   | imm: 00000000 | result: 00030ac7
@line:937   Cycle @176.00: [e]	0x00000001       |a.a:0002ef88  |a.b:00001b3f   | res: 00030ac7 |
@line:1175  Cycle @176.00: [e]	own x10          |
@line:1662  Cycle @176.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @176.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @176.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @176.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @177.00: [w]	writeback        | x15          | 0x00000140
@line:173   Cycle @177.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @177.00: [e]	mem_bypass.reg: x00 | .data: 00001b3f
@line:810   Cycle @177.00: [e]	exe_bypass.reg: x10 | .data: 00030ac7
@line:925   Cycle @177.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @177.00: [e]	0x00000001       | a: 00000140  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @177.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @177.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @177.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @177.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @178.00: [w]	writeback        | x10          | 0x00030ac7
@line:1662  Cycle @178.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @178.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @178.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @178.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @179.00: [e]	mem_bypass.reg: x00 | .data: 00001b3f
@line:810   Cycle @179.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @179.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @179.00: [e]	0x00000001       | a: 00000140  | b: 00000000   | imm: 00000000 | result: 00000140
@line:937   Cycle @179.00: [e]	0x00000001       |a.a:00000140  |a.b:00000000   | res: 00000140 |
@line:1116  Cycle @179.00: [e]	mem-read         | addr: 0x00140| line: 0x00022 |
@line:1175  Cycle @179.00: [e]	own x14          |
@line:1662  Cycle @179.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @179.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @179.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @179.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @180.00: [e]	mem_bypass.reg: x00 | .data: 00001b3f
@line:810   Cycle @180.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @180.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @180.00: [e]	0x00000001       | a: 00000140  | b: 00000000   | imm: 00000004 | result: 00000144
@line:937   Cycle @180.00: [e]	0x00000001       |a.a:00000140  |a.b:00000004   | res: 00000144 |
@line:1175  Cycle @180.00: [e]	own x15          |
@line:1220  Cycle @180.00: [m]	mem.rdata        | 0x2e35
@line:1229  Cycle @180.00: [m]	mem.bypass       | x14 = 0x2e35
@line:1662  Cycle @180.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @180.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @180.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @180.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @181.00: [w]	writeback        | x14          | 0x00002e35
@line:808   Cycle @181.00: [e]	mem_bypass.reg: x14 | .data: 00002e35
@line:810   Cycle @181.00: [e]	exe_bypass.reg: x15 | .data: 00000144
@line:925   Cycle @181.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @181.00: [e]	0x00000001       | a: 00030ac7  | b: 00002e35   | imm: 00000000 | result: 000338fc
@line:937   Cycle @181.00: [e]	0x00000001       |a.a:00030ac7  |a.b:00002e35   | res: 000338fc |
@line:1175  Cycle @181.00: [e]	own x10          |
@line:1662  Cycle @181.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @181.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @181.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @181.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @182.00: [w]	writeback        | x15          | 0x00000144
@line:173   Cycle @182.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @182.00: [e]	mem_bypass.reg: x00 | .data: 00002e35
@line:810   Cycle @182.00: [e]	exe_bypass.reg: x10 | .data: 000338fc
@line:925   Cycle @182.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @182.00: [e]	0x00000001       | a: 00000144  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @182.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @182.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @182.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @182.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @183.00: [w]	writeback        | x10          | 0x000338fc
@line:1662  Cycle @183.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @183.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @183.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @183.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @184.00: [e]	mem_bypass.reg: x00 | .data: 00002e35
@line:810   Cycle @184.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @184.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @184.00: [e]	0x00000001       | a: 00000144  | b: 00000000   | imm: 00000000 | result: 00000144
@line:937   Cycle @184.00: [e]	0x00000001       |a.a:00000144  |a.b:00000000   | res: 00000144 |
@line:1116  Cycle @184.00: [e]	mem-read         | addr: 0x00144| line: 0x00023 |
@line:1175  Cycle @184.00: [e]	own x14          |
@line:1662  Cycle @184.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @184.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @184.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @184.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @185.00: [e]	mem_bypass.reg: x00 | .data: 00002e35
@line:810   Cycle @185.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @185.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @185.00: [e]	0x00000001       | a: 00000144  | b: 00000000   | imm: 00000004 | result: 00000148
@line:937   Cycle @185.00: [e]	0x00000001       |a.a:00000144  |a.b:00000004   | res: 00000148 |
@line:1175  Cycle @185.00: [e]	own x15          |
@line:1220  Cycle @185.00: [m]	mem.rdata        | 0x2777
@line:1229  Cycle @185.00: [m]	mem.bypass       | x14 = 0x2777
@line:1662  Cycle @185.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @185.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @185.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @185.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @186.00: [w]	writeback        | x14          | 0x00002777
@line:808   Cycle @186.00: [e]	mem_bypass.reg: x14 | .data: 00002777
@line:810   Cycle @186.00: [e]	exe_bypass.reg: x15 | .data: 00000148
@line:925   Cycle @186.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @186.00: [e]	0x00000001       | a: 000338fc  | b: 00002777   | imm: 00000000 | result: 00036073
@line:937   Cycle @186.00: [e]	0x00000001       |a.a:000338fc  |a.b:00002777   | res: 00036073 |
@line:1175  Cycle @186.00: [e]	own x10          |
@line:1662  Cycle @186.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @186.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @186.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @186.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @187.00: [w]	writeback        | x15          | 0x00000148
@line:173   Cycle @187.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @187.00: [e]	mem_bypass.reg: x00 | .data: 00002777
@line:810   Cycle @187.00: [e]	exe_bypass.reg: x10 | .data: 00036073
@line:925   Cycle @187.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @187.00: [e]	0x00000001       | a: 00000148  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @187.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @187.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @187.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @187.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @188.00: [w]	writeback        | x10          | 0x00036073
@line:1662  Cycle @188.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @188.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @188.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @188.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @189.00: [e]	mem_bypass.reg: x00 | .data: 00002777
@line:810   Cycle @189.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @189.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @189.00: [e]	0x00000001       | a: 00000148  | b: 00000000   | imm: 00000000 | result: 00000148
@line:937   Cycle @189.00: [e]	0x00000001       |a.a:00000148  |a.b:00000000   | res: 00000148 |
@line:1116  Cycle @189.00: [e]	mem-read         | addr: 0x00148| line: 0x00024 |
@line:1175  Cycle @189.00: [e]	own x14          |
@line:1662  Cycle @189.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @189.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @189.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @189.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @190.00: [e]	mem_bypass.reg: x00 | .data: 00002777
@line:810   Cycle @190.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @190.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @190.00: [e]	0x00000001       | a: 00000148  | b: 00000000   | imm: 00000004 | result: 0000014c
@line:937   Cycle @190.00: [e]	0x00000001       |a.a:00000148  |a.b:00000004   | res: 0000014c |
@line:1175  Cycle @190.00: [e]	own x15          |
@line:1220  Cycle @190.00: [m]	mem.rdata        | 0x2493
@line:1229  Cycle @190.00: [m]	mem.bypass       | x14 = 0x2493
@line:1662  Cycle @190.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @190.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @190.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @190.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @191.00: [w]	writeback        | x14          | 0x00002493
@line:808   Cycle @191.00: [e]	mem_bypass.reg: x14 | .data: 00002493
@line:810   Cycle @191.00: [e]	exe_bypass.reg: x15 | .data: 0000014c
@line:925   Cycle @191.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @191.00: [e]	0x00000001       | a: 00036073  | b: 00002493   | imm: 00000000 | result: 00038506
@line:937   Cycle @191.00: [e]	0x00000001       |a.a:00036073  |a.b:00002493   | res: 00038506 |
@line:1175  Cycle @191.00: [e]	own x10          |
@line:1662  Cycle @191.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @191.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @191.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @191.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @192.00: [w]	writeback        | x15          | 0x0000014c
@line:173   Cycle @192.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @192.00: [e]	mem_bypass.reg: x00 | .data: 00002493
@line:810   Cycle @192.00: [e]	exe_bypass.reg: x10 | .data: 00038506
@line:925   Cycle @192.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @192.00: [e]	0x00000001       | a: 0000014c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @192.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @192.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @192.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @192.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @193.00: [w]	writeback        | x10          | 0x00038506
@line:1662  Cycle @193.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @193.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @193.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @193.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @194.00: [e]	mem_bypass.reg: x00 | .data: 00002493
@line:810   Cycle @194.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @194.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @194.00: [e]	0x00000001       | a: 0000014c  | b: 00000000   | imm: 00000000 | result: 0000014c
@line:937   Cycle @194.00: [e]	0x00000001       |a.a:0000014c  |a.b:00000000   | res: 0000014c |
@line:1116  Cycle @194.00: [e]	mem-read         | addr: 0x0014c| line: 0x00025 |
@line:1175  Cycle @194.00: [e]	own x14          |
@line:1662  Cycle @194.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @194.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @194.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @194.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @195.00: [e]	mem_bypass.reg: x00 | .data: 00002493
@line:810   Cycle @195.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @195.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @195.00: [e]	0x00000001       | a: 0000014c  | b: 00000000   | imm: 00000004 | result: 00000150
@line:937   Cycle @195.00: [e]	0x00000001       |a.a:0000014c  |a.b:00000004   | res: 00000150 |
@line:1175  Cycle @195.00: [e]	own x15          |
@line:1220  Cycle @195.00: [m]	mem.rdata        | 0x29dd
@line:1229  Cycle @195.00: [m]	mem.bypass       | x14 = 0x29dd
@line:1662  Cycle @195.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @195.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @195.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @195.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @196.00: [w]	writeback        | x14          | 0x000029dd
@line:808   Cycle @196.00: [e]	mem_bypass.reg: x14 | .data: 000029dd
@line:810   Cycle @196.00: [e]	exe_bypass.reg: x15 | .data: 00000150
@line:925   Cycle @196.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @196.00: [e]	0x00000001       | a: 00038506  | b: 000029dd   | imm: 00000000 | result: 0003aee3
@line:937   Cycle @196.00: [e]	0x00000001       |a.a:00038506  |a.b:000029dd   | res: 0003aee3 |
@line:1175  Cycle @196.00: [e]	own x10          |
@line:1662  Cycle @196.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @196.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @196.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @196.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @197.00: [w]	writeback        | x15          | 0x00000150
@line:173   Cycle @197.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @197.00: [e]	mem_bypass.reg: x00 | .data: 000029dd
@line:810   Cycle @197.00: [e]	exe_bypass.reg: x10 | .data: 0003aee3
@line:925   Cycle @197.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @197.00: [e]	0x00000001       | a: 00000150  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @197.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @197.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @197.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @197.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @198.00: [w]	writeback        | x10          | 0x0003aee3
@line:1662  Cycle @198.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @198.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @198.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @198.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @199.00: [e]	mem_bypass.reg: x00 | .data: 000029dd
@line:810   Cycle @199.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @199.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @199.00: [e]	0x00000001       | a: 00000150  | b: 00000000   | imm: 00000000 | result: 00000150
@line:937   Cycle @199.00: [e]	0x00000001       |a.a:00000150  |a.b:00000000   | res: 00000150 |
@line:1116  Cycle @199.00: [e]	mem-read         | addr: 0x00150| line: 0x00026 |
@line:1175  Cycle @199.00: [e]	own x14          |
@line:1662  Cycle @199.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @199.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @199.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @199.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @200.00: [e]	mem_bypass.reg: x00 | .data: 000029dd
@line:810   Cycle @200.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @200.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @200.00: [e]	0x00000001       | a: 00000150  | b: 00000000   | imm: 00000004 | result: 00000154
@line:937   Cycle @200.00: [e]	0x00000001       |a.a:00000150  |a.b:00000004   | res: 00000154 |
@line:1175  Cycle @200.00: [e]	own x15          |
@line:1220  Cycle @200.00: [m]	mem.rdata        | 0x3000
@line:1229  Cycle @200.00: [m]	mem.bypass       | x14 = 0x3000
@line:1662  Cycle @200.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @200.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @200.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @200.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @201.00: [w]	writeback        | x14          | 0x00003000
@line:808   Cycle @201.00: [e]	mem_bypass.reg: x14 | .data: 00003000
@line:810   Cycle @201.00: [e]	exe_bypass.reg: x15 | .data: 00000154
@line:925   Cycle @201.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @201.00: [e]	0x00000001       | a: 0003aee3  | b: 00003000   | imm: 00000000 | result: 0003dee3
@line:937   Cycle @201.00: [e]	0x00000001       |a.a:0003aee3  |a.b:00003000   | res: 0003dee3 |
@line:1175  Cycle @201.00: [e]	own x10          |
@line:1662  Cycle @201.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @201.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @201.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @201.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @202.00: [w]	writeback        | x15          | 0x00000154
@line:173   Cycle @202.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @202.00: [e]	mem_bypass.reg: x00 | .data: 00003000
@line:810   Cycle @202.00: [e]	exe_bypass.reg: x10 | .data: 0003dee3
@line:925   Cycle @202.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @202.00: [e]	0x00000001       | a: 00000154  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @202.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @202.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @202.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @202.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @203.00: [w]	writeback        | x10          | 0x0003dee3
@line:1662  Cycle @203.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @203.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @203.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @203.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @204.00: [e]	mem_bypass.reg: x00 | .data: 00003000
@line:810   Cycle @204.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @204.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @204.00: [e]	0x00000001       | a: 00000154  | b: 00000000   | imm: 00000000 | result: 00000154
@line:937   Cycle @204.00: [e]	0x00000001       |a.a:00000154  |a.b:00000000   | res: 00000154 |
@line:1116  Cycle @204.00: [e]	mem-read         | addr: 0x00154| line: 0x00027 |
@line:1175  Cycle @204.00: [e]	own x14          |
@line:1662  Cycle @204.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @204.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @204.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @204.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @205.00: [e]	mem_bypass.reg: x00 | .data: 00003000
@line:810   Cycle @205.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @205.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @205.00: [e]	0x00000001       | a: 00000154  | b: 00000000   | imm: 00000004 | result: 00000158
@line:937   Cycle @205.00: [e]	0x00000001       |a.a:00000154  |a.b:00000004   | res: 00000158 |
@line:1175  Cycle @205.00: [e]	own x15          |
@line:1220  Cycle @205.00: [m]	mem.rdata        | 0x640
@line:1229  Cycle @205.00: [m]	mem.bypass       | x14 = 0x640
@line:1662  Cycle @205.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @205.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @205.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @205.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @206.00: [w]	writeback        | x14          | 0x00000640
@line:808   Cycle @206.00: [e]	mem_bypass.reg: x14 | .data: 00000640
@line:810   Cycle @206.00: [e]	exe_bypass.reg: x15 | .data: 00000158
@line:925   Cycle @206.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @206.00: [e]	0x00000001       | a: 0003dee3  | b: 00000640   | imm: 00000000 | result: 0003e523
@line:937   Cycle @206.00: [e]	0x00000001       |a.a:0003dee3  |a.b:00000640   | res: 0003e523 |
@line:1175  Cycle @206.00: [e]	own x10          |
@line:1662  Cycle @206.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @206.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @206.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @206.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @207.00: [w]	writeback        | x15          | 0x00000158
@line:173   Cycle @207.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @207.00: [e]	mem_bypass.reg: x00 | .data: 00000640
@line:810   Cycle @207.00: [e]	exe_bypass.reg: x10 | .data: 0003e523
@line:925   Cycle @207.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @207.00: [e]	0x00000001       | a: 00000158  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @207.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @207.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @207.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @207.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @208.00: [w]	writeback        | x10          | 0x0003e523
@line:1662  Cycle @208.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @208.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @208.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @208.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @209.00: [e]	mem_bypass.reg: x00 | .data: 00000640
@line:810   Cycle @209.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @209.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @209.00: [e]	0x00000001       | a: 00000158  | b: 00000000   | imm: 00000000 | result: 00000158
@line:937   Cycle @209.00: [e]	0x00000001       |a.a:00000158  |a.b:00000000   | res: 00000158 |
@line:1116  Cycle @209.00: [e]	mem-read         | addr: 0x00158| line: 0x00028 |
@line:1175  Cycle @209.00: [e]	own x14          |
@line:1662  Cycle @209.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @209.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @209.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @209.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @210.00: [e]	mem_bypass.reg: x00 | .data: 00000640
@line:810   Cycle @210.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @210.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @210.00: [e]	0x00000001       | a: 00000158  | b: 00000000   | imm: 00000004 | result: 0000015c
@line:937   Cycle @210.00: [e]	0x00000001       |a.a:00000158  |a.b:00000004   | res: 0000015c |
@line:1175  Cycle @210.00: [e]	own x15          |
@line:1220  Cycle @210.00: [m]	mem.rdata        | 0x2596
@line:1229  Cycle @210.00: [m]	mem.bypass       | x14 = 0x2596
@line:1662  Cycle @210.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @210.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @210.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @210.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @211.00: [w]	writeback        | x14          | 0x00002596
@line:808   Cycle @211.00: [e]	mem_bypass.reg: x14 | .data: 00002596
@line:810   Cycle @211.00: [e]	exe_bypass.reg: x15 | .data: 0000015c
@line:925   Cycle @211.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @211.00: [e]	0x00000001       | a: 0003e523  | b: 00002596   | imm: 00000000 | result: 00040ab9
@line:937   Cycle @211.00: [e]	0x00000001       |a.a:0003e523  |a.b:00002596   | res: 00040ab9 |
@line:1175  Cycle @211.00: [e]	own x10          |
@line:1662  Cycle @211.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @211.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @211.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @211.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @212.00: [w]	writeback        | x15          | 0x0000015c
@line:173   Cycle @212.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @212.00: [e]	mem_bypass.reg: x00 | .data: 00002596
@line:810   Cycle @212.00: [e]	exe_bypass.reg: x10 | .data: 00040ab9
@line:925   Cycle @212.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @212.00: [e]	0x00000001       | a: 0000015c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @212.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @212.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @212.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @212.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @213.00: [w]	writeback        | x10          | 0x00040ab9
@line:1662  Cycle @213.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @213.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @213.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @213.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @214.00: [e]	mem_bypass.reg: x00 | .data: 00002596
@line:810   Cycle @214.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @214.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @214.00: [e]	0x00000001       | a: 0000015c  | b: 00000000   | imm: 00000000 | result: 0000015c
@line:937   Cycle @214.00: [e]	0x00000001       |a.a:0000015c  |a.b:00000000   | res: 0000015c |
@line:1116  Cycle @214.00: [e]	mem-read         | addr: 0x0015c| line: 0x00029 |
@line:1175  Cycle @214.00: [e]	own x14          |
@line:1662  Cycle @214.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @214.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @214.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @214.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @215.00: [e]	mem_bypass.reg: x00 | .data: 00002596
@line:810   Cycle @215.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @215.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @215.00: [e]	0x00000001       | a: 0000015c  | b: 00000000   | imm: 00000004 | result: 00000160
@line:937   Cycle @215.00: [e]	0x00000001       |a.a:0000015c  |a.b:00000004   | res: 00000160 |
@line:1175  Cycle @215.00: [e]	own x15          |
@line:1220  Cycle @215.00: [m]	mem.rdata        | 0x209
@line:1229  Cycle @215.00: [m]	mem.bypass       | x14 = 0x209
@line:1662  Cycle @215.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @215.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @215.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @215.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @216.00: [w]	writeback        | x14          | 0x00000209
@line:808   Cycle @216.00: [e]	mem_bypass.reg: x14 | .data: 00000209
@line:810   Cycle @216.00: [e]	exe_bypass.reg: x15 | .data: 00000160
@line:925   Cycle @216.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @216.00: [e]	0x00000001       | a: 00040ab9  | b: 00000209   | imm: 00000000 | result: 00040cc2
@line:937   Cycle @216.00: [e]	0x00000001       |a.a:00040ab9  |a.b:00000209   | res: 00040cc2 |
@line:1175  Cycle @216.00: [e]	own x10          |
@line:1662  Cycle @216.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @216.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @216.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @216.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @217.00: [w]	writeback        | x15          | 0x00000160
@line:173   Cycle @217.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @217.00: [e]	mem_bypass.reg: x00 | .data: 00000209
@line:810   Cycle @217.00: [e]	exe_bypass.reg: x10 | .data: 00040cc2
@line:925   Cycle @217.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @217.00: [e]	0x00000001       | a: 00000160  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @217.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @217.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @217.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @217.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @218.00: [w]	writeback        | x10          | 0x00040cc2
@line:1662  Cycle @218.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @218.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @218.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @218.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @219.00: [e]	mem_bypass.reg: x00 | .data: 00000209
@line:810   Cycle @219.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @219.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @219.00: [e]	0x00000001       | a: 00000160  | b: 00000000   | imm: 00000000 | result: 00000160
@line:937   Cycle @219.00: [e]	0x00000001       |a.a:00000160  |a.b:00000000   | res: 00000160 |
@line:1116  Cycle @219.00: [e]	mem-read         | addr: 0x00160| line: 0x0002a |
@line:1175  Cycle @219.00: [e]	own x14          |
@line:1662  Cycle @219.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @219.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @219.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @219.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @220.00: [e]	mem_bypass.reg: x00 | .data: 00000209
@line:810   Cycle @220.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @220.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @220.00: [e]	0x00000001       | a: 00000160  | b: 00000000   | imm: 00000004 | result: 00000164
@line:937   Cycle @220.00: [e]	0x00000001       |a.a:00000160  |a.b:00000004   | res: 00000164 |
@line:1175  Cycle @220.00: [e]	own x15          |
@line:1220  Cycle @220.00: [m]	mem.rdata        | 0x12af
@line:1229  Cycle @220.00: [m]	mem.bypass       | x14 = 0x12af
@line:1662  Cycle @220.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @220.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @220.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @220.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @221.00: [w]	writeback        | x14          | 0x000012af
@line:808   Cycle @221.00: [e]	mem_bypass.reg: x14 | .data: 000012af
@line:810   Cycle @221.00: [e]	exe_bypass.reg: x15 | .data: 00000164
@line:925   Cycle @221.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @221.00: [e]	0x00000001       | a: 00040cc2  | b: 000012af   | imm: 00000000 | result: 00041f71
@line:937   Cycle @221.00: [e]	0x00000001       |a.a:00040cc2  |a.b:000012af   | res: 00041f71 |
@line:1175  Cycle @221.00: [e]	own x10          |
@line:1662  Cycle @221.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @221.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @221.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @221.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @222.00: [w]	writeback        | x15          | 0x00000164
@line:173   Cycle @222.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @222.00: [e]	mem_bypass.reg: x00 | .data: 000012af
@line:810   Cycle @222.00: [e]	exe_bypass.reg: x10 | .data: 00041f71
@line:925   Cycle @222.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @222.00: [e]	0x00000001       | a: 00000164  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @222.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @222.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @222.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @222.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @223.00: [w]	writeback        | x10          | 0x00041f71
@line:1662  Cycle @223.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @223.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @223.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @223.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @224.00: [e]	mem_bypass.reg: x00 | .data: 000012af
@line:810   Cycle @224.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @224.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @224.00: [e]	0x00000001       | a: 00000164  | b: 00000000   | imm: 00000000 | result: 00000164
@line:937   Cycle @224.00: [e]	0x00000001       |a.a:00000164  |a.b:00000000   | res: 00000164 |
@line:1116  Cycle @224.00: [e]	mem-read         | addr: 0x00164| line: 0x0002b |
@line:1175  Cycle @224.00: [e]	own x14          |
@line:1662  Cycle @224.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @224.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @224.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @224.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @225.00: [e]	mem_bypass.reg: x00 | .data: 000012af
@line:810   Cycle @225.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @225.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @225.00: [e]	0x00000001       | a: 00000164  | b: 00000000   | imm: 00000004 | result: 00000168
@line:937   Cycle @225.00: [e]	0x00000001       |a.a:00000164  |a.b:00000004   | res: 00000168 |
@line:1175  Cycle @225.00: [e]	own x15          |
@line:1220  Cycle @225.00: [m]	mem.rdata        | 0x281a
@line:1229  Cycle @225.00: [m]	mem.bypass       | x14 = 0x281a
@line:1662  Cycle @225.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @225.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @225.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @225.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @226.00: [w]	writeback        | x14          | 0x0000281a
@line:808   Cycle @226.00: [e]	mem_bypass.reg: x14 | .data: 0000281a
@line:810   Cycle @226.00: [e]	exe_bypass.reg: x15 | .data: 00000168
@line:925   Cycle @226.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @226.00: [e]	0x00000001       | a: 00041f71  | b: 0000281a   | imm: 00000000 | result: 0004478b
@line:937   Cycle @226.00: [e]	0x00000001       |a.a:00041f71  |a.b:0000281a   | res: 0004478b |
@line:1175  Cycle @226.00: [e]	own x10          |
@line:1662  Cycle @226.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @226.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @226.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @226.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @227.00: [w]	writeback        | x15          | 0x00000168
@line:173   Cycle @227.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @227.00: [e]	mem_bypass.reg: x00 | .data: 0000281a
@line:810   Cycle @227.00: [e]	exe_bypass.reg: x10 | .data: 0004478b
@line:925   Cycle @227.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @227.00: [e]	0x00000001       | a: 00000168  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @227.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @227.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @227.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @227.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @228.00: [w]	writeback        | x10          | 0x0004478b
@line:1662  Cycle @228.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @228.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @228.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @228.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @229.00: [e]	mem_bypass.reg: x00 | .data: 0000281a
@line:810   Cycle @229.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @229.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @229.00: [e]	0x00000001       | a: 00000168  | b: 00000000   | imm: 00000000 | result: 00000168
@line:937   Cycle @229.00: [e]	0x00000001       |a.a:00000168  |a.b:00000000   | res: 00000168 |
@line:1116  Cycle @229.00: [e]	mem-read         | addr: 0x00168| line: 0x0002c |
@line:1175  Cycle @229.00: [e]	own x14          |
@line:1662  Cycle @229.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @229.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @229.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @229.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @230.00: [e]	mem_bypass.reg: x00 | .data: 0000281a
@line:810   Cycle @230.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @230.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @230.00: [e]	0x00000001       | a: 00000168  | b: 00000000   | imm: 00000004 | result: 0000016c
@line:937   Cycle @230.00: [e]	0x00000001       |a.a:00000168  |a.b:00000004   | res: 0000016c |
@line:1175  Cycle @230.00: [e]	own x15          |
@line:1220  Cycle @230.00: [m]	mem.rdata        | 0xc66
@line:1229  Cycle @230.00: [m]	mem.bypass       | x14 = 0xc66
@line:1662  Cycle @230.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @230.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @230.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @230.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @231.00: [w]	writeback        | x14          | 0x00000c66
@line:808   Cycle @231.00: [e]	mem_bypass.reg: x14 | .data: 00000c66
@line:810   Cycle @231.00: [e]	exe_bypass.reg: x15 | .data: 0000016c
@line:925   Cycle @231.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @231.00: [e]	0x00000001       | a: 0004478b  | b: 00000c66   | imm: 00000000 | result: 000453f1
@line:937   Cycle @231.00: [e]	0x00000001       |a.a:0004478b  |a.b:00000c66   | res: 000453f1 |
@line:1175  Cycle @231.00: [e]	own x10          |
@line:1662  Cycle @231.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @231.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @231.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @231.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @232.00: [w]	writeback        | x15          | 0x0000016c
@line:173   Cycle @232.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @232.00: [e]	mem_bypass.reg: x00 | .data: 00000c66
@line:810   Cycle @232.00: [e]	exe_bypass.reg: x10 | .data: 000453f1
@line:925   Cycle @232.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @232.00: [e]	0x00000001       | a: 0000016c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @232.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @232.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @232.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @232.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @233.00: [w]	writeback        | x10          | 0x000453f1
@line:1662  Cycle @233.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @233.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @233.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @233.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @234.00: [e]	mem_bypass.reg: x00 | .data: 00000c66
@line:810   Cycle @234.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @234.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @234.00: [e]	0x00000001       | a: 0000016c  | b: 00000000   | imm: 00000000 | result: 0000016c
@line:937   Cycle @234.00: [e]	0x00000001       |a.a:0000016c  |a.b:00000000   | res: 0000016c |
@line:1116  Cycle @234.00: [e]	mem-read         | addr: 0x0016c| line: 0x0002d |
@line:1175  Cycle @234.00: [e]	own x14          |
@line:1662  Cycle @234.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @234.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @234.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @234.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @235.00: [e]	mem_bypass.reg: x00 | .data: 00000c66
@line:810   Cycle @235.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @235.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @235.00: [e]	0x00000001       | a: 0000016c  | b: 00000000   | imm: 00000004 | result: 00000170
@line:937   Cycle @235.00: [e]	0x00000001       |a.a:0000016c  |a.b:00000004   | res: 00000170 |
@line:1175  Cycle @235.00: [e]	own x15          |
@line:1220  Cycle @235.00: [m]	mem.rdata        | 0x1e93
@line:1229  Cycle @235.00: [m]	mem.bypass       | x14 = 0x1e93
@line:1662  Cycle @235.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @235.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @235.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @235.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @236.00: [w]	writeback        | x14          | 0x00001e93
@line:808   Cycle @236.00: [e]	mem_bypass.reg: x14 | .data: 00001e93
@line:810   Cycle @236.00: [e]	exe_bypass.reg: x15 | .data: 00000170
@line:925   Cycle @236.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @236.00: [e]	0x00000001       | a: 000453f1  | b: 00001e93   | imm: 00000000 | result: 00047284
@line:937   Cycle @236.00: [e]	0x00000001       |a.a:000453f1  |a.b:00001e93   | res: 00047284 |
@line:1175  Cycle @236.00: [e]	own x10          |
@line:1662  Cycle @236.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @236.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @236.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @236.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @237.00: [w]	writeback        | x15          | 0x00000170
@line:173   Cycle @237.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @237.00: [e]	mem_bypass.reg: x00 | .data: 00001e93
@line:810   Cycle @237.00: [e]	exe_bypass.reg: x10 | .data: 00047284
@line:925   Cycle @237.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @237.00: [e]	0x00000001       | a: 00000170  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @237.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @237.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @237.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @237.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @238.00: [w]	writeback        | x10          | 0x00047284
@line:1662  Cycle @238.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @238.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @238.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @238.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @239.00: [e]	mem_bypass.reg: x00 | .data: 00001e93
@line:810   Cycle @239.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @239.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @239.00: [e]	0x00000001       | a: 00000170  | b: 00000000   | imm: 00000000 | result: 00000170
@line:937   Cycle @239.00: [e]	0x00000001       |a.a:00000170  |a.b:00000000   | res: 00000170 |
@line:1116  Cycle @239.00: [e]	mem-read         | addr: 0x00170| line: 0x0002e |
@line:1175  Cycle @239.00: [e]	own x14          |
@line:1662  Cycle @239.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @239.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @239.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @239.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @240.00: [e]	mem_bypass.reg: x00 | .data: 00001e93
@line:810   Cycle @240.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @240.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @240.00: [e]	0x00000001       | a: 00000170  | b: 00000000   | imm: 00000004 | result: 00000174
@line:937   Cycle @240.00: [e]	0x00000001       |a.a:00000170  |a.b:00000004   | res: 00000174 |
@line:1175  Cycle @240.00: [e]	own x15          |
@line:1220  Cycle @240.00: [m]	mem.rdata        | 0x778
@line:1229  Cycle @240.00: [m]	mem.bypass       | x14 = 0x778
@line:1662  Cycle @240.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @240.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @240.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @240.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @241.00: [w]	writeback        | x14          | 0x00000778
@line:808   Cycle @241.00: [e]	mem_bypass.reg: x14 | .data: 00000778
@line:810   Cycle @241.00: [e]	exe_bypass.reg: x15 | .data: 00000174
@line:925   Cycle @241.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @241.00: [e]	0x00000001       | a: 00047284  | b: 00000778   | imm: 00000000 | result: 000479fc
@line:937   Cycle @241.00: [e]	0x00000001       |a.a:00047284  |a.b:00000778   | res: 000479fc |
@line:1175  Cycle @241.00: [e]	own x10          |
@line:1662  Cycle @241.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @241.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @241.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @241.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @242.00: [w]	writeback        | x15          | 0x00000174
@line:173   Cycle @242.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @242.00: [e]	mem_bypass.reg: x00 | .data: 00000778
@line:810   Cycle @242.00: [e]	exe_bypass.reg: x10 | .data: 000479fc
@line:925   Cycle @242.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @242.00: [e]	0x00000001       | a: 00000174  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @242.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @242.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @242.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @242.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @243.00: [w]	writeback        | x10          | 0x000479fc
@line:1662  Cycle @243.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @243.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @243.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @243.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @244.00: [e]	mem_bypass.reg: x00 | .data: 00000778
@line:810   Cycle @244.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @244.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @244.00: [e]	0x00000001       | a: 00000174  | b: 00000000   | imm: 00000000 | result: 00000174
@line:937   Cycle @244.00: [e]	0x00000001       |a.a:00000174  |a.b:00000000   | res: 00000174 |
@line:1116  Cycle @244.00: [e]	mem-read         | addr: 0x00174| line: 0x0002f |
@line:1175  Cycle @244.00: [e]	own x14          |
@line:1662  Cycle @244.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @244.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @244.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @244.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @245.00: [e]	mem_bypass.reg: x00 | .data: 00000778
@line:810   Cycle @245.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @245.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @245.00: [e]	0x00000001       | a: 00000174  | b: 00000000   | imm: 00000004 | result: 00000178
@line:937   Cycle @245.00: [e]	0x00000001       |a.a:00000174  |a.b:00000004   | res: 00000178 |
@line:1175  Cycle @245.00: [e]	own x15          |
@line:1220  Cycle @245.00: [m]	mem.rdata        | 0x1068
@line:1229  Cycle @245.00: [m]	mem.bypass       | x14 = 0x1068
@line:1662  Cycle @245.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @245.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @245.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @245.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @246.00: [w]	writeback        | x14          | 0x00001068
@line:808   Cycle @246.00: [e]	mem_bypass.reg: x14 | .data: 00001068
@line:810   Cycle @246.00: [e]	exe_bypass.reg: x15 | .data: 00000178
@line:925   Cycle @246.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @246.00: [e]	0x00000001       | a: 000479fc  | b: 00001068   | imm: 00000000 | result: 00048a64
@line:937   Cycle @246.00: [e]	0x00000001       |a.a:000479fc  |a.b:00001068   | res: 00048a64 |
@line:1175  Cycle @246.00: [e]	own x10          |
@line:1662  Cycle @246.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @246.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @246.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @246.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @247.00: [w]	writeback        | x15          | 0x00000178
@line:173   Cycle @247.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @247.00: [e]	mem_bypass.reg: x00 | .data: 00001068
@line:810   Cycle @247.00: [e]	exe_bypass.reg: x10 | .data: 00048a64
@line:925   Cycle @247.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @247.00: [e]	0x00000001       | a: 00000178  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @247.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @247.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @247.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @247.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @248.00: [w]	writeback        | x10          | 0x00048a64
@line:1662  Cycle @248.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @248.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @248.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @248.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @249.00: [e]	mem_bypass.reg: x00 | .data: 00001068
@line:810   Cycle @249.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @249.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @249.00: [e]	0x00000001       | a: 00000178  | b: 00000000   | imm: 00000000 | result: 00000178
@line:937   Cycle @249.00: [e]	0x00000001       |a.a:00000178  |a.b:00000000   | res: 00000178 |
@line:1116  Cycle @249.00: [e]	mem-read         | addr: 0x00178| line: 0x00030 |
@line:1175  Cycle @249.00: [e]	own x14          |
@line:1662  Cycle @249.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @249.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @249.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @249.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @250.00: [e]	mem_bypass.reg: x00 | .data: 00001068
@line:810   Cycle @250.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @250.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @250.00: [e]	0x00000001       | a: 00000178  | b: 00000000   | imm: 00000004 | result: 0000017c
@line:937   Cycle @250.00: [e]	0x00000001       |a.a:00000178  |a.b:00000004   | res: 0000017c |
@line:1175  Cycle @250.00: [e]	own x15          |
@line:1220  Cycle @250.00: [m]	mem.rdata        | 0x11aa
@line:1229  Cycle @250.00: [m]	mem.bypass       | x14 = 0x11aa
@line:1662  Cycle @250.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @250.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @250.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @250.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @251.00: [w]	writeback        | x14          | 0x000011aa
@line:808   Cycle @251.00: [e]	mem_bypass.reg: x14 | .data: 000011aa
@line:810   Cycle @251.00: [e]	exe_bypass.reg: x15 | .data: 0000017c
@line:925   Cycle @251.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @251.00: [e]	0x00000001       | a: 00048a64  | b: 000011aa   | imm: 00000000 | result: 00049c0e
@line:937   Cycle @251.00: [e]	0x00000001       |a.a:00048a64  |a.b:000011aa   | res: 00049c0e |
@line:1175  Cycle @251.00: [e]	own x10          |
@line:1662  Cycle @251.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @251.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @251.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @251.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @252.00: [w]	writeback        | x15          | 0x0000017c
@line:173   Cycle @252.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @252.00: [e]	mem_bypass.reg: x00 | .data: 000011aa
@line:810   Cycle @252.00: [e]	exe_bypass.reg: x10 | .data: 00049c0e
@line:925   Cycle @252.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @252.00: [e]	0x00000001       | a: 0000017c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @252.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @252.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @252.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @252.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @253.00: [w]	writeback        | x10          | 0x00049c0e
@line:1662  Cycle @253.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @253.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @253.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @253.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @254.00: [e]	mem_bypass.reg: x00 | .data: 000011aa
@line:810   Cycle @254.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @254.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @254.00: [e]	0x00000001       | a: 0000017c  | b: 00000000   | imm: 00000000 | result: 0000017c
@line:937   Cycle @254.00: [e]	0x00000001       |a.a:0000017c  |a.b:00000000   | res: 0000017c |
@line:1116  Cycle @254.00: [e]	mem-read         | addr: 0x0017c| line: 0x00031 |
@line:1175  Cycle @254.00: [e]	own x14          |
@line:1662  Cycle @254.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @254.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @254.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @254.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @255.00: [e]	mem_bypass.reg: x00 | .data: 000011aa
@line:810   Cycle @255.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @255.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @255.00: [e]	0x00000001       | a: 0000017c  | b: 00000000   | imm: 00000004 | result: 00000180
@line:937   Cycle @255.00: [e]	0x00000001       |a.a:0000017c  |a.b:00000004   | res: 00000180 |
@line:1175  Cycle @255.00: [e]	own x15          |
@line:1220  Cycle @255.00: [m]	mem.rdata        | 0x270a
@line:1229  Cycle @255.00: [m]	mem.bypass       | x14 = 0x270a
@line:1662  Cycle @255.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @255.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @255.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @255.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @256.00: [w]	writeback        | x14          | 0x0000270a
@line:808   Cycle @256.00: [e]	mem_bypass.reg: x14 | .data: 0000270a
@line:810   Cycle @256.00: [e]	exe_bypass.reg: x15 | .data: 00000180
@line:925   Cycle @256.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @256.00: [e]	0x00000001       | a: 00049c0e  | b: 0000270a   | imm: 00000000 | result: 0004c318
@line:937   Cycle @256.00: [e]	0x00000001       |a.a:00049c0e  |a.b:0000270a   | res: 0004c318 |
@line:1175  Cycle @256.00: [e]	own x10          |
@line:1662  Cycle @256.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @256.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @256.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @256.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @257.00: [w]	writeback        | x15          | 0x00000180
@line:173   Cycle @257.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @257.00: [e]	mem_bypass.reg: x00 | .data: 0000270a
@line:810   Cycle @257.00: [e]	exe_bypass.reg: x10 | .data: 0004c318
@line:925   Cycle @257.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @257.00: [e]	0x00000001       | a: 00000180  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @257.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @257.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @257.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @257.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @258.00: [w]	writeback        | x10          | 0x0004c318
@line:1662  Cycle @258.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @258.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @258.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @258.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @259.00: [e]	mem_bypass.reg: x00 | .data: 0000270a
@line:810   Cycle @259.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @259.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @259.00: [e]	0x00000001       | a: 00000180  | b: 00000000   | imm: 00000000 | result: 00000180
@line:937   Cycle @259.00: [e]	0x00000001       |a.a:00000180  |a.b:00000000   | res: 00000180 |
@line:1116  Cycle @259.00: [e]	mem-read         | addr: 0x00180| line: 0x00032 |
@line:1175  Cycle @259.00: [e]	own x14          |
@line:1662  Cycle @259.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @259.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @259.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @259.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @260.00: [e]	mem_bypass.reg: x00 | .data: 0000270a
@line:810   Cycle @260.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @260.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @260.00: [e]	0x00000001       | a: 00000180  | b: 00000000   | imm: 00000004 | result: 00000184
@line:937   Cycle @260.00: [e]	0x00000001       |a.a:00000180  |a.b:00000004   | res: 00000184 |
@line:1175  Cycle @260.00: [e]	own x15          |
@line:1220  Cycle @260.00: [m]	mem.rdata        | 0x3010
@line:1229  Cycle @260.00: [m]	mem.bypass       | x14 = 0x3010
@line:1662  Cycle @260.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @260.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @260.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @260.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @261.00: [w]	writeback        | x14          | 0x00003010
@line:808   Cycle @261.00: [e]	mem_bypass.reg: x14 | .data: 00003010
@line:810   Cycle @261.00: [e]	exe_bypass.reg: x15 | .data: 00000184
@line:925   Cycle @261.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @261.00: [e]	0x00000001       | a: 0004c318  | b: 00003010   | imm: 00000000 | result: 0004f328
@line:937   Cycle @261.00: [e]	0x00000001       |a.a:0004c318  |a.b:00003010   | res: 0004f328 |
@line:1175  Cycle @261.00: [e]	own x10          |
@line:1662  Cycle @261.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @261.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @261.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @261.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @262.00: [w]	writeback        | x15          | 0x00000184
@line:173   Cycle @262.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @262.00: [e]	mem_bypass.reg: x00 | .data: 00003010
@line:810   Cycle @262.00: [e]	exe_bypass.reg: x10 | .data: 0004f328
@line:925   Cycle @262.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @262.00: [e]	0x00000001       | a: 00000184  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @262.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @262.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @262.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @262.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @263.00: [w]	writeback        | x10          | 0x0004f328
@line:1662  Cycle @263.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @263.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @263.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @263.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @264.00: [e]	mem_bypass.reg: x00 | .data: 00003010
@line:810   Cycle @264.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @264.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @264.00: [e]	0x00000001       | a: 00000184  | b: 00000000   | imm: 00000000 | result: 00000184
@line:937   Cycle @264.00: [e]	0x00000001       |a.a:00000184  |a.b:00000000   | res: 00000184 |
@line:1116  Cycle @264.00: [e]	mem-read         | addr: 0x00184| line: 0x00033 |
@line:1175  Cycle @264.00: [e]	own x14          |
@line:1662  Cycle @264.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @264.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @264.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @264.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @265.00: [e]	mem_bypass.reg: x00 | .data: 00003010
@line:810   Cycle @265.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @265.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @265.00: [e]	0x00000001       | a: 00000184  | b: 00000000   | imm: 00000004 | result: 00000188
@line:937   Cycle @265.00: [e]	0x00000001       |a.a:00000184  |a.b:00000004   | res: 00000188 |
@line:1175  Cycle @265.00: [e]	own x15          |
@line:1220  Cycle @265.00: [m]	mem.rdata        | 0xa96
@line:1229  Cycle @265.00: [m]	mem.bypass       | x14 = 0xa96
@line:1662  Cycle @265.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @265.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @265.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @265.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @266.00: [w]	writeback        | x14          | 0x00000a96
@line:808   Cycle @266.00: [e]	mem_bypass.reg: x14 | .data: 00000a96
@line:810   Cycle @266.00: [e]	exe_bypass.reg: x15 | .data: 00000188
@line:925   Cycle @266.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @266.00: [e]	0x00000001       | a: 0004f328  | b: 00000a96   | imm: 00000000 | result: 0004fdbe
@line:937   Cycle @266.00: [e]	0x00000001       |a.a:0004f328  |a.b:00000a96   | res: 0004fdbe |
@line:1175  Cycle @266.00: [e]	own x10          |
@line:1662  Cycle @266.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @266.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @266.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @266.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @267.00: [w]	writeback        | x15          | 0x00000188
@line:173   Cycle @267.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @267.00: [e]	mem_bypass.reg: x00 | .data: 00000a96
@line:810   Cycle @267.00: [e]	exe_bypass.reg: x10 | .data: 0004fdbe
@line:925   Cycle @267.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @267.00: [e]	0x00000001       | a: 00000188  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @267.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @267.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @267.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @267.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @268.00: [w]	writeback        | x10          | 0x0004fdbe
@line:1662  Cycle @268.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @268.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @268.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @268.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @269.00: [e]	mem_bypass.reg: x00 | .data: 00000a96
@line:810   Cycle @269.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @269.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @269.00: [e]	0x00000001       | a: 00000188  | b: 00000000   | imm: 00000000 | result: 00000188
@line:937   Cycle @269.00: [e]	0x00000001       |a.a:00000188  |a.b:00000000   | res: 00000188 |
@line:1116  Cycle @269.00: [e]	mem-read         | addr: 0x00188| line: 0x00034 |
@line:1175  Cycle @269.00: [e]	own x14          |
@line:1662  Cycle @269.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @269.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @269.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @269.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @270.00: [e]	mem_bypass.reg: x00 | .data: 00000a96
@line:810   Cycle @270.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @270.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @270.00: [e]	0x00000001       | a: 00000188  | b: 00000000   | imm: 00000004 | result: 0000018c
@line:937   Cycle @270.00: [e]	0x00000001       |a.a:00000188  |a.b:00000004   | res: 0000018c |
@line:1175  Cycle @270.00: [e]	own x15          |
@line:1220  Cycle @270.00: [m]	mem.rdata        | 0x2350
@line:1229  Cycle @270.00: [m]	mem.bypass       | x14 = 0x2350
@line:1662  Cycle @270.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @270.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @270.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @270.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @271.00: [w]	writeback        | x14          | 0x00002350
@line:808   Cycle @271.00: [e]	mem_bypass.reg: x14 | .data: 00002350
@line:810   Cycle @271.00: [e]	exe_bypass.reg: x15 | .data: 0000018c
@line:925   Cycle @271.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @271.00: [e]	0x00000001       | a: 0004fdbe  | b: 00002350   | imm: 00000000 | result: 0005210e
@line:937   Cycle @271.00: [e]	0x00000001       |a.a:0004fdbe  |a.b:00002350   | res: 0005210e |
@line:1175  Cycle @271.00: [e]	own x10          |
@line:1662  Cycle @271.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @271.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @271.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @271.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @272.00: [w]	writeback        | x15          | 0x0000018c
@line:173   Cycle @272.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @272.00: [e]	mem_bypass.reg: x00 | .data: 00002350
@line:810   Cycle @272.00: [e]	exe_bypass.reg: x10 | .data: 0005210e
@line:925   Cycle @272.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @272.00: [e]	0x00000001       | a: 0000018c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @272.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @272.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @272.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @272.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @273.00: [w]	writeback        | x10          | 0x0005210e
@line:1662  Cycle @273.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @273.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @273.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @273.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @274.00: [e]	mem_bypass.reg: x00 | .data: 00002350
@line:810   Cycle @274.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @274.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @274.00: [e]	0x00000001       | a: 0000018c  | b: 00000000   | imm: 00000000 | result: 0000018c
@line:937   Cycle @274.00: [e]	0x00000001       |a.a:0000018c  |a.b:00000000   | res: 0000018c |
@line:1116  Cycle @274.00: [e]	mem-read         | addr: 0x0018c| line: 0x00035 |
@line:1175  Cycle @274.00: [e]	own x14          |
@line:1662  Cycle @274.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @274.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @274.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @274.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @275.00: [e]	mem_bypass.reg: x00 | .data: 00002350
@line:810   Cycle @275.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @275.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @275.00: [e]	0x00000001       | a: 0000018c  | b: 00000000   | imm: 00000004 | result: 00000190
@line:937   Cycle @275.00: [e]	0x00000001       |a.a:0000018c  |a.b:00000004   | res: 00000190 |
@line:1175  Cycle @275.00: [e]	own x15          |
@line:1220  Cycle @275.00: [m]	mem.rdata        | 0x14d2
@line:1229  Cycle @275.00: [m]	mem.bypass       | x14 = 0x14d2
@line:1662  Cycle @275.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @275.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @275.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @275.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @276.00: [w]	writeback        | x14          | 0x000014d2
@line:808   Cycle @276.00: [e]	mem_bypass.reg: x14 | .data: 000014d2
@line:810   Cycle @276.00: [e]	exe_bypass.reg: x15 | .data: 00000190
@line:925   Cycle @276.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @276.00: [e]	0x00000001       | a: 0005210e  | b: 000014d2   | imm: 00000000 | result: 000535e0
@line:937   Cycle @276.00: [e]	0x00000001       |a.a:0005210e  |a.b:000014d2   | res: 000535e0 |
@line:1175  Cycle @276.00: [e]	own x10          |
@line:1662  Cycle @276.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @276.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @276.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @276.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @277.00: [w]	writeback        | x15          | 0x00000190
@line:173   Cycle @277.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @277.00: [e]	mem_bypass.reg: x00 | .data: 000014d2
@line:810   Cycle @277.00: [e]	exe_bypass.reg: x10 | .data: 000535e0
@line:925   Cycle @277.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @277.00: [e]	0x00000001       | a: 00000190  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @277.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @277.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @277.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @277.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @278.00: [w]	writeback        | x10          | 0x000535e0
@line:1662  Cycle @278.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @278.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @278.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @278.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @279.00: [e]	mem_bypass.reg: x00 | .data: 000014d2
@line:810   Cycle @279.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @279.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @279.00: [e]	0x00000001       | a: 00000190  | b: 00000000   | imm: 00000000 | result: 00000190
@line:937   Cycle @279.00: [e]	0x00000001       |a.a:00000190  |a.b:00000000   | res: 00000190 |
@line:1116  Cycle @279.00: [e]	mem-read         | addr: 0x00190| line: 0x00036 |
@line:1175  Cycle @279.00: [e]	own x14          |
@line:1662  Cycle @279.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @279.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @279.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @279.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @280.00: [e]	mem_bypass.reg: x00 | .data: 000014d2
@line:810   Cycle @280.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @280.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @280.00: [e]	0x00000001       | a: 00000190  | b: 00000000   | imm: 00000004 | result: 00000194
@line:937   Cycle @280.00: [e]	0x00000001       |a.a:00000190  |a.b:00000004   | res: 00000194 |
@line:1175  Cycle @280.00: [e]	own x15          |
@line:1220  Cycle @280.00: [m]	mem.rdata        | 0xf90
@line:1229  Cycle @280.00: [m]	mem.bypass       | x14 = 0xf90
@line:1662  Cycle @280.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @280.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @280.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @280.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @281.00: [w]	writeback        | x14          | 0x00000f90
@line:808   Cycle @281.00: [e]	mem_bypass.reg: x14 | .data: 00000f90
@line:810   Cycle @281.00: [e]	exe_bypass.reg: x15 | .data: 00000194
@line:925   Cycle @281.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @281.00: [e]	0x00000001       | a: 000535e0  | b: 00000f90   | imm: 00000000 | result: 00054570
@line:937   Cycle @281.00: [e]	0x00000001       |a.a:000535e0  |a.b:00000f90   | res: 00054570 |
@line:1175  Cycle @281.00: [e]	own x10          |
@line:1662  Cycle @281.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @281.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @281.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @281.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @282.00: [w]	writeback        | x15          | 0x00000194
@line:173   Cycle @282.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @282.00: [e]	mem_bypass.reg: x00 | .data: 00000f90
@line:810   Cycle @282.00: [e]	exe_bypass.reg: x10 | .data: 00054570
@line:925   Cycle @282.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @282.00: [e]	0x00000001       | a: 00000194  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @282.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @282.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @282.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @282.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @283.00: [w]	writeback        | x10          | 0x00054570
@line:1662  Cycle @283.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @283.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @283.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @283.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @284.00: [e]	mem_bypass.reg: x00 | .data: 00000f90
@line:810   Cycle @284.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @284.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @284.00: [e]	0x00000001       | a: 00000194  | b: 00000000   | imm: 00000000 | result: 00000194
@line:937   Cycle @284.00: [e]	0x00000001       |a.a:00000194  |a.b:00000000   | res: 00000194 |
@line:1116  Cycle @284.00: [e]	mem-read         | addr: 0x00194| line: 0x00037 |
@line:1175  Cycle @284.00: [e]	own x14          |
@line:1662  Cycle @284.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @284.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @284.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @284.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @285.00: [e]	mem_bypass.reg: x00 | .data: 00000f90
@line:810   Cycle @285.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @285.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @285.00: [e]	0x00000001       | a: 00000194  | b: 00000000   | imm: 00000004 | result: 00000198
@line:937   Cycle @285.00: [e]	0x00000001       |a.a:00000194  |a.b:00000004   | res: 00000198 |
@line:1175  Cycle @285.00: [e]	own x15          |
@line:1220  Cycle @285.00: [m]	mem.rdata        | 0x109f
@line:1229  Cycle @285.00: [m]	mem.bypass       | x14 = 0x109f
@line:1662  Cycle @285.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @285.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @285.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @285.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @286.00: [w]	writeback        | x14          | 0x0000109f
@line:808   Cycle @286.00: [e]	mem_bypass.reg: x14 | .data: 0000109f
@line:810   Cycle @286.00: [e]	exe_bypass.reg: x15 | .data: 00000198
@line:925   Cycle @286.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @286.00: [e]	0x00000001       | a: 00054570  | b: 0000109f   | imm: 00000000 | result: 0005560f
@line:937   Cycle @286.00: [e]	0x00000001       |a.a:00054570  |a.b:0000109f   | res: 0005560f |
@line:1175  Cycle @286.00: [e]	own x10          |
@line:1662  Cycle @286.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @286.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @286.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @286.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @287.00: [w]	writeback        | x15          | 0x00000198
@line:173   Cycle @287.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @287.00: [e]	mem_bypass.reg: x00 | .data: 0000109f
@line:810   Cycle @287.00: [e]	exe_bypass.reg: x10 | .data: 0005560f
@line:925   Cycle @287.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @287.00: [e]	0x00000001       | a: 00000198  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @287.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @287.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @287.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @287.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @288.00: [w]	writeback        | x10          | 0x0005560f
@line:1662  Cycle @288.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @288.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @288.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @288.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @289.00: [e]	mem_bypass.reg: x00 | .data: 0000109f
@line:810   Cycle @289.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @289.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @289.00: [e]	0x00000001       | a: 00000198  | b: 00000000   | imm: 00000000 | result: 00000198
@line:937   Cycle @289.00: [e]	0x00000001       |a.a:00000198  |a.b:00000000   | res: 00000198 |
@line:1116  Cycle @289.00: [e]	mem-read         | addr: 0x00198| line: 0x00038 |
@line:1175  Cycle @289.00: [e]	own x14          |
@line:1662  Cycle @289.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @289.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @289.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @289.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @290.00: [e]	mem_bypass.reg: x00 | .data: 0000109f
@line:810   Cycle @290.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @290.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @290.00: [e]	0x00000001       | a: 00000198  | b: 00000000   | imm: 00000004 | result: 0000019c
@line:937   Cycle @290.00: [e]	0x00000001       |a.a:00000198  |a.b:00000004   | res: 0000019c |
@line:1175  Cycle @290.00: [e]	own x15          |
@line:1220  Cycle @290.00: [m]	mem.rdata        | 0x210f
@line:1229  Cycle @290.00: [m]	mem.bypass       | x14 = 0x210f
@line:1662  Cycle @290.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @290.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @290.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @290.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @291.00: [w]	writeback        | x14          | 0x0000210f
@line:808   Cycle @291.00: [e]	mem_bypass.reg: x14 | .data: 0000210f
@line:810   Cycle @291.00: [e]	exe_bypass.reg: x15 | .data: 0000019c
@line:925   Cycle @291.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @291.00: [e]	0x00000001       | a: 0005560f  | b: 0000210f   | imm: 00000000 | result: 0005771e
@line:937   Cycle @291.00: [e]	0x00000001       |a.a:0005560f  |a.b:0000210f   | res: 0005771e |
@line:1175  Cycle @291.00: [e]	own x10          |
@line:1662  Cycle @291.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @291.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @291.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @291.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @292.00: [w]	writeback        | x15          | 0x0000019c
@line:173   Cycle @292.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @292.00: [e]	mem_bypass.reg: x00 | .data: 0000210f
@line:810   Cycle @292.00: [e]	exe_bypass.reg: x10 | .data: 0005771e
@line:925   Cycle @292.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @292.00: [e]	0x00000001       | a: 0000019c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @292.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @292.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @292.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @292.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @293.00: [w]	writeback        | x10          | 0x0005771e
@line:1662  Cycle @293.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @293.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @293.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @293.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @294.00: [e]	mem_bypass.reg: x00 | .data: 0000210f
@line:810   Cycle @294.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @294.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @294.00: [e]	0x00000001       | a: 0000019c  | b: 00000000   | imm: 00000000 | result: 0000019c
@line:937   Cycle @294.00: [e]	0x00000001       |a.a:0000019c  |a.b:00000000   | res: 0000019c |
@line:1116  Cycle @294.00: [e]	mem-read         | addr: 0x0019c| line: 0x00039 |
@line:1175  Cycle @294.00: [e]	own x14          |
@line:1662  Cycle @294.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @294.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @294.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @294.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @295.00: [e]	mem_bypass.reg: x00 | .data: 0000210f
@line:810   Cycle @295.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @295.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @295.00: [e]	0x00000001       | a: 0000019c  | b: 00000000   | imm: 00000004 | result: 000001a0
@line:937   Cycle @295.00: [e]	0x00000001       |a.a:0000019c  |a.b:00000004   | res: 000001a0 |
@line:1175  Cycle @295.00: [e]	own x15          |
@line:1220  Cycle @295.00: [m]	mem.rdata        | 0x1bf8
@line:1229  Cycle @295.00: [m]	mem.bypass       | x14 = 0x1bf8
@line:1662  Cycle @295.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @295.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @295.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @295.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @296.00: [w]	writeback        | x14          | 0x00001bf8
@line:808   Cycle @296.00: [e]	mem_bypass.reg: x14 | .data: 00001bf8
@line:810   Cycle @296.00: [e]	exe_bypass.reg: x15 | .data: 000001a0
@line:925   Cycle @296.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @296.00: [e]	0x00000001       | a: 0005771e  | b: 00001bf8   | imm: 00000000 | result: 00059316
@line:937   Cycle @296.00: [e]	0x00000001       |a.a:0005771e  |a.b:00001bf8   | res: 00059316 |
@line:1175  Cycle @296.00: [e]	own x10          |
@line:1662  Cycle @296.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @296.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @296.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @296.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @297.00: [w]	writeback        | x15          | 0x000001a0
@line:173   Cycle @297.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @297.00: [e]	mem_bypass.reg: x00 | .data: 00001bf8
@line:810   Cycle @297.00: [e]	exe_bypass.reg: x10 | .data: 00059316
@line:925   Cycle @297.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @297.00: [e]	0x00000001       | a: 000001a0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @297.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @297.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @297.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @297.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @298.00: [w]	writeback        | x10          | 0x00059316
@line:1662  Cycle @298.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @298.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @298.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @298.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @299.00: [e]	mem_bypass.reg: x00 | .data: 00001bf8
@line:810   Cycle @299.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @299.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @299.00: [e]	0x00000001       | a: 000001a0  | b: 00000000   | imm: 00000000 | result: 000001a0
@line:937   Cycle @299.00: [e]	0x00000001       |a.a:000001a0  |a.b:00000000   | res: 000001a0 |
@line:1116  Cycle @299.00: [e]	mem-read         | addr: 0x001a0| line: 0x0003a |
@line:1175  Cycle @299.00: [e]	own x14          |
@line:1662  Cycle @299.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @299.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @299.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @299.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @300.00: [e]	mem_bypass.reg: x00 | .data: 00001bf8
@line:810   Cycle @300.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @300.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @300.00: [e]	0x00000001       | a: 000001a0  | b: 00000000   | imm: 00000004 | result: 000001a4
@line:937   Cycle @300.00: [e]	0x00000001       |a.a:000001a0  |a.b:00000004   | res: 000001a4 |
@line:1175  Cycle @300.00: [e]	own x15          |
@line:1220  Cycle @300.00: [m]	mem.rdata        | 0x1318
@line:1229  Cycle @300.00: [m]	mem.bypass       | x14 = 0x1318
@line:1662  Cycle @300.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @300.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @300.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @300.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @301.00: [w]	writeback        | x14          | 0x00001318
@line:808   Cycle @301.00: [e]	mem_bypass.reg: x14 | .data: 00001318
@line:810   Cycle @301.00: [e]	exe_bypass.reg: x15 | .data: 000001a4
@line:925   Cycle @301.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @301.00: [e]	0x00000001       | a: 00059316  | b: 00001318   | imm: 00000000 | result: 0005a62e
@line:937   Cycle @301.00: [e]	0x00000001       |a.a:00059316  |a.b:00001318   | res: 0005a62e |
@line:1175  Cycle @301.00: [e]	own x10          |
@line:1662  Cycle @301.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @301.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @301.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @301.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @302.00: [w]	writeback        | x15          | 0x000001a4
@line:173   Cycle @302.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @302.00: [e]	mem_bypass.reg: x00 | .data: 00001318
@line:810   Cycle @302.00: [e]	exe_bypass.reg: x10 | .data: 0005a62e
@line:925   Cycle @302.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @302.00: [e]	0x00000001       | a: 000001a4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @302.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @302.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @302.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @302.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @303.00: [w]	writeback        | x10          | 0x0005a62e
@line:1662  Cycle @303.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @303.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @303.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @303.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @304.00: [e]	mem_bypass.reg: x00 | .data: 00001318
@line:810   Cycle @304.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @304.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @304.00: [e]	0x00000001       | a: 000001a4  | b: 00000000   | imm: 00000000 | result: 000001a4
@line:937   Cycle @304.00: [e]	0x00000001       |a.a:000001a4  |a.b:00000000   | res: 000001a4 |
@line:1116  Cycle @304.00: [e]	mem-read         | addr: 0x001a4| line: 0x0003b |
@line:1175  Cycle @304.00: [e]	own x14          |
@line:1662  Cycle @304.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @304.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @304.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @304.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @305.00: [e]	mem_bypass.reg: x00 | .data: 00001318
@line:810   Cycle @305.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @305.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @305.00: [e]	0x00000001       | a: 000001a4  | b: 00000000   | imm: 00000004 | result: 000001a8
@line:937   Cycle @305.00: [e]	0x00000001       |a.a:000001a4  |a.b:00000004   | res: 000001a8 |
@line:1175  Cycle @305.00: [e]	own x15          |
@line:1220  Cycle @305.00: [m]	mem.rdata        | 0x1654
@line:1229  Cycle @305.00: [m]	mem.bypass       | x14 = 0x1654
@line:1662  Cycle @305.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @305.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @305.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @305.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @306.00: [w]	writeback        | x14          | 0x00001654
@line:808   Cycle @306.00: [e]	mem_bypass.reg: x14 | .data: 00001654
@line:810   Cycle @306.00: [e]	exe_bypass.reg: x15 | .data: 000001a8
@line:925   Cycle @306.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @306.00: [e]	0x00000001       | a: 0005a62e  | b: 00001654   | imm: 00000000 | result: 0005bc82
@line:937   Cycle @306.00: [e]	0x00000001       |a.a:0005a62e  |a.b:00001654   | res: 0005bc82 |
@line:1175  Cycle @306.00: [e]	own x10          |
@line:1662  Cycle @306.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @306.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @306.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @306.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @307.00: [w]	writeback        | x15          | 0x000001a8
@line:173   Cycle @307.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @307.00: [e]	mem_bypass.reg: x00 | .data: 00001654
@line:810   Cycle @307.00: [e]	exe_bypass.reg: x10 | .data: 0005bc82
@line:925   Cycle @307.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @307.00: [e]	0x00000001       | a: 000001a8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @307.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @307.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @307.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @307.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @308.00: [w]	writeback        | x10          | 0x0005bc82
@line:1662  Cycle @308.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @308.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @308.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @308.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @309.00: [e]	mem_bypass.reg: x00 | .data: 00001654
@line:810   Cycle @309.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @309.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @309.00: [e]	0x00000001       | a: 000001a8  | b: 00000000   | imm: 00000000 | result: 000001a8
@line:937   Cycle @309.00: [e]	0x00000001       |a.a:000001a8  |a.b:00000000   | res: 000001a8 |
@line:1116  Cycle @309.00: [e]	mem-read         | addr: 0x001a8| line: 0x0003c |
@line:1175  Cycle @309.00: [e]	own x14          |
@line:1662  Cycle @309.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @309.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @309.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @309.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @310.00: [e]	mem_bypass.reg: x00 | .data: 00001654
@line:810   Cycle @310.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @310.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @310.00: [e]	0x00000001       | a: 000001a8  | b: 00000000   | imm: 00000004 | result: 000001ac
@line:937   Cycle @310.00: [e]	0x00000001       |a.a:000001a8  |a.b:00000004   | res: 000001ac |
@line:1175  Cycle @310.00: [e]	own x15          |
@line:1220  Cycle @310.00: [m]	mem.rdata        | 0xc5b
@line:1229  Cycle @310.00: [m]	mem.bypass       | x14 = 0xc5b
@line:1662  Cycle @310.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @310.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @310.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @310.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @311.00: [w]	writeback        | x14          | 0x00000c5b
@line:808   Cycle @311.00: [e]	mem_bypass.reg: x14 | .data: 00000c5b
@line:810   Cycle @311.00: [e]	exe_bypass.reg: x15 | .data: 000001ac
@line:925   Cycle @311.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @311.00: [e]	0x00000001       | a: 0005bc82  | b: 00000c5b   | imm: 00000000 | result: 0005c8dd
@line:937   Cycle @311.00: [e]	0x00000001       |a.a:0005bc82  |a.b:00000c5b   | res: 0005c8dd |
@line:1175  Cycle @311.00: [e]	own x10          |
@line:1662  Cycle @311.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @311.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @311.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @311.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @312.00: [w]	writeback        | x15          | 0x000001ac
@line:173   Cycle @312.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @312.00: [e]	mem_bypass.reg: x00 | .data: 00000c5b
@line:810   Cycle @312.00: [e]	exe_bypass.reg: x10 | .data: 0005c8dd
@line:925   Cycle @312.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @312.00: [e]	0x00000001       | a: 000001ac  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @312.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @312.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @312.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @312.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @313.00: [w]	writeback        | x10          | 0x0005c8dd
@line:1662  Cycle @313.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @313.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @313.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @313.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @314.00: [e]	mem_bypass.reg: x00 | .data: 00000c5b
@line:810   Cycle @314.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @314.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @314.00: [e]	0x00000001       | a: 000001ac  | b: 00000000   | imm: 00000000 | result: 000001ac
@line:937   Cycle @314.00: [e]	0x00000001       |a.a:000001ac  |a.b:00000000   | res: 000001ac |
@line:1116  Cycle @314.00: [e]	mem-read         | addr: 0x001ac| line: 0x0003d |
@line:1175  Cycle @314.00: [e]	own x14          |
@line:1662  Cycle @314.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @314.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @314.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @314.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @315.00: [e]	mem_bypass.reg: x00 | .data: 00000c5b
@line:810   Cycle @315.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @315.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @315.00: [e]	0x00000001       | a: 000001ac  | b: 00000000   | imm: 00000004 | result: 000001b0
@line:937   Cycle @315.00: [e]	0x00000001       |a.a:000001ac  |a.b:00000004   | res: 000001b0 |
@line:1175  Cycle @315.00: [e]	own x15          |
@line:1220  Cycle @315.00: [m]	mem.rdata        | 0x19b4
@line:1229  Cycle @315.00: [m]	mem.bypass       | x14 = 0x19b4
@line:1662  Cycle @315.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @315.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @315.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @315.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @316.00: [w]	writeback        | x14          | 0x000019b4
@line:808   Cycle @316.00: [e]	mem_bypass.reg: x14 | .data: 000019b4
@line:810   Cycle @316.00: [e]	exe_bypass.reg: x15 | .data: 000001b0
@line:925   Cycle @316.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @316.00: [e]	0x00000001       | a: 0005c8dd  | b: 000019b4   | imm: 00000000 | result: 0005e291
@line:937   Cycle @316.00: [e]	0x00000001       |a.a:0005c8dd  |a.b:000019b4   | res: 0005e291 |
@line:1175  Cycle @316.00: [e]	own x10          |
@line:1662  Cycle @316.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @316.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @316.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @316.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @317.00: [w]	writeback        | x15          | 0x000001b0
@line:173   Cycle @317.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @317.00: [e]	mem_bypass.reg: x00 | .data: 000019b4
@line:810   Cycle @317.00: [e]	exe_bypass.reg: x10 | .data: 0005e291
@line:925   Cycle @317.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @317.00: [e]	0x00000001       | a: 000001b0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @317.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @317.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @317.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @317.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @318.00: [w]	writeback        | x10          | 0x0005e291
@line:1662  Cycle @318.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @318.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @318.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @318.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @319.00: [e]	mem_bypass.reg: x00 | .data: 000019b4
@line:810   Cycle @319.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @319.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @319.00: [e]	0x00000001       | a: 000001b0  | b: 00000000   | imm: 00000000 | result: 000001b0
@line:937   Cycle @319.00: [e]	0x00000001       |a.a:000001b0  |a.b:00000000   | res: 000001b0 |
@line:1116  Cycle @319.00: [e]	mem-read         | addr: 0x001b0| line: 0x0003e |
@line:1175  Cycle @319.00: [e]	own x14          |
@line:1662  Cycle @319.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @319.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @319.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @319.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @320.00: [e]	mem_bypass.reg: x00 | .data: 000019b4
@line:810   Cycle @320.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @320.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @320.00: [e]	0x00000001       | a: 000001b0  | b: 00000000   | imm: 00000004 | result: 000001b4
@line:937   Cycle @320.00: [e]	0x00000001       |a.a:000001b0  |a.b:00000004   | res: 000001b4 |
@line:1175  Cycle @320.00: [e]	own x15          |
@line:1220  Cycle @320.00: [m]	mem.rdata        | 0x2fdb
@line:1229  Cycle @320.00: [m]	mem.bypass       | x14 = 0x2fdb
@line:1662  Cycle @320.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @320.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @320.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @320.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @321.00: [w]	writeback        | x14          | 0x00002fdb
@line:808   Cycle @321.00: [e]	mem_bypass.reg: x14 | .data: 00002fdb
@line:810   Cycle @321.00: [e]	exe_bypass.reg: x15 | .data: 000001b4
@line:925   Cycle @321.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @321.00: [e]	0x00000001       | a: 0005e291  | b: 00002fdb   | imm: 00000000 | result: 0006126c
@line:937   Cycle @321.00: [e]	0x00000001       |a.a:0005e291  |a.b:00002fdb   | res: 0006126c |
@line:1175  Cycle @321.00: [e]	own x10          |
@line:1662  Cycle @321.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @321.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @321.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @321.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @322.00: [w]	writeback        | x15          | 0x000001b4
@line:173   Cycle @322.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @322.00: [e]	mem_bypass.reg: x00 | .data: 00002fdb
@line:810   Cycle @322.00: [e]	exe_bypass.reg: x10 | .data: 0006126c
@line:925   Cycle @322.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @322.00: [e]	0x00000001       | a: 000001b4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @322.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @322.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @322.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @322.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @323.00: [w]	writeback        | x10          | 0x0006126c
@line:1662  Cycle @323.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @323.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @323.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @323.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @324.00: [e]	mem_bypass.reg: x00 | .data: 00002fdb
@line:810   Cycle @324.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @324.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @324.00: [e]	0x00000001       | a: 000001b4  | b: 00000000   | imm: 00000000 | result: 000001b4
@line:937   Cycle @324.00: [e]	0x00000001       |a.a:000001b4  |a.b:00000000   | res: 000001b4 |
@line:1116  Cycle @324.00: [e]	mem-read         | addr: 0x001b4| line: 0x0003f |
@line:1175  Cycle @324.00: [e]	own x14          |
@line:1662  Cycle @324.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @324.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @324.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @324.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @325.00: [e]	mem_bypass.reg: x00 | .data: 00002fdb
@line:810   Cycle @325.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @325.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @325.00: [e]	0x00000001       | a: 000001b4  | b: 00000000   | imm: 00000004 | result: 000001b8
@line:937   Cycle @325.00: [e]	0x00000001       |a.a:000001b4  |a.b:00000004   | res: 000001b8 |
@line:1175  Cycle @325.00: [e]	own x15          |
@line:1220  Cycle @325.00: [m]	mem.rdata        | 0x21fd
@line:1229  Cycle @325.00: [m]	mem.bypass       | x14 = 0x21fd
@line:1662  Cycle @325.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @325.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @325.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @325.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @326.00: [w]	writeback        | x14          | 0x000021fd
@line:808   Cycle @326.00: [e]	mem_bypass.reg: x14 | .data: 000021fd
@line:810   Cycle @326.00: [e]	exe_bypass.reg: x15 | .data: 000001b8
@line:925   Cycle @326.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @326.00: [e]	0x00000001       | a: 0006126c  | b: 000021fd   | imm: 00000000 | result: 00063469
@line:937   Cycle @326.00: [e]	0x00000001       |a.a:0006126c  |a.b:000021fd   | res: 00063469 |
@line:1175  Cycle @326.00: [e]	own x10          |
@line:1662  Cycle @326.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @326.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @326.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @326.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @327.00: [w]	writeback        | x15          | 0x000001b8
@line:173   Cycle @327.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @327.00: [e]	mem_bypass.reg: x00 | .data: 000021fd
@line:810   Cycle @327.00: [e]	exe_bypass.reg: x10 | .data: 00063469
@line:925   Cycle @327.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @327.00: [e]	0x00000001       | a: 000001b8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @327.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @327.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @327.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @327.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @328.00: [w]	writeback        | x10          | 0x00063469
@line:1662  Cycle @328.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @328.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @328.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @328.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @329.00: [e]	mem_bypass.reg: x00 | .data: 000021fd
@line:810   Cycle @329.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @329.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @329.00: [e]	0x00000001       | a: 000001b8  | b: 00000000   | imm: 00000000 | result: 000001b8
@line:937   Cycle @329.00: [e]	0x00000001       |a.a:000001b8  |a.b:00000000   | res: 000001b8 |
@line:1116  Cycle @329.00: [e]	mem-read         | addr: 0x001b8| line: 0x00040 |
@line:1175  Cycle @329.00: [e]	own x14          |
@line:1662  Cycle @329.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @329.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @329.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @329.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @330.00: [e]	mem_bypass.reg: x00 | .data: 000021fd
@line:810   Cycle @330.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @330.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @330.00: [e]	0x00000001       | a: 000001b8  | b: 00000000   | imm: 00000004 | result: 000001bc
@line:937   Cycle @330.00: [e]	0x00000001       |a.a:000001b8  |a.b:00000004   | res: 000001bc |
@line:1175  Cycle @330.00: [e]	own x15          |
@line:1220  Cycle @330.00: [m]	mem.rdata        | 0x2c17
@line:1229  Cycle @330.00: [m]	mem.bypass       | x14 = 0x2c17
@line:1662  Cycle @330.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @330.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @330.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @330.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @331.00: [w]	writeback        | x14          | 0x00002c17
@line:808   Cycle @331.00: [e]	mem_bypass.reg: x14 | .data: 00002c17
@line:810   Cycle @331.00: [e]	exe_bypass.reg: x15 | .data: 000001bc
@line:925   Cycle @331.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @331.00: [e]	0x00000001       | a: 00063469  | b: 00002c17   | imm: 00000000 | result: 00066080
@line:937   Cycle @331.00: [e]	0x00000001       |a.a:00063469  |a.b:00002c17   | res: 00066080 |
@line:1175  Cycle @331.00: [e]	own x10          |
@line:1662  Cycle @331.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @331.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @331.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @331.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @332.00: [w]	writeback        | x15          | 0x000001bc
@line:173   Cycle @332.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @332.00: [e]	mem_bypass.reg: x00 | .data: 00002c17
@line:810   Cycle @332.00: [e]	exe_bypass.reg: x10 | .data: 00066080
@line:925   Cycle @332.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @332.00: [e]	0x00000001       | a: 000001bc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @332.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @332.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @332.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @332.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @333.00: [w]	writeback        | x10          | 0x00066080
@line:1662  Cycle @333.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @333.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @333.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @333.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @334.00: [e]	mem_bypass.reg: x00 | .data: 00002c17
@line:810   Cycle @334.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @334.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @334.00: [e]	0x00000001       | a: 000001bc  | b: 00000000   | imm: 00000000 | result: 000001bc
@line:937   Cycle @334.00: [e]	0x00000001       |a.a:000001bc  |a.b:00000000   | res: 000001bc |
@line:1116  Cycle @334.00: [e]	mem-read         | addr: 0x001bc| line: 0x00041 |
@line:1175  Cycle @334.00: [e]	own x14          |
@line:1662  Cycle @334.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @334.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @334.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @334.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @335.00: [e]	mem_bypass.reg: x00 | .data: 00002c17
@line:810   Cycle @335.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @335.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @335.00: [e]	0x00000001       | a: 000001bc  | b: 00000000   | imm: 00000004 | result: 000001c0
@line:937   Cycle @335.00: [e]	0x00000001       |a.a:000001bc  |a.b:00000004   | res: 000001c0 |
@line:1175  Cycle @335.00: [e]	own x15          |
@line:1220  Cycle @335.00: [m]	mem.rdata        | 0x1afc
@line:1229  Cycle @335.00: [m]	mem.bypass       | x14 = 0x1afc
@line:1662  Cycle @335.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @335.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @335.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @335.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @336.00: [w]	writeback        | x14          | 0x00001afc
@line:808   Cycle @336.00: [e]	mem_bypass.reg: x14 | .data: 00001afc
@line:810   Cycle @336.00: [e]	exe_bypass.reg: x15 | .data: 000001c0
@line:925   Cycle @336.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @336.00: [e]	0x00000001       | a: 00066080  | b: 00001afc   | imm: 00000000 | result: 00067b7c
@line:937   Cycle @336.00: [e]	0x00000001       |a.a:00066080  |a.b:00001afc   | res: 00067b7c |
@line:1175  Cycle @336.00: [e]	own x10          |
@line:1662  Cycle @336.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @336.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @336.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @336.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @337.00: [w]	writeback        | x15          | 0x000001c0
@line:173   Cycle @337.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @337.00: [e]	mem_bypass.reg: x00 | .data: 00001afc
@line:810   Cycle @337.00: [e]	exe_bypass.reg: x10 | .data: 00067b7c
@line:925   Cycle @337.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @337.00: [e]	0x00000001       | a: 000001c0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @337.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @337.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @337.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @337.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @338.00: [w]	writeback        | x10          | 0x00067b7c
@line:1662  Cycle @338.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @338.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @338.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @338.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @339.00: [e]	mem_bypass.reg: x00 | .data: 00001afc
@line:810   Cycle @339.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @339.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @339.00: [e]	0x00000001       | a: 000001c0  | b: 00000000   | imm: 00000000 | result: 000001c0
@line:937   Cycle @339.00: [e]	0x00000001       |a.a:000001c0  |a.b:00000000   | res: 000001c0 |
@line:1116  Cycle @339.00: [e]	mem-read         | addr: 0x001c0| line: 0x00042 |
@line:1175  Cycle @339.00: [e]	own x14          |
@line:1662  Cycle @339.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @339.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @339.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @339.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @340.00: [e]	mem_bypass.reg: x00 | .data: 00001afc
@line:810   Cycle @340.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @340.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @340.00: [e]	0x00000001       | a: 000001c0  | b: 00000000   | imm: 00000004 | result: 000001c4
@line:937   Cycle @340.00: [e]	0x00000001       |a.a:000001c0  |a.b:00000004   | res: 000001c4 |
@line:1175  Cycle @340.00: [e]	own x15          |
@line:1220  Cycle @340.00: [m]	mem.rdata        | 0xf26
@line:1229  Cycle @340.00: [m]	mem.bypass       | x14 = 0xf26
@line:1662  Cycle @340.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @340.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @340.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @340.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @341.00: [w]	writeback        | x14          | 0x00000f26
@line:808   Cycle @341.00: [e]	mem_bypass.reg: x14 | .data: 00000f26
@line:810   Cycle @341.00: [e]	exe_bypass.reg: x15 | .data: 000001c4
@line:925   Cycle @341.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @341.00: [e]	0x00000001       | a: 00067b7c  | b: 00000f26   | imm: 00000000 | result: 00068aa2
@line:937   Cycle @341.00: [e]	0x00000001       |a.a:00067b7c  |a.b:00000f26   | res: 00068aa2 |
@line:1175  Cycle @341.00: [e]	own x10          |
@line:1662  Cycle @341.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @341.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @341.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @341.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @342.00: [w]	writeback        | x15          | 0x000001c4
@line:173   Cycle @342.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @342.00: [e]	mem_bypass.reg: x00 | .data: 00000f26
@line:810   Cycle @342.00: [e]	exe_bypass.reg: x10 | .data: 00068aa2
@line:925   Cycle @342.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @342.00: [e]	0x00000001       | a: 000001c4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @342.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @342.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @342.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @342.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @343.00: [w]	writeback        | x10          | 0x00068aa2
@line:1662  Cycle @343.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @343.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @343.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @343.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @344.00: [e]	mem_bypass.reg: x00 | .data: 00000f26
@line:810   Cycle @344.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @344.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @344.00: [e]	0x00000001       | a: 000001c4  | b: 00000000   | imm: 00000000 | result: 000001c4
@line:937   Cycle @344.00: [e]	0x00000001       |a.a:000001c4  |a.b:00000000   | res: 000001c4 |
@line:1116  Cycle @344.00: [e]	mem-read         | addr: 0x001c4| line: 0x00043 |
@line:1175  Cycle @344.00: [e]	own x14          |
@line:1662  Cycle @344.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @344.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @344.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @344.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @345.00: [e]	mem_bypass.reg: x00 | .data: 00000f26
@line:810   Cycle @345.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @345.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @345.00: [e]	0x00000001       | a: 000001c4  | b: 00000000   | imm: 00000004 | result: 000001c8
@line:937   Cycle @345.00: [e]	0x00000001       |a.a:000001c4  |a.b:00000004   | res: 000001c8 |
@line:1175  Cycle @345.00: [e]	own x15          |
@line:1220  Cycle @345.00: [m]	mem.rdata        | 0x1492
@line:1229  Cycle @345.00: [m]	mem.bypass       | x14 = 0x1492
@line:1662  Cycle @345.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @345.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @345.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @345.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @346.00: [w]	writeback        | x14          | 0x00001492
@line:808   Cycle @346.00: [e]	mem_bypass.reg: x14 | .data: 00001492
@line:810   Cycle @346.00: [e]	exe_bypass.reg: x15 | .data: 000001c8
@line:925   Cycle @346.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @346.00: [e]	0x00000001       | a: 00068aa2  | b: 00001492   | imm: 00000000 | result: 00069f34
@line:937   Cycle @346.00: [e]	0x00000001       |a.a:00068aa2  |a.b:00001492   | res: 00069f34 |
@line:1175  Cycle @346.00: [e]	own x10          |
@line:1662  Cycle @346.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @346.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @346.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @346.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @347.00: [w]	writeback        | x15          | 0x000001c8
@line:173   Cycle @347.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @347.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:810   Cycle @347.00: [e]	exe_bypass.reg: x10 | .data: 00069f34
@line:925   Cycle @347.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @347.00: [e]	0x00000001       | a: 000001c8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @347.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @347.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @347.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @347.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @348.00: [w]	writeback        | x10          | 0x00069f34
@line:1662  Cycle @348.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @348.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @348.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @348.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @349.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:810   Cycle @349.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @349.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @349.00: [e]	0x00000001       | a: 000001c8  | b: 00000000   | imm: 00000000 | result: 000001c8
@line:937   Cycle @349.00: [e]	0x00000001       |a.a:000001c8  |a.b:00000000   | res: 000001c8 |
@line:1116  Cycle @349.00: [e]	mem-read         | addr: 0x001c8| line: 0x00044 |
@line:1175  Cycle @349.00: [e]	own x14          |
@line:1662  Cycle @349.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @349.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @349.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @349.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @350.00: [e]	mem_bypass.reg: x00 | .data: 00001492
@line:810   Cycle @350.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @350.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @350.00: [e]	0x00000001       | a: 000001c8  | b: 00000000   | imm: 00000004 | result: 000001cc
@line:937   Cycle @350.00: [e]	0x00000001       |a.a:000001c8  |a.b:00000004   | res: 000001cc |
@line:1175  Cycle @350.00: [e]	own x15          |
@line:1220  Cycle @350.00: [m]	mem.rdata        | 0x1b47
@line:1229  Cycle @350.00: [m]	mem.bypass       | x14 = 0x1b47
@line:1662  Cycle @350.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @350.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @350.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @350.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @351.00: [w]	writeback        | x14          | 0x00001b47
@line:808   Cycle @351.00: [e]	mem_bypass.reg: x14 | .data: 00001b47
@line:810   Cycle @351.00: [e]	exe_bypass.reg: x15 | .data: 000001cc
@line:925   Cycle @351.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @351.00: [e]	0x00000001       | a: 00069f34  | b: 00001b47   | imm: 00000000 | result: 0006ba7b
@line:937   Cycle @351.00: [e]	0x00000001       |a.a:00069f34  |a.b:00001b47   | res: 0006ba7b |
@line:1175  Cycle @351.00: [e]	own x10          |
@line:1662  Cycle @351.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @351.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @351.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @351.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @352.00: [w]	writeback        | x15          | 0x000001cc
@line:173   Cycle @352.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @352.00: [e]	mem_bypass.reg: x00 | .data: 00001b47
@line:810   Cycle @352.00: [e]	exe_bypass.reg: x10 | .data: 0006ba7b
@line:925   Cycle @352.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @352.00: [e]	0x00000001       | a: 000001cc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @352.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @352.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @352.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @352.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @353.00: [w]	writeback        | x10          | 0x0006ba7b
@line:1662  Cycle @353.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @353.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @353.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @353.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @354.00: [e]	mem_bypass.reg: x00 | .data: 00001b47
@line:810   Cycle @354.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @354.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @354.00: [e]	0x00000001       | a: 000001cc  | b: 00000000   | imm: 00000000 | result: 000001cc
@line:937   Cycle @354.00: [e]	0x00000001       |a.a:000001cc  |a.b:00000000   | res: 000001cc |
@line:1116  Cycle @354.00: [e]	mem-read         | addr: 0x001cc| line: 0x00045 |
@line:1175  Cycle @354.00: [e]	own x14          |
@line:1662  Cycle @354.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @354.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @354.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @354.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @355.00: [e]	mem_bypass.reg: x00 | .data: 00001b47
@line:810   Cycle @355.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @355.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @355.00: [e]	0x00000001       | a: 000001cc  | b: 00000000   | imm: 00000004 | result: 000001d0
@line:937   Cycle @355.00: [e]	0x00000001       |a.a:000001cc  |a.b:00000004   | res: 000001d0 |
@line:1175  Cycle @355.00: [e]	own x15          |
@line:1220  Cycle @355.00: [m]	mem.rdata        | 0x4b3
@line:1229  Cycle @355.00: [m]	mem.bypass       | x14 = 0x4b3
@line:1662  Cycle @355.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @355.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @355.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @355.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @356.00: [w]	writeback        | x14          | 0x000004b3
@line:808   Cycle @356.00: [e]	mem_bypass.reg: x14 | .data: 000004b3
@line:810   Cycle @356.00: [e]	exe_bypass.reg: x15 | .data: 000001d0
@line:925   Cycle @356.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @356.00: [e]	0x00000001       | a: 0006ba7b  | b: 000004b3   | imm: 00000000 | result: 0006bf2e
@line:937   Cycle @356.00: [e]	0x00000001       |a.a:0006ba7b  |a.b:000004b3   | res: 0006bf2e |
@line:1175  Cycle @356.00: [e]	own x10          |
@line:1662  Cycle @356.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @356.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @356.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @356.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @357.00: [w]	writeback        | x15          | 0x000001d0
@line:173   Cycle @357.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @357.00: [e]	mem_bypass.reg: x00 | .data: 000004b3
@line:810   Cycle @357.00: [e]	exe_bypass.reg: x10 | .data: 0006bf2e
@line:925   Cycle @357.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @357.00: [e]	0x00000001       | a: 000001d0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @357.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @357.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @357.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @357.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @358.00: [w]	writeback        | x10          | 0x0006bf2e
@line:1662  Cycle @358.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @358.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @358.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @358.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @359.00: [e]	mem_bypass.reg: x00 | .data: 000004b3
@line:810   Cycle @359.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @359.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @359.00: [e]	0x00000001       | a: 000001d0  | b: 00000000   | imm: 00000000 | result: 000001d0
@line:937   Cycle @359.00: [e]	0x00000001       |a.a:000001d0  |a.b:00000000   | res: 000001d0 |
@line:1116  Cycle @359.00: [e]	mem-read         | addr: 0x001d0| line: 0x00046 |
@line:1175  Cycle @359.00: [e]	own x14          |
@line:1662  Cycle @359.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @359.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @359.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @359.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @360.00: [e]	mem_bypass.reg: x00 | .data: 000004b3
@line:810   Cycle @360.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @360.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @360.00: [e]	0x00000001       | a: 000001d0  | b: 00000000   | imm: 00000004 | result: 000001d4
@line:937   Cycle @360.00: [e]	0x00000001       |a.a:000001d0  |a.b:00000004   | res: 000001d4 |
@line:1175  Cycle @360.00: [e]	own x15          |
@line:1220  Cycle @360.00: [m]	mem.rdata        | 0x24fc
@line:1229  Cycle @360.00: [m]	mem.bypass       | x14 = 0x24fc
@line:1662  Cycle @360.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @360.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @360.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @360.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @361.00: [w]	writeback        | x14          | 0x000024fc
@line:808   Cycle @361.00: [e]	mem_bypass.reg: x14 | .data: 000024fc
@line:810   Cycle @361.00: [e]	exe_bypass.reg: x15 | .data: 000001d4
@line:925   Cycle @361.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @361.00: [e]	0x00000001       | a: 0006bf2e  | b: 000024fc   | imm: 00000000 | result: 0006e42a
@line:937   Cycle @361.00: [e]	0x00000001       |a.a:0006bf2e  |a.b:000024fc   | res: 0006e42a |
@line:1175  Cycle @361.00: [e]	own x10          |
@line:1662  Cycle @361.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @361.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @361.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @361.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @362.00: [w]	writeback        | x15          | 0x000001d4
@line:173   Cycle @362.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @362.00: [e]	mem_bypass.reg: x00 | .data: 000024fc
@line:810   Cycle @362.00: [e]	exe_bypass.reg: x10 | .data: 0006e42a
@line:925   Cycle @362.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @362.00: [e]	0x00000001       | a: 000001d4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @362.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @362.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @362.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @362.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @363.00: [w]	writeback        | x10          | 0x0006e42a
@line:1662  Cycle @363.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @363.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @363.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @363.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @364.00: [e]	mem_bypass.reg: x00 | .data: 000024fc
@line:810   Cycle @364.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @364.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @364.00: [e]	0x00000001       | a: 000001d4  | b: 00000000   | imm: 00000000 | result: 000001d4
@line:937   Cycle @364.00: [e]	0x00000001       |a.a:000001d4  |a.b:00000000   | res: 000001d4 |
@line:1116  Cycle @364.00: [e]	mem-read         | addr: 0x001d4| line: 0x00047 |
@line:1175  Cycle @364.00: [e]	own x14          |
@line:1662  Cycle @364.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @364.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @364.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @364.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @365.00: [e]	mem_bypass.reg: x00 | .data: 000024fc
@line:810   Cycle @365.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @365.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @365.00: [e]	0x00000001       | a: 000001d4  | b: 00000000   | imm: 00000004 | result: 000001d8
@line:937   Cycle @365.00: [e]	0x00000001       |a.a:000001d4  |a.b:00000004   | res: 000001d8 |
@line:1175  Cycle @365.00: [e]	own x15          |
@line:1220  Cycle @365.00: [m]	mem.rdata        | 0x1031
@line:1229  Cycle @365.00: [m]	mem.bypass       | x14 = 0x1031
@line:1662  Cycle @365.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @365.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @365.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @365.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @366.00: [w]	writeback        | x14          | 0x00001031
@line:808   Cycle @366.00: [e]	mem_bypass.reg: x14 | .data: 00001031
@line:810   Cycle @366.00: [e]	exe_bypass.reg: x15 | .data: 000001d8
@line:925   Cycle @366.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @366.00: [e]	0x00000001       | a: 0006e42a  | b: 00001031   | imm: 00000000 | result: 0006f45b
@line:937   Cycle @366.00: [e]	0x00000001       |a.a:0006e42a  |a.b:00001031   | res: 0006f45b |
@line:1175  Cycle @366.00: [e]	own x10          |
@line:1662  Cycle @366.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @366.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @366.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @366.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @367.00: [w]	writeback        | x15          | 0x000001d8
@line:173   Cycle @367.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @367.00: [e]	mem_bypass.reg: x00 | .data: 00001031
@line:810   Cycle @367.00: [e]	exe_bypass.reg: x10 | .data: 0006f45b
@line:925   Cycle @367.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @367.00: [e]	0x00000001       | a: 000001d8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @367.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @367.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @367.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @367.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @368.00: [w]	writeback        | x10          | 0x0006f45b
@line:1662  Cycle @368.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @368.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @368.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @368.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @369.00: [e]	mem_bypass.reg: x00 | .data: 00001031
@line:810   Cycle @369.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @369.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @369.00: [e]	0x00000001       | a: 000001d8  | b: 00000000   | imm: 00000000 | result: 000001d8
@line:937   Cycle @369.00: [e]	0x00000001       |a.a:000001d8  |a.b:00000000   | res: 000001d8 |
@line:1116  Cycle @369.00: [e]	mem-read         | addr: 0x001d8| line: 0x00048 |
@line:1175  Cycle @369.00: [e]	own x14          |
@line:1662  Cycle @369.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @369.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @369.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @369.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @370.00: [e]	mem_bypass.reg: x00 | .data: 00001031
@line:810   Cycle @370.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @370.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @370.00: [e]	0x00000001       | a: 000001d8  | b: 00000000   | imm: 00000004 | result: 000001dc
@line:937   Cycle @370.00: [e]	0x00000001       |a.a:000001d8  |a.b:00000004   | res: 000001dc |
@line:1175  Cycle @370.00: [e]	own x15          |
@line:1220  Cycle @370.00: [m]	mem.rdata        | 0x6be
@line:1229  Cycle @370.00: [m]	mem.bypass       | x14 = 0x6be
@line:1662  Cycle @370.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @370.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @370.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @370.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @371.00: [w]	writeback        | x14          | 0x000006be
@line:808   Cycle @371.00: [e]	mem_bypass.reg: x14 | .data: 000006be
@line:810   Cycle @371.00: [e]	exe_bypass.reg: x15 | .data: 000001dc
@line:925   Cycle @371.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @371.00: [e]	0x00000001       | a: 0006f45b  | b: 000006be   | imm: 00000000 | result: 0006fb19
@line:937   Cycle @371.00: [e]	0x00000001       |a.a:0006f45b  |a.b:000006be   | res: 0006fb19 |
@line:1175  Cycle @371.00: [e]	own x10          |
@line:1662  Cycle @371.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @371.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @371.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @371.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @372.00: [w]	writeback        | x15          | 0x000001dc
@line:173   Cycle @372.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @372.00: [e]	mem_bypass.reg: x00 | .data: 000006be
@line:810   Cycle @372.00: [e]	exe_bypass.reg: x10 | .data: 0006fb19
@line:925   Cycle @372.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @372.00: [e]	0x00000001       | a: 000001dc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @372.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @372.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @372.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @372.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @373.00: [w]	writeback        | x10          | 0x0006fb19
@line:1662  Cycle @373.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @373.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @373.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @373.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @374.00: [e]	mem_bypass.reg: x00 | .data: 000006be
@line:810   Cycle @374.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @374.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @374.00: [e]	0x00000001       | a: 000001dc  | b: 00000000   | imm: 00000000 | result: 000001dc
@line:937   Cycle @374.00: [e]	0x00000001       |a.a:000001dc  |a.b:00000000   | res: 000001dc |
@line:1116  Cycle @374.00: [e]	mem-read         | addr: 0x001dc| line: 0x00049 |
@line:1175  Cycle @374.00: [e]	own x14          |
@line:1662  Cycle @374.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @374.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @374.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @374.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @375.00: [e]	mem_bypass.reg: x00 | .data: 000006be
@line:810   Cycle @375.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @375.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @375.00: [e]	0x00000001       | a: 000001dc  | b: 00000000   | imm: 00000004 | result: 000001e0
@line:937   Cycle @375.00: [e]	0x00000001       |a.a:000001dc  |a.b:00000004   | res: 000001e0 |
@line:1175  Cycle @375.00: [e]	own x15          |
@line:1220  Cycle @375.00: [m]	mem.rdata        | 0x2654
@line:1229  Cycle @375.00: [m]	mem.bypass       | x14 = 0x2654
@line:1662  Cycle @375.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @375.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @375.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @375.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @376.00: [w]	writeback        | x14          | 0x00002654
@line:808   Cycle @376.00: [e]	mem_bypass.reg: x14 | .data: 00002654
@line:810   Cycle @376.00: [e]	exe_bypass.reg: x15 | .data: 000001e0
@line:925   Cycle @376.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @376.00: [e]	0x00000001       | a: 0006fb19  | b: 00002654   | imm: 00000000 | result: 0007216d
@line:937   Cycle @376.00: [e]	0x00000001       |a.a:0006fb19  |a.b:00002654   | res: 0007216d |
@line:1175  Cycle @376.00: [e]	own x10          |
@line:1662  Cycle @376.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @376.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @376.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @376.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @377.00: [w]	writeback        | x15          | 0x000001e0
@line:173   Cycle @377.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @377.00: [e]	mem_bypass.reg: x00 | .data: 00002654
@line:810   Cycle @377.00: [e]	exe_bypass.reg: x10 | .data: 0007216d
@line:925   Cycle @377.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @377.00: [e]	0x00000001       | a: 000001e0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @377.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @377.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @377.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @377.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @378.00: [w]	writeback        | x10          | 0x0007216d
@line:1662  Cycle @378.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @378.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @378.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @378.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @379.00: [e]	mem_bypass.reg: x00 | .data: 00002654
@line:810   Cycle @379.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @379.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @379.00: [e]	0x00000001       | a: 000001e0  | b: 00000000   | imm: 00000000 | result: 000001e0
@line:937   Cycle @379.00: [e]	0x00000001       |a.a:000001e0  |a.b:00000000   | res: 000001e0 |
@line:1116  Cycle @379.00: [e]	mem-read         | addr: 0x001e0| line: 0x0004a |
@line:1175  Cycle @379.00: [e]	own x14          |
@line:1662  Cycle @379.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @379.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @379.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @379.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @380.00: [e]	mem_bypass.reg: x00 | .data: 00002654
@line:810   Cycle @380.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @380.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @380.00: [e]	0x00000001       | a: 000001e0  | b: 00000000   | imm: 00000004 | result: 000001e4
@line:937   Cycle @380.00: [e]	0x00000001       |a.a:000001e0  |a.b:00000004   | res: 000001e4 |
@line:1175  Cycle @380.00: [e]	own x15          |
@line:1220  Cycle @380.00: [m]	mem.rdata        | 0xd26
@line:1229  Cycle @380.00: [m]	mem.bypass       | x14 = 0xd26
@line:1662  Cycle @380.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @380.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @380.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @380.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @381.00: [w]	writeback        | x14          | 0x00000d26
@line:808   Cycle @381.00: [e]	mem_bypass.reg: x14 | .data: 00000d26
@line:810   Cycle @381.00: [e]	exe_bypass.reg: x15 | .data: 000001e4
@line:925   Cycle @381.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @381.00: [e]	0x00000001       | a: 0007216d  | b: 00000d26   | imm: 00000000 | result: 00072e93
@line:937   Cycle @381.00: [e]	0x00000001       |a.a:0007216d  |a.b:00000d26   | res: 00072e93 |
@line:1175  Cycle @381.00: [e]	own x10          |
@line:1662  Cycle @381.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @381.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @381.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @381.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @382.00: [w]	writeback        | x15          | 0x000001e4
@line:173   Cycle @382.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @382.00: [e]	mem_bypass.reg: x00 | .data: 00000d26
@line:810   Cycle @382.00: [e]	exe_bypass.reg: x10 | .data: 00072e93
@line:925   Cycle @382.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @382.00: [e]	0x00000001       | a: 000001e4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @382.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @382.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @382.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @382.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @383.00: [w]	writeback        | x10          | 0x00072e93
@line:1662  Cycle @383.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @383.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @383.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @383.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @384.00: [e]	mem_bypass.reg: x00 | .data: 00000d26
@line:810   Cycle @384.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @384.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @384.00: [e]	0x00000001       | a: 000001e4  | b: 00000000   | imm: 00000000 | result: 000001e4
@line:937   Cycle @384.00: [e]	0x00000001       |a.a:000001e4  |a.b:00000000   | res: 000001e4 |
@line:1116  Cycle @384.00: [e]	mem-read         | addr: 0x001e4| line: 0x0004b |
@line:1175  Cycle @384.00: [e]	own x14          |
@line:1662  Cycle @384.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @384.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @384.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @384.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @385.00: [e]	mem_bypass.reg: x00 | .data: 00000d26
@line:810   Cycle @385.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @385.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @385.00: [e]	0x00000001       | a: 000001e4  | b: 00000000   | imm: 00000004 | result: 000001e8
@line:937   Cycle @385.00: [e]	0x00000001       |a.a:000001e4  |a.b:00000004   | res: 000001e8 |
@line:1175  Cycle @385.00: [e]	own x15          |
@line:1220  Cycle @385.00: [m]	mem.rdata        | 0x980
@line:1229  Cycle @385.00: [m]	mem.bypass       | x14 = 0x980
@line:1662  Cycle @385.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @385.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @385.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @385.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @386.00: [w]	writeback        | x14          | 0x00000980
@line:808   Cycle @386.00: [e]	mem_bypass.reg: x14 | .data: 00000980
@line:810   Cycle @386.00: [e]	exe_bypass.reg: x15 | .data: 000001e8
@line:925   Cycle @386.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @386.00: [e]	0x00000001       | a: 00072e93  | b: 00000980   | imm: 00000000 | result: 00073813
@line:937   Cycle @386.00: [e]	0x00000001       |a.a:00072e93  |a.b:00000980   | res: 00073813 |
@line:1175  Cycle @386.00: [e]	own x10          |
@line:1662  Cycle @386.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @386.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @386.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @386.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @387.00: [w]	writeback        | x15          | 0x000001e8
@line:173   Cycle @387.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @387.00: [e]	mem_bypass.reg: x00 | .data: 00000980
@line:810   Cycle @387.00: [e]	exe_bypass.reg: x10 | .data: 00073813
@line:925   Cycle @387.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @387.00: [e]	0x00000001       | a: 000001e8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @387.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @387.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @387.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @387.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @388.00: [w]	writeback        | x10          | 0x00073813
@line:1662  Cycle @388.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @388.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @388.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @388.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @389.00: [e]	mem_bypass.reg: x00 | .data: 00000980
@line:810   Cycle @389.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @389.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @389.00: [e]	0x00000001       | a: 000001e8  | b: 00000000   | imm: 00000000 | result: 000001e8
@line:937   Cycle @389.00: [e]	0x00000001       |a.a:000001e8  |a.b:00000000   | res: 000001e8 |
@line:1116  Cycle @389.00: [e]	mem-read         | addr: 0x001e8| line: 0x0004c |
@line:1175  Cycle @389.00: [e]	own x14          |
@line:1662  Cycle @389.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @389.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @389.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @389.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @390.00: [e]	mem_bypass.reg: x00 | .data: 00000980
@line:810   Cycle @390.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @390.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @390.00: [e]	0x00000001       | a: 000001e8  | b: 00000000   | imm: 00000004 | result: 000001ec
@line:937   Cycle @390.00: [e]	0x00000001       |a.a:000001e8  |a.b:00000004   | res: 000001ec |
@line:1175  Cycle @390.00: [e]	own x15          |
@line:1220  Cycle @390.00: [m]	mem.rdata        | 0x150
@line:1229  Cycle @390.00: [m]	mem.bypass       | x14 = 0x150
@line:1662  Cycle @390.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @390.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @390.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @390.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @391.00: [w]	writeback        | x14          | 0x00000150
@line:808   Cycle @391.00: [e]	mem_bypass.reg: x14 | .data: 00000150
@line:810   Cycle @391.00: [e]	exe_bypass.reg: x15 | .data: 000001ec
@line:925   Cycle @391.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @391.00: [e]	0x00000001       | a: 00073813  | b: 00000150   | imm: 00000000 | result: 00073963
@line:937   Cycle @391.00: [e]	0x00000001       |a.a:00073813  |a.b:00000150   | res: 00073963 |
@line:1175  Cycle @391.00: [e]	own x10          |
@line:1662  Cycle @391.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @391.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @391.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @391.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @392.00: [w]	writeback        | x15          | 0x000001ec
@line:173   Cycle @392.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @392.00: [e]	mem_bypass.reg: x00 | .data: 00000150
@line:810   Cycle @392.00: [e]	exe_bypass.reg: x10 | .data: 00073963
@line:925   Cycle @392.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @392.00: [e]	0x00000001       | a: 000001ec  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @392.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @392.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @392.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @392.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @393.00: [w]	writeback        | x10          | 0x00073963
@line:1662  Cycle @393.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @393.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @393.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @393.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @394.00: [e]	mem_bypass.reg: x00 | .data: 00000150
@line:810   Cycle @394.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @394.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @394.00: [e]	0x00000001       | a: 000001ec  | b: 00000000   | imm: 00000000 | result: 000001ec
@line:937   Cycle @394.00: [e]	0x00000001       |a.a:000001ec  |a.b:00000000   | res: 000001ec |
@line:1116  Cycle @394.00: [e]	mem-read         | addr: 0x001ec| line: 0x0004d |
@line:1175  Cycle @394.00: [e]	own x14          |
@line:1662  Cycle @394.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @394.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @394.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @394.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @395.00: [e]	mem_bypass.reg: x00 | .data: 00000150
@line:810   Cycle @395.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @395.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @395.00: [e]	0x00000001       | a: 000001ec  | b: 00000000   | imm: 00000004 | result: 000001f0
@line:937   Cycle @395.00: [e]	0x00000001       |a.a:000001ec  |a.b:00000004   | res: 000001f0 |
@line:1175  Cycle @395.00: [e]	own x15          |
@line:1220  Cycle @395.00: [m]	mem.rdata        | 0x281
@line:1229  Cycle @395.00: [m]	mem.bypass       | x14 = 0x281
@line:1662  Cycle @395.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @395.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @395.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @395.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @396.00: [w]	writeback        | x14          | 0x00000281
@line:808   Cycle @396.00: [e]	mem_bypass.reg: x14 | .data: 00000281
@line:810   Cycle @396.00: [e]	exe_bypass.reg: x15 | .data: 000001f0
@line:925   Cycle @396.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @396.00: [e]	0x00000001       | a: 00073963  | b: 00000281   | imm: 00000000 | result: 00073be4
@line:937   Cycle @396.00: [e]	0x00000001       |a.a:00073963  |a.b:00000281   | res: 00073be4 |
@line:1175  Cycle @396.00: [e]	own x10          |
@line:1662  Cycle @396.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @396.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @396.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @396.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @397.00: [w]	writeback        | x15          | 0x000001f0
@line:173   Cycle @397.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @397.00: [e]	mem_bypass.reg: x00 | .data: 00000281
@line:810   Cycle @397.00: [e]	exe_bypass.reg: x10 | .data: 00073be4
@line:925   Cycle @397.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @397.00: [e]	0x00000001       | a: 000001f0  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @397.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @397.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @397.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @397.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @398.00: [w]	writeback        | x10          | 0x00073be4
@line:1662  Cycle @398.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @398.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @398.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @398.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @399.00: [e]	mem_bypass.reg: x00 | .data: 00000281
@line:810   Cycle @399.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @399.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @399.00: [e]	0x00000001       | a: 000001f0  | b: 00000000   | imm: 00000000 | result: 000001f0
@line:937   Cycle @399.00: [e]	0x00000001       |a.a:000001f0  |a.b:00000000   | res: 000001f0 |
@line:1116  Cycle @399.00: [e]	mem-read         | addr: 0x001f0| line: 0x0004e |
@line:1175  Cycle @399.00: [e]	own x14          |
@line:1662  Cycle @399.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @399.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @399.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @399.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @400.00: [e]	mem_bypass.reg: x00 | .data: 00000281
@line:810   Cycle @400.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @400.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @400.00: [e]	0x00000001       | a: 000001f0  | b: 00000000   | imm: 00000004 | result: 000001f4
@line:937   Cycle @400.00: [e]	0x00000001       |a.a:000001f0  |a.b:00000004   | res: 000001f4 |
@line:1175  Cycle @400.00: [e]	own x15          |
@line:1220  Cycle @400.00: [m]	mem.rdata        | 0x674
@line:1229  Cycle @400.00: [m]	mem.bypass       | x14 = 0x674
@line:1662  Cycle @400.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @400.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @400.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @400.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @401.00: [w]	writeback        | x14          | 0x00000674
@line:808   Cycle @401.00: [e]	mem_bypass.reg: x14 | .data: 00000674
@line:810   Cycle @401.00: [e]	exe_bypass.reg: x15 | .data: 000001f4
@line:925   Cycle @401.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @401.00: [e]	0x00000001       | a: 00073be4  | b: 00000674   | imm: 00000000 | result: 00074258
@line:937   Cycle @401.00: [e]	0x00000001       |a.a:00073be4  |a.b:00000674   | res: 00074258 |
@line:1175  Cycle @401.00: [e]	own x10          |
@line:1662  Cycle @401.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @401.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @401.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @401.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @402.00: [w]	writeback        | x15          | 0x000001f4
@line:173   Cycle @402.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @402.00: [e]	mem_bypass.reg: x00 | .data: 00000674
@line:810   Cycle @402.00: [e]	exe_bypass.reg: x10 | .data: 00074258
@line:925   Cycle @402.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @402.00: [e]	0x00000001       | a: 000001f4  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @402.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @402.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @402.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @402.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @403.00: [w]	writeback        | x10          | 0x00074258
@line:1662  Cycle @403.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @403.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @403.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @403.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @404.00: [e]	mem_bypass.reg: x00 | .data: 00000674
@line:810   Cycle @404.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @404.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @404.00: [e]	0x00000001       | a: 000001f4  | b: 00000000   | imm: 00000000 | result: 000001f4
@line:937   Cycle @404.00: [e]	0x00000001       |a.a:000001f4  |a.b:00000000   | res: 000001f4 |
@line:1116  Cycle @404.00: [e]	mem-read         | addr: 0x001f4| line: 0x0004f |
@line:1175  Cycle @404.00: [e]	own x14          |
@line:1662  Cycle @404.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @404.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @404.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @404.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @405.00: [e]	mem_bypass.reg: x00 | .data: 00000674
@line:810   Cycle @405.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @405.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @405.00: [e]	0x00000001       | a: 000001f4  | b: 00000000   | imm: 00000004 | result: 000001f8
@line:937   Cycle @405.00: [e]	0x00000001       |a.a:000001f4  |a.b:00000004   | res: 000001f8 |
@line:1175  Cycle @405.00: [e]	own x15          |
@line:1220  Cycle @405.00: [m]	mem.rdata        | 0x60d
@line:1229  Cycle @405.00: [m]	mem.bypass       | x14 = 0x60d
@line:1662  Cycle @405.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @405.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @405.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @405.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @406.00: [w]	writeback        | x14          | 0x0000060d
@line:808   Cycle @406.00: [e]	mem_bypass.reg: x14 | .data: 0000060d
@line:810   Cycle @406.00: [e]	exe_bypass.reg: x15 | .data: 000001f8
@line:925   Cycle @406.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @406.00: [e]	0x00000001       | a: 00074258  | b: 0000060d   | imm: 00000000 | result: 00074865
@line:937   Cycle @406.00: [e]	0x00000001       |a.a:00074258  |a.b:0000060d   | res: 00074865 |
@line:1175  Cycle @406.00: [e]	own x10          |
@line:1662  Cycle @406.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @406.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @406.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @406.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @407.00: [w]	writeback        | x15          | 0x000001f8
@line:173   Cycle @407.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @407.00: [e]	mem_bypass.reg: x00 | .data: 0000060d
@line:810   Cycle @407.00: [e]	exe_bypass.reg: x10 | .data: 00074865
@line:925   Cycle @407.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @407.00: [e]	0x00000001       | a: 000001f8  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @407.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @407.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @407.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @407.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @408.00: [w]	writeback        | x10          | 0x00074865
@line:1662  Cycle @408.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @408.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @408.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @408.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @409.00: [e]	mem_bypass.reg: x00 | .data: 0000060d
@line:810   Cycle @409.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @409.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @409.00: [e]	0x00000001       | a: 000001f8  | b: 00000000   | imm: 00000000 | result: 000001f8
@line:937   Cycle @409.00: [e]	0x00000001       |a.a:000001f8  |a.b:00000000   | res: 000001f8 |
@line:1116  Cycle @409.00: [e]	mem-read         | addr: 0x001f8| line: 0x00050 |
@line:1175  Cycle @409.00: [e]	own x14          |
@line:1662  Cycle @409.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @409.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @409.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @409.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @410.00: [e]	mem_bypass.reg: x00 | .data: 0000060d
@line:810   Cycle @410.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @410.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @410.00: [e]	0x00000001       | a: 000001f8  | b: 00000000   | imm: 00000004 | result: 000001fc
@line:937   Cycle @410.00: [e]	0x00000001       |a.a:000001f8  |a.b:00000004   | res: 000001fc |
@line:1175  Cycle @410.00: [e]	own x15          |
@line:1220  Cycle @410.00: [m]	mem.rdata        | 0x2a42
@line:1229  Cycle @410.00: [m]	mem.bypass       | x14 = 0x2a42
@line:1662  Cycle @410.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @410.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @410.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @410.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @411.00: [w]	writeback        | x14          | 0x00002a42
@line:808   Cycle @411.00: [e]	mem_bypass.reg: x14 | .data: 00002a42
@line:810   Cycle @411.00: [e]	exe_bypass.reg: x15 | .data: 000001fc
@line:925   Cycle @411.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @411.00: [e]	0x00000001       | a: 00074865  | b: 00002a42   | imm: 00000000 | result: 000772a7
@line:937   Cycle @411.00: [e]	0x00000001       |a.a:00074865  |a.b:00002a42   | res: 000772a7 |
@line:1175  Cycle @411.00: [e]	own x10          |
@line:1662  Cycle @411.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @411.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @411.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @411.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @412.00: [w]	writeback        | x15          | 0x000001fc
@line:173   Cycle @412.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @412.00: [e]	mem_bypass.reg: x00 | .data: 00002a42
@line:810   Cycle @412.00: [e]	exe_bypass.reg: x10 | .data: 000772a7
@line:925   Cycle @412.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @412.00: [e]	0x00000001       | a: 000001fc  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @412.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @412.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @412.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @412.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @413.00: [w]	writeback        | x10          | 0x000772a7
@line:1662  Cycle @413.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @413.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @413.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @413.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @414.00: [e]	mem_bypass.reg: x00 | .data: 00002a42
@line:810   Cycle @414.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @414.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @414.00: [e]	0x00000001       | a: 000001fc  | b: 00000000   | imm: 00000000 | result: 000001fc
@line:937   Cycle @414.00: [e]	0x00000001       |a.a:000001fc  |a.b:00000000   | res: 000001fc |
@line:1116  Cycle @414.00: [e]	mem-read         | addr: 0x001fc| line: 0x00051 |
@line:1175  Cycle @414.00: [e]	own x14          |
@line:1662  Cycle @414.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @414.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @414.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @414.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @415.00: [e]	mem_bypass.reg: x00 | .data: 00002a42
@line:810   Cycle @415.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @415.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @415.00: [e]	0x00000001       | a: 000001fc  | b: 00000000   | imm: 00000004 | result: 00000200
@line:937   Cycle @415.00: [e]	0x00000001       |a.a:000001fc  |a.b:00000004   | res: 00000200 |
@line:1175  Cycle @415.00: [e]	own x15          |
@line:1220  Cycle @415.00: [m]	mem.rdata        | 0x2700
@line:1229  Cycle @415.00: [m]	mem.bypass       | x14 = 0x2700
@line:1662  Cycle @415.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @415.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @415.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @415.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @416.00: [w]	writeback        | x14          | 0x00002700
@line:808   Cycle @416.00: [e]	mem_bypass.reg: x14 | .data: 00002700
@line:810   Cycle @416.00: [e]	exe_bypass.reg: x15 | .data: 00000200
@line:925   Cycle @416.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @416.00: [e]	0x00000001       | a: 000772a7  | b: 00002700   | imm: 00000000 | result: 000799a7
@line:937   Cycle @416.00: [e]	0x00000001       |a.a:000772a7  |a.b:00002700   | res: 000799a7 |
@line:1175  Cycle @416.00: [e]	own x10          |
@line:1662  Cycle @416.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @416.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @416.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @416.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @417.00: [w]	writeback        | x15          | 0x00000200
@line:173   Cycle @417.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @417.00: [e]	mem_bypass.reg: x00 | .data: 00002700
@line:810   Cycle @417.00: [e]	exe_bypass.reg: x10 | .data: 000799a7
@line:925   Cycle @417.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @417.00: [e]	0x00000001       | a: 00000200  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @417.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @417.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @417.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @417.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @418.00: [w]	writeback        | x10          | 0x000799a7
@line:1662  Cycle @418.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @418.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @418.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @418.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @419.00: [e]	mem_bypass.reg: x00 | .data: 00002700
@line:810   Cycle @419.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @419.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @419.00: [e]	0x00000001       | a: 00000200  | b: 00000000   | imm: 00000000 | result: 00000200
@line:937   Cycle @419.00: [e]	0x00000001       |a.a:00000200  |a.b:00000000   | res: 00000200 |
@line:1116  Cycle @419.00: [e]	mem-read         | addr: 0x00200| line: 0x00052 |
@line:1175  Cycle @419.00: [e]	own x14          |
@line:1662  Cycle @419.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @419.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @419.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @419.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @420.00: [e]	mem_bypass.reg: x00 | .data: 00002700
@line:810   Cycle @420.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @420.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @420.00: [e]	0x00000001       | a: 00000200  | b: 00000000   | imm: 00000004 | result: 00000204
@line:937   Cycle @420.00: [e]	0x00000001       |a.a:00000200  |a.b:00000004   | res: 00000204 |
@line:1175  Cycle @420.00: [e]	own x15          |
@line:1220  Cycle @420.00: [m]	mem.rdata        | 0x101b
@line:1229  Cycle @420.00: [m]	mem.bypass       | x14 = 0x101b
@line:1662  Cycle @420.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @420.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @420.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @420.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @421.00: [w]	writeback        | x14          | 0x0000101b
@line:808   Cycle @421.00: [e]	mem_bypass.reg: x14 | .data: 0000101b
@line:810   Cycle @421.00: [e]	exe_bypass.reg: x15 | .data: 00000204
@line:925   Cycle @421.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @421.00: [e]	0x00000001       | a: 000799a7  | b: 0000101b   | imm: 00000000 | result: 0007a9c2
@line:937   Cycle @421.00: [e]	0x00000001       |a.a:000799a7  |a.b:0000101b   | res: 0007a9c2 |
@line:1175  Cycle @421.00: [e]	own x10          |
@line:1662  Cycle @421.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @421.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @421.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @421.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @422.00: [w]	writeback        | x15          | 0x00000204
@line:173   Cycle @422.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @422.00: [e]	mem_bypass.reg: x00 | .data: 0000101b
@line:810   Cycle @422.00: [e]	exe_bypass.reg: x10 | .data: 0007a9c2
@line:925   Cycle @422.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @422.00: [e]	0x00000001       | a: 00000204  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @422.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @422.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @422.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @422.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @423.00: [w]	writeback        | x10          | 0x0007a9c2
@line:1662  Cycle @423.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @423.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @423.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @423.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @424.00: [e]	mem_bypass.reg: x00 | .data: 0000101b
@line:810   Cycle @424.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @424.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @424.00: [e]	0x00000001       | a: 00000204  | b: 00000000   | imm: 00000000 | result: 00000204
@line:937   Cycle @424.00: [e]	0x00000001       |a.a:00000204  |a.b:00000000   | res: 00000204 |
@line:1116  Cycle @424.00: [e]	mem-read         | addr: 0x00204| line: 0x00053 |
@line:1175  Cycle @424.00: [e]	own x14          |
@line:1662  Cycle @424.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @424.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @424.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @424.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @425.00: [e]	mem_bypass.reg: x00 | .data: 0000101b
@line:810   Cycle @425.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @425.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @425.00: [e]	0x00000001       | a: 00000204  | b: 00000000   | imm: 00000004 | result: 00000208
@line:937   Cycle @425.00: [e]	0x00000001       |a.a:00000204  |a.b:00000004   | res: 00000208 |
@line:1175  Cycle @425.00: [e]	own x15          |
@line:1220  Cycle @425.00: [m]	mem.rdata        | 0x281c
@line:1229  Cycle @425.00: [m]	mem.bypass       | x14 = 0x281c
@line:1662  Cycle @425.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @425.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @425.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @425.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @426.00: [w]	writeback        | x14          | 0x0000281c
@line:808   Cycle @426.00: [e]	mem_bypass.reg: x14 | .data: 0000281c
@line:810   Cycle @426.00: [e]	exe_bypass.reg: x15 | .data: 00000208
@line:925   Cycle @426.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @426.00: [e]	0x00000001       | a: 0007a9c2  | b: 0000281c   | imm: 00000000 | result: 0007d1de
@line:937   Cycle @426.00: [e]	0x00000001       |a.a:0007a9c2  |a.b:0000281c   | res: 0007d1de |
@line:1175  Cycle @426.00: [e]	own x10          |
@line:1662  Cycle @426.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @426.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @426.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @426.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @427.00: [w]	writeback        | x15          | 0x00000208
@line:173   Cycle @427.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @427.00: [e]	mem_bypass.reg: x00 | .data: 0000281c
@line:810   Cycle @427.00: [e]	exe_bypass.reg: x10 | .data: 0007d1de
@line:925   Cycle @427.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @427.00: [e]	0x00000001       | a: 00000208  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @427.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @427.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @427.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @427.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @428.00: [w]	writeback        | x10          | 0x0007d1de
@line:1662  Cycle @428.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @428.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @428.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @428.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @429.00: [e]	mem_bypass.reg: x00 | .data: 0000281c
@line:810   Cycle @429.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @429.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @429.00: [e]	0x00000001       | a: 00000208  | b: 00000000   | imm: 00000000 | result: 00000208
@line:937   Cycle @429.00: [e]	0x00000001       |a.a:00000208  |a.b:00000000   | res: 00000208 |
@line:1116  Cycle @429.00: [e]	mem-read         | addr: 0x00208| line: 0x00054 |
@line:1175  Cycle @429.00: [e]	own x14          |
@line:1662  Cycle @429.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @429.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @429.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @429.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @430.00: [e]	mem_bypass.reg: x00 | .data: 0000281c
@line:810   Cycle @430.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @430.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @430.00: [e]	0x00000001       | a: 00000208  | b: 00000000   | imm: 00000004 | result: 0000020c
@line:937   Cycle @430.00: [e]	0x00000001       |a.a:00000208  |a.b:00000004   | res: 0000020c |
@line:1175  Cycle @430.00: [e]	own x15          |
@line:1220  Cycle @430.00: [m]	mem.rdata        | 0x27
@line:1229  Cycle @430.00: [m]	mem.bypass       | x14 = 0x27
@line:1662  Cycle @430.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @430.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @430.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @430.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @431.00: [w]	writeback        | x14          | 0x00000027
@line:808   Cycle @431.00: [e]	mem_bypass.reg: x14 | .data: 00000027
@line:810   Cycle @431.00: [e]	exe_bypass.reg: x15 | .data: 0000020c
@line:925   Cycle @431.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @431.00: [e]	0x00000001       | a: 0007d1de  | b: 00000027   | imm: 00000000 | result: 0007d205
@line:937   Cycle @431.00: [e]	0x00000001       |a.a:0007d1de  |a.b:00000027   | res: 0007d205 |
@line:1175  Cycle @431.00: [e]	own x10          |
@line:1662  Cycle @431.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @431.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @431.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @431.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @432.00: [w]	writeback        | x15          | 0x0000020c
@line:173   Cycle @432.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @432.00: [e]	mem_bypass.reg: x00 | .data: 00000027
@line:810   Cycle @432.00: [e]	exe_bypass.reg: x10 | .data: 0007d205
@line:925   Cycle @432.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @432.00: [e]	0x00000001       | a: 0000020c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @432.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @432.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @432.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @432.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @433.00: [w]	writeback        | x10          | 0x0007d205
@line:1662  Cycle @433.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @433.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @433.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @433.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @434.00: [e]	mem_bypass.reg: x00 | .data: 00000027
@line:810   Cycle @434.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @434.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @434.00: [e]	0x00000001       | a: 0000020c  | b: 00000000   | imm: 00000000 | result: 0000020c
@line:937   Cycle @434.00: [e]	0x00000001       |a.a:0000020c  |a.b:00000000   | res: 0000020c |
@line:1116  Cycle @434.00: [e]	mem-read         | addr: 0x0020c| line: 0x00055 |
@line:1175  Cycle @434.00: [e]	own x14          |
@line:1662  Cycle @434.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @434.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @434.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @434.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @435.00: [e]	mem_bypass.reg: x00 | .data: 00000027
@line:810   Cycle @435.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @435.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @435.00: [e]	0x00000001       | a: 0000020c  | b: 00000000   | imm: 00000004 | result: 00000210
@line:937   Cycle @435.00: [e]	0x00000001       |a.a:0000020c  |a.b:00000004   | res: 00000210 |
@line:1175  Cycle @435.00: [e]	own x15          |
@line:1220  Cycle @435.00: [m]	mem.rdata        | 0x2b84
@line:1229  Cycle @435.00: [m]	mem.bypass       | x14 = 0x2b84
@line:1662  Cycle @435.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @435.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @435.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @435.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @436.00: [w]	writeback        | x14          | 0x00002b84
@line:808   Cycle @436.00: [e]	mem_bypass.reg: x14 | .data: 00002b84
@line:810   Cycle @436.00: [e]	exe_bypass.reg: x15 | .data: 00000210
@line:925   Cycle @436.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @436.00: [e]	0x00000001       | a: 0007d205  | b: 00002b84   | imm: 00000000 | result: 0007fd89
@line:937   Cycle @436.00: [e]	0x00000001       |a.a:0007d205  |a.b:00002b84   | res: 0007fd89 |
@line:1175  Cycle @436.00: [e]	own x10          |
@line:1662  Cycle @436.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @436.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @436.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @436.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @437.00: [w]	writeback        | x15          | 0x00000210
@line:173   Cycle @437.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @437.00: [e]	mem_bypass.reg: x00 | .data: 00002b84
@line:810   Cycle @437.00: [e]	exe_bypass.reg: x10 | .data: 0007fd89
@line:925   Cycle @437.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @437.00: [e]	0x00000001       | a: 00000210  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @437.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @437.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @437.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @437.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @438.00: [w]	writeback        | x10          | 0x0007fd89
@line:1662  Cycle @438.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @438.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @438.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @438.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @439.00: [e]	mem_bypass.reg: x00 | .data: 00002b84
@line:810   Cycle @439.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @439.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @439.00: [e]	0x00000001       | a: 00000210  | b: 00000000   | imm: 00000000 | result: 00000210
@line:937   Cycle @439.00: [e]	0x00000001       |a.a:00000210  |a.b:00000000   | res: 00000210 |
@line:1116  Cycle @439.00: [e]	mem-read         | addr: 0x00210| line: 0x00056 |
@line:1175  Cycle @439.00: [e]	own x14          |
@line:1662  Cycle @439.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @439.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @439.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @439.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @440.00: [e]	mem_bypass.reg: x00 | .data: 00002b84
@line:810   Cycle @440.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @440.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @440.00: [e]	0x00000001       | a: 00000210  | b: 00000000   | imm: 00000004 | result: 00000214
@line:937   Cycle @440.00: [e]	0x00000001       |a.a:00000210  |a.b:00000004   | res: 00000214 |
@line:1175  Cycle @440.00: [e]	own x15          |
@line:1220  Cycle @440.00: [m]	mem.rdata        | 0x2167
@line:1229  Cycle @440.00: [m]	mem.bypass       | x14 = 0x2167
@line:1662  Cycle @440.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @440.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @440.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @440.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @441.00: [w]	writeback        | x14          | 0x00002167
@line:808   Cycle @441.00: [e]	mem_bypass.reg: x14 | .data: 00002167
@line:810   Cycle @441.00: [e]	exe_bypass.reg: x15 | .data: 00000214
@line:925   Cycle @441.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @441.00: [e]	0x00000001       | a: 0007fd89  | b: 00002167   | imm: 00000000 | result: 00081ef0
@line:937   Cycle @441.00: [e]	0x00000001       |a.a:0007fd89  |a.b:00002167   | res: 00081ef0 |
@line:1175  Cycle @441.00: [e]	own x10          |
@line:1662  Cycle @441.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @441.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @441.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @441.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @442.00: [w]	writeback        | x15          | 0x00000214
@line:173   Cycle @442.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @442.00: [e]	mem_bypass.reg: x00 | .data: 00002167
@line:810   Cycle @442.00: [e]	exe_bypass.reg: x10 | .data: 00081ef0
@line:925   Cycle @442.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @442.00: [e]	0x00000001       | a: 00000214  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @442.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @442.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @442.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @442.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @443.00: [w]	writeback        | x10          | 0x00081ef0
@line:1662  Cycle @443.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @443.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @443.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @443.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @444.00: [e]	mem_bypass.reg: x00 | .data: 00002167
@line:810   Cycle @444.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @444.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @444.00: [e]	0x00000001       | a: 00000214  | b: 00000000   | imm: 00000000 | result: 00000214
@line:937   Cycle @444.00: [e]	0x00000001       |a.a:00000214  |a.b:00000000   | res: 00000214 |
@line:1116  Cycle @444.00: [e]	mem-read         | addr: 0x00214| line: 0x00057 |
@line:1175  Cycle @444.00: [e]	own x14          |
@line:1662  Cycle @444.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @444.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @444.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @444.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @445.00: [e]	mem_bypass.reg: x00 | .data: 00002167
@line:810   Cycle @445.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @445.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @445.00: [e]	0x00000001       | a: 00000214  | b: 00000000   | imm: 00000004 | result: 00000218
@line:937   Cycle @445.00: [e]	0x00000001       |a.a:00000214  |a.b:00000004   | res: 00000218 |
@line:1175  Cycle @445.00: [e]	own x15          |
@line:1220  Cycle @445.00: [m]	mem.rdata        | 0x1662
@line:1229  Cycle @445.00: [m]	mem.bypass       | x14 = 0x1662
@line:1662  Cycle @445.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @445.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @445.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @445.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @446.00: [w]	writeback        | x14          | 0x00001662
@line:808   Cycle @446.00: [e]	mem_bypass.reg: x14 | .data: 00001662
@line:810   Cycle @446.00: [e]	exe_bypass.reg: x15 | .data: 00000218
@line:925   Cycle @446.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @446.00: [e]	0x00000001       | a: 00081ef0  | b: 00001662   | imm: 00000000 | result: 00083552
@line:937   Cycle @446.00: [e]	0x00000001       |a.a:00081ef0  |a.b:00001662   | res: 00083552 |
@line:1175  Cycle @446.00: [e]	own x10          |
@line:1662  Cycle @446.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @446.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @446.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @446.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @447.00: [w]	writeback        | x15          | 0x00000218
@line:173   Cycle @447.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @447.00: [e]	mem_bypass.reg: x00 | .data: 00001662
@line:810   Cycle @447.00: [e]	exe_bypass.reg: x10 | .data: 00083552
@line:925   Cycle @447.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @447.00: [e]	0x00000001       | a: 00000218  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @447.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @447.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @447.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @447.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @448.00: [w]	writeback        | x10          | 0x00083552
@line:1662  Cycle @448.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @448.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @448.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @448.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @449.00: [e]	mem_bypass.reg: x00 | .data: 00001662
@line:810   Cycle @449.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @449.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @449.00: [e]	0x00000001       | a: 00000218  | b: 00000000   | imm: 00000000 | result: 00000218
@line:937   Cycle @449.00: [e]	0x00000001       |a.a:00000218  |a.b:00000000   | res: 00000218 |
@line:1116  Cycle @449.00: [e]	mem-read         | addr: 0x00218| line: 0x00058 |
@line:1175  Cycle @449.00: [e]	own x14          |
@line:1662  Cycle @449.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @449.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @449.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @449.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @450.00: [e]	mem_bypass.reg: x00 | .data: 00001662
@line:810   Cycle @450.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @450.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @450.00: [e]	0x00000001       | a: 00000218  | b: 00000000   | imm: 00000004 | result: 0000021c
@line:937   Cycle @450.00: [e]	0x00000001       |a.a:00000218  |a.b:00000004   | res: 0000021c |
@line:1175  Cycle @450.00: [e]	own x15          |
@line:1220  Cycle @450.00: [m]	mem.rdata        | 0x18ac
@line:1229  Cycle @450.00: [m]	mem.bypass       | x14 = 0x18ac
@line:1662  Cycle @450.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @450.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @450.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @450.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @451.00: [w]	writeback        | x14          | 0x000018ac
@line:808   Cycle @451.00: [e]	mem_bypass.reg: x14 | .data: 000018ac
@line:810   Cycle @451.00: [e]	exe_bypass.reg: x15 | .data: 0000021c
@line:925   Cycle @451.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @451.00: [e]	0x00000001       | a: 00083552  | b: 000018ac   | imm: 00000000 | result: 00084dfe
@line:937   Cycle @451.00: [e]	0x00000001       |a.a:00083552  |a.b:000018ac   | res: 00084dfe |
@line:1175  Cycle @451.00: [e]	own x10          |
@line:1662  Cycle @451.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @451.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @451.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @451.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @452.00: [w]	writeback        | x15          | 0x0000021c
@line:173   Cycle @452.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @452.00: [e]	mem_bypass.reg: x00 | .data: 000018ac
@line:810   Cycle @452.00: [e]	exe_bypass.reg: x10 | .data: 00084dfe
@line:925   Cycle @452.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @452.00: [e]	0x00000001       | a: 0000021c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @452.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @452.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @452.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @452.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @453.00: [w]	writeback        | x10          | 0x00084dfe
@line:1662  Cycle @453.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @453.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @453.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @453.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @454.00: [e]	mem_bypass.reg: x00 | .data: 000018ac
@line:810   Cycle @454.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @454.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @454.00: [e]	0x00000001       | a: 0000021c  | b: 00000000   | imm: 00000000 | result: 0000021c
@line:937   Cycle @454.00: [e]	0x00000001       |a.a:0000021c  |a.b:00000000   | res: 0000021c |
@line:1116  Cycle @454.00: [e]	mem-read         | addr: 0x0021c| line: 0x00059 |
@line:1175  Cycle @454.00: [e]	own x14          |
@line:1662  Cycle @454.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @454.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @454.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @454.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @455.00: [e]	mem_bypass.reg: x00 | .data: 000018ac
@line:810   Cycle @455.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @455.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @455.00: [e]	0x00000001       | a: 0000021c  | b: 00000000   | imm: 00000004 | result: 00000220
@line:937   Cycle @455.00: [e]	0x00000001       |a.a:0000021c  |a.b:00000004   | res: 00000220 |
@line:1175  Cycle @455.00: [e]	own x15          |
@line:1220  Cycle @455.00: [m]	mem.rdata        | 0x2aec
@line:1229  Cycle @455.00: [m]	mem.bypass       | x14 = 0x2aec
@line:1662  Cycle @455.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @455.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @455.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @455.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @456.00: [w]	writeback        | x14          | 0x00002aec
@line:808   Cycle @456.00: [e]	mem_bypass.reg: x14 | .data: 00002aec
@line:810   Cycle @456.00: [e]	exe_bypass.reg: x15 | .data: 00000220
@line:925   Cycle @456.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @456.00: [e]	0x00000001       | a: 00084dfe  | b: 00002aec   | imm: 00000000 | result: 000878ea
@line:937   Cycle @456.00: [e]	0x00000001       |a.a:00084dfe  |a.b:00002aec   | res: 000878ea |
@line:1175  Cycle @456.00: [e]	own x10          |
@line:1662  Cycle @456.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @456.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @456.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @456.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @457.00: [w]	writeback        | x15          | 0x00000220
@line:173   Cycle @457.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @457.00: [e]	mem_bypass.reg: x00 | .data: 00002aec
@line:810   Cycle @457.00: [e]	exe_bypass.reg: x10 | .data: 000878ea
@line:925   Cycle @457.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @457.00: [e]	0x00000001       | a: 00000220  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @457.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @457.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @457.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @457.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @458.00: [w]	writeback        | x10          | 0x000878ea
@line:1662  Cycle @458.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @458.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @458.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @458.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @459.00: [e]	mem_bypass.reg: x00 | .data: 00002aec
@line:810   Cycle @459.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @459.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @459.00: [e]	0x00000001       | a: 00000220  | b: 00000000   | imm: 00000000 | result: 00000220
@line:937   Cycle @459.00: [e]	0x00000001       |a.a:00000220  |a.b:00000000   | res: 00000220 |
@line:1116  Cycle @459.00: [e]	mem-read         | addr: 0x00220| line: 0x0005a |
@line:1175  Cycle @459.00: [e]	own x14          |
@line:1662  Cycle @459.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @459.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @459.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @459.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @460.00: [e]	mem_bypass.reg: x00 | .data: 00002aec
@line:810   Cycle @460.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @460.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @460.00: [e]	0x00000001       | a: 00000220  | b: 00000000   | imm: 00000004 | result: 00000224
@line:937   Cycle @460.00: [e]	0x00000001       |a.a:00000220  |a.b:00000004   | res: 00000224 |
@line:1175  Cycle @460.00: [e]	own x15          |
@line:1220  Cycle @460.00: [m]	mem.rdata        | 0x1f41
@line:1229  Cycle @460.00: [m]	mem.bypass       | x14 = 0x1f41
@line:1662  Cycle @460.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @460.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @460.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @460.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @461.00: [w]	writeback        | x14          | 0x00001f41
@line:808   Cycle @461.00: [e]	mem_bypass.reg: x14 | .data: 00001f41
@line:810   Cycle @461.00: [e]	exe_bypass.reg: x15 | .data: 00000224
@line:925   Cycle @461.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @461.00: [e]	0x00000001       | a: 000878ea  | b: 00001f41   | imm: 00000000 | result: 0008982b
@line:937   Cycle @461.00: [e]	0x00000001       |a.a:000878ea  |a.b:00001f41   | res: 0008982b |
@line:1175  Cycle @461.00: [e]	own x10          |
@line:1662  Cycle @461.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @461.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @461.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @461.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @462.00: [w]	writeback        | x15          | 0x00000224
@line:173   Cycle @462.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @462.00: [e]	mem_bypass.reg: x00 | .data: 00001f41
@line:810   Cycle @462.00: [e]	exe_bypass.reg: x10 | .data: 0008982b
@line:925   Cycle @462.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @462.00: [e]	0x00000001       | a: 00000224  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @462.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @462.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @462.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @462.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @463.00: [w]	writeback        | x10          | 0x0008982b
@line:1662  Cycle @463.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @463.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @463.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @463.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @464.00: [e]	mem_bypass.reg: x00 | .data: 00001f41
@line:810   Cycle @464.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @464.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @464.00: [e]	0x00000001       | a: 00000224  | b: 00000000   | imm: 00000000 | result: 00000224
@line:937   Cycle @464.00: [e]	0x00000001       |a.a:00000224  |a.b:00000000   | res: 00000224 |
@line:1116  Cycle @464.00: [e]	mem-read         | addr: 0x00224| line: 0x0005b |
@line:1175  Cycle @464.00: [e]	own x14          |
@line:1662  Cycle @464.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @464.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @464.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @464.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @465.00: [e]	mem_bypass.reg: x00 | .data: 00001f41
@line:810   Cycle @465.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @465.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @465.00: [e]	0x00000001       | a: 00000224  | b: 00000000   | imm: 00000004 | result: 00000228
@line:937   Cycle @465.00: [e]	0x00000001       |a.a:00000224  |a.b:00000004   | res: 00000228 |
@line:1175  Cycle @465.00: [e]	own x15          |
@line:1220  Cycle @465.00: [m]	mem.rdata        | 0x2504
@line:1229  Cycle @465.00: [m]	mem.bypass       | x14 = 0x2504
@line:1662  Cycle @465.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @465.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @465.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @465.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @466.00: [w]	writeback        | x14          | 0x00002504
@line:808   Cycle @466.00: [e]	mem_bypass.reg: x14 | .data: 00002504
@line:810   Cycle @466.00: [e]	exe_bypass.reg: x15 | .data: 00000228
@line:925   Cycle @466.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @466.00: [e]	0x00000001       | a: 0008982b  | b: 00002504   | imm: 00000000 | result: 0008bd2f
@line:937   Cycle @466.00: [e]	0x00000001       |a.a:0008982b  |a.b:00002504   | res: 0008bd2f |
@line:1175  Cycle @466.00: [e]	own x10          |
@line:1662  Cycle @466.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @466.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @466.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @466.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @467.00: [w]	writeback        | x15          | 0x00000228
@line:173   Cycle @467.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @467.00: [e]	mem_bypass.reg: x00 | .data: 00002504
@line:810   Cycle @467.00: [e]	exe_bypass.reg: x10 | .data: 0008bd2f
@line:925   Cycle @467.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @467.00: [e]	0x00000001       | a: 00000228  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @467.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @467.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @467.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @467.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @468.00: [w]	writeback        | x10          | 0x0008bd2f
@line:1662  Cycle @468.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @468.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @468.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @468.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @469.00: [e]	mem_bypass.reg: x00 | .data: 00002504
@line:810   Cycle @469.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @469.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @469.00: [e]	0x00000001       | a: 00000228  | b: 00000000   | imm: 00000000 | result: 00000228
@line:937   Cycle @469.00: [e]	0x00000001       |a.a:00000228  |a.b:00000000   | res: 00000228 |
@line:1116  Cycle @469.00: [e]	mem-read         | addr: 0x00228| line: 0x0005c |
@line:1175  Cycle @469.00: [e]	own x14          |
@line:1662  Cycle @469.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @469.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @469.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @469.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @470.00: [e]	mem_bypass.reg: x00 | .data: 00002504
@line:810   Cycle @470.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @470.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @470.00: [e]	0x00000001       | a: 00000228  | b: 00000000   | imm: 00000004 | result: 0000022c
@line:937   Cycle @470.00: [e]	0x00000001       |a.a:00000228  |a.b:00000004   | res: 0000022c |
@line:1175  Cycle @470.00: [e]	own x15          |
@line:1220  Cycle @470.00: [m]	mem.rdata        | 0x213f
@line:1229  Cycle @470.00: [m]	mem.bypass       | x14 = 0x213f
@line:1662  Cycle @470.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @470.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @470.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @470.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @471.00: [w]	writeback        | x14          | 0x0000213f
@line:808   Cycle @471.00: [e]	mem_bypass.reg: x14 | .data: 0000213f
@line:810   Cycle @471.00: [e]	exe_bypass.reg: x15 | .data: 0000022c
@line:925   Cycle @471.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @471.00: [e]	0x00000001       | a: 0008bd2f  | b: 0000213f   | imm: 00000000 | result: 0008de6e
@line:937   Cycle @471.00: [e]	0x00000001       |a.a:0008bd2f  |a.b:0000213f   | res: 0008de6e |
@line:1175  Cycle @471.00: [e]	own x10          |
@line:1662  Cycle @471.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @471.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @471.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @471.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @472.00: [w]	writeback        | x15          | 0x0000022c
@line:173   Cycle @472.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @472.00: [e]	mem_bypass.reg: x00 | .data: 0000213f
@line:810   Cycle @472.00: [e]	exe_bypass.reg: x10 | .data: 0008de6e
@line:925   Cycle @472.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @472.00: [e]	0x00000001       | a: 0000022c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @472.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @472.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @472.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @472.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @473.00: [w]	writeback        | x10          | 0x0008de6e
@line:1662  Cycle @473.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @473.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @473.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @473.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @474.00: [e]	mem_bypass.reg: x00 | .data: 0000213f
@line:810   Cycle @474.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @474.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @474.00: [e]	0x00000001       | a: 0000022c  | b: 00000000   | imm: 00000000 | result: 0000022c
@line:937   Cycle @474.00: [e]	0x00000001       |a.a:0000022c  |a.b:00000000   | res: 0000022c |
@line:1116  Cycle @474.00: [e]	mem-read         | addr: 0x0022c| line: 0x0005d |
@line:1175  Cycle @474.00: [e]	own x14          |
@line:1662  Cycle @474.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @474.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @474.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @474.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @475.00: [e]	mem_bypass.reg: x00 | .data: 0000213f
@line:810   Cycle @475.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @475.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @475.00: [e]	0x00000001       | a: 0000022c  | b: 00000000   | imm: 00000004 | result: 00000230
@line:937   Cycle @475.00: [e]	0x00000001       |a.a:0000022c  |a.b:00000004   | res: 00000230 |
@line:1175  Cycle @475.00: [e]	own x15          |
@line:1220  Cycle @475.00: [m]	mem.rdata        | 0x12d3
@line:1229  Cycle @475.00: [m]	mem.bypass       | x14 = 0x12d3
@line:1662  Cycle @475.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @475.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @475.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @475.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @476.00: [w]	writeback        | x14          | 0x000012d3
@line:808   Cycle @476.00: [e]	mem_bypass.reg: x14 | .data: 000012d3
@line:810   Cycle @476.00: [e]	exe_bypass.reg: x15 | .data: 00000230
@line:925   Cycle @476.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @476.00: [e]	0x00000001       | a: 0008de6e  | b: 000012d3   | imm: 00000000 | result: 0008f141
@line:937   Cycle @476.00: [e]	0x00000001       |a.a:0008de6e  |a.b:000012d3   | res: 0008f141 |
@line:1175  Cycle @476.00: [e]	own x10          |
@line:1662  Cycle @476.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @476.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @476.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @476.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @477.00: [w]	writeback        | x15          | 0x00000230
@line:173   Cycle @477.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @477.00: [e]	mem_bypass.reg: x00 | .data: 000012d3
@line:810   Cycle @477.00: [e]	exe_bypass.reg: x10 | .data: 0008f141
@line:925   Cycle @477.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @477.00: [e]	0x00000001       | a: 00000230  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @477.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @477.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @477.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @477.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @478.00: [w]	writeback        | x10          | 0x0008f141
@line:1662  Cycle @478.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @478.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @478.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @478.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @479.00: [e]	mem_bypass.reg: x00 | .data: 000012d3
@line:810   Cycle @479.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @479.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @479.00: [e]	0x00000001       | a: 00000230  | b: 00000000   | imm: 00000000 | result: 00000230
@line:937   Cycle @479.00: [e]	0x00000001       |a.a:00000230  |a.b:00000000   | res: 00000230 |
@line:1116  Cycle @479.00: [e]	mem-read         | addr: 0x00230| line: 0x0005e |
@line:1175  Cycle @479.00: [e]	own x14          |
@line:1662  Cycle @479.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @479.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @479.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @479.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @480.00: [e]	mem_bypass.reg: x00 | .data: 000012d3
@line:810   Cycle @480.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @480.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @480.00: [e]	0x00000001       | a: 00000230  | b: 00000000   | imm: 00000004 | result: 00000234
@line:937   Cycle @480.00: [e]	0x00000001       |a.a:00000230  |a.b:00000004   | res: 00000234 |
@line:1175  Cycle @480.00: [e]	own x15          |
@line:1220  Cycle @480.00: [m]	mem.rdata        | 0x5d9
@line:1229  Cycle @480.00: [m]	mem.bypass       | x14 = 0x5d9
@line:1662  Cycle @480.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @480.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @480.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @480.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @481.00: [w]	writeback        | x14          | 0x000005d9
@line:808   Cycle @481.00: [e]	mem_bypass.reg: x14 | .data: 000005d9
@line:810   Cycle @481.00: [e]	exe_bypass.reg: x15 | .data: 00000234
@line:925   Cycle @481.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @481.00: [e]	0x00000001       | a: 0008f141  | b: 000005d9   | imm: 00000000 | result: 0008f71a
@line:937   Cycle @481.00: [e]	0x00000001       |a.a:0008f141  |a.b:000005d9   | res: 0008f71a |
@line:1175  Cycle @481.00: [e]	own x10          |
@line:1662  Cycle @481.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @481.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @481.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @481.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @482.00: [w]	writeback        | x15          | 0x00000234
@line:173   Cycle @482.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @482.00: [e]	mem_bypass.reg: x00 | .data: 000005d9
@line:810   Cycle @482.00: [e]	exe_bypass.reg: x10 | .data: 0008f71a
@line:925   Cycle @482.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @482.00: [e]	0x00000001       | a: 00000234  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @482.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @482.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @482.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @482.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @483.00: [w]	writeback        | x10          | 0x0008f71a
@line:1662  Cycle @483.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @483.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @483.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @483.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @484.00: [e]	mem_bypass.reg: x00 | .data: 000005d9
@line:810   Cycle @484.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @484.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @484.00: [e]	0x00000001       | a: 00000234  | b: 00000000   | imm: 00000000 | result: 00000234
@line:937   Cycle @484.00: [e]	0x00000001       |a.a:00000234  |a.b:00000000   | res: 00000234 |
@line:1116  Cycle @484.00: [e]	mem-read         | addr: 0x00234| line: 0x0005f |
@line:1175  Cycle @484.00: [e]	own x14          |
@line:1662  Cycle @484.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @484.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @484.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @484.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @485.00: [e]	mem_bypass.reg: x00 | .data: 000005d9
@line:810   Cycle @485.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @485.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @485.00: [e]	0x00000001       | a: 00000234  | b: 00000000   | imm: 00000004 | result: 00000238
@line:937   Cycle @485.00: [e]	0x00000001       |a.a:00000234  |a.b:00000004   | res: 00000238 |
@line:1175  Cycle @485.00: [e]	own x15          |
@line:1220  Cycle @485.00: [m]	mem.rdata        | 0x1edb
@line:1229  Cycle @485.00: [m]	mem.bypass       | x14 = 0x1edb
@line:1662  Cycle @485.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @485.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @485.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @485.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @486.00: [w]	writeback        | x14          | 0x00001edb
@line:808   Cycle @486.00: [e]	mem_bypass.reg: x14 | .data: 00001edb
@line:810   Cycle @486.00: [e]	exe_bypass.reg: x15 | .data: 00000238
@line:925   Cycle @486.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @486.00: [e]	0x00000001       | a: 0008f71a  | b: 00001edb   | imm: 00000000 | result: 000915f5
@line:937   Cycle @486.00: [e]	0x00000001       |a.a:0008f71a  |a.b:00001edb   | res: 000915f5 |
@line:1175  Cycle @486.00: [e]	own x10          |
@line:1662  Cycle @486.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @486.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @486.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @486.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @487.00: [w]	writeback        | x15          | 0x00000238
@line:173   Cycle @487.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @487.00: [e]	mem_bypass.reg: x00 | .data: 00001edb
@line:810   Cycle @487.00: [e]	exe_bypass.reg: x10 | .data: 000915f5
@line:925   Cycle @487.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @487.00: [e]	0x00000001       | a: 00000238  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @487.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @487.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @487.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @487.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @488.00: [w]	writeback        | x10          | 0x000915f5
@line:1662  Cycle @488.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @488.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @488.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @488.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @489.00: [e]	mem_bypass.reg: x00 | .data: 00001edb
@line:810   Cycle @489.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @489.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @489.00: [e]	0x00000001       | a: 00000238  | b: 00000000   | imm: 00000000 | result: 00000238
@line:937   Cycle @489.00: [e]	0x00000001       |a.a:00000238  |a.b:00000000   | res: 00000238 |
@line:1116  Cycle @489.00: [e]	mem-read         | addr: 0x00238| line: 0x00060 |
@line:1175  Cycle @489.00: [e]	own x14          |
@line:1662  Cycle @489.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @489.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @489.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @489.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @490.00: [e]	mem_bypass.reg: x00 | .data: 00001edb
@line:810   Cycle @490.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @490.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @490.00: [e]	0x00000001       | a: 00000238  | b: 00000000   | imm: 00000004 | result: 0000023c
@line:937   Cycle @490.00: [e]	0x00000001       |a.a:00000238  |a.b:00000004   | res: 0000023c |
@line:1175  Cycle @490.00: [e]	own x15          |
@line:1220  Cycle @490.00: [m]	mem.rdata        | 0x1802
@line:1229  Cycle @490.00: [m]	mem.bypass       | x14 = 0x1802
@line:1662  Cycle @490.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @490.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @490.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @490.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @491.00: [w]	writeback        | x14          | 0x00001802
@line:808   Cycle @491.00: [e]	mem_bypass.reg: x14 | .data: 00001802
@line:810   Cycle @491.00: [e]	exe_bypass.reg: x15 | .data: 0000023c
@line:925   Cycle @491.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @491.00: [e]	0x00000001       | a: 000915f5  | b: 00001802   | imm: 00000000 | result: 00092df7
@line:937   Cycle @491.00: [e]	0x00000001       |a.a:000915f5  |a.b:00001802   | res: 00092df7 |
@line:1175  Cycle @491.00: [e]	own x10          |
@line:1662  Cycle @491.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @491.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @491.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @491.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @492.00: [w]	writeback        | x15          | 0x0000023c
@line:173   Cycle @492.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @492.00: [e]	mem_bypass.reg: x00 | .data: 00001802
@line:810   Cycle @492.00: [e]	exe_bypass.reg: x10 | .data: 00092df7
@line:925   Cycle @492.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @492.00: [e]	0x00000001       | a: 0000023c  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @492.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @492.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @492.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @492.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @493.00: [w]	writeback        | x10          | 0x00092df7
@line:1662  Cycle @493.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @493.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @493.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @493.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @494.00: [e]	mem_bypass.reg: x00 | .data: 00001802
@line:810   Cycle @494.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @494.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @494.00: [e]	0x00000001       | a: 0000023c  | b: 00000000   | imm: 00000000 | result: 0000023c
@line:937   Cycle @494.00: [e]	0x00000001       |a.a:0000023c  |a.b:00000000   | res: 0000023c |
@line:1116  Cycle @494.00: [e]	mem-read         | addr: 0x0023c| line: 0x00061 |
@line:1175  Cycle @494.00: [e]	own x14          |
@line:1662  Cycle @494.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @494.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @494.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @494.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @495.00: [e]	mem_bypass.reg: x00 | .data: 00001802
@line:810   Cycle @495.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @495.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @495.00: [e]	0x00000001       | a: 0000023c  | b: 00000000   | imm: 00000004 | result: 00000240
@line:937   Cycle @495.00: [e]	0x00000001       |a.a:0000023c  |a.b:00000004   | res: 00000240 |
@line:1175  Cycle @495.00: [e]	own x15          |
@line:1220  Cycle @495.00: [m]	mem.rdata        | 0x1303
@line:1229  Cycle @495.00: [m]	mem.bypass       | x14 = 0x1303
@line:1662  Cycle @495.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @495.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @495.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @495.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @496.00: [w]	writeback        | x14          | 0x00001303
@line:808   Cycle @496.00: [e]	mem_bypass.reg: x14 | .data: 00001303
@line:810   Cycle @496.00: [e]	exe_bypass.reg: x15 | .data: 00000240
@line:925   Cycle @496.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @496.00: [e]	0x00000001       | a: 00092df7  | b: 00001303   | imm: 00000000 | result: 000940fa
@line:937   Cycle @496.00: [e]	0x00000001       |a.a:00092df7  |a.b:00001303   | res: 000940fa |
@line:1175  Cycle @496.00: [e]	own x10          |
@line:1662  Cycle @496.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @496.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @496.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @496.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @497.00: [w]	writeback        | x15          | 0x00000240
@line:173   Cycle @497.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @497.00: [e]	mem_bypass.reg: x00 | .data: 00001303
@line:810   Cycle @497.00: [e]	exe_bypass.reg: x10 | .data: 000940fa
@line:925   Cycle @497.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @497.00: [e]	0x00000001       | a: 00000240  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @497.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @497.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @497.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @497.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @498.00: [w]	writeback        | x10          | 0x000940fa
@line:1662  Cycle @498.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @498.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @498.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @498.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @499.00: [e]	mem_bypass.reg: x00 | .data: 00001303
@line:810   Cycle @499.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @499.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @499.00: [e]	0x00000001       | a: 00000240  | b: 00000000   | imm: 00000000 | result: 00000240
@line:937   Cycle @499.00: [e]	0x00000001       |a.a:00000240  |a.b:00000000   | res: 00000240 |
@line:1116  Cycle @499.00: [e]	mem-read         | addr: 0x00240| line: 0x00062 |
@line:1175  Cycle @499.00: [e]	own x14          |
@line:1662  Cycle @499.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @499.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @499.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @499.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @500.00: [e]	mem_bypass.reg: x00 | .data: 00001303
@line:810   Cycle @500.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @500.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @500.00: [e]	0x00000001       | a: 00000240  | b: 00000000   | imm: 00000004 | result: 00000244
@line:937   Cycle @500.00: [e]	0x00000001       |a.a:00000240  |a.b:00000004   | res: 00000244 |
@line:1175  Cycle @500.00: [e]	own x15          |
@line:1220  Cycle @500.00: [m]	mem.rdata        | 0x2f17
@line:1229  Cycle @500.00: [m]	mem.bypass       | x14 = 0x2f17
@line:1662  Cycle @500.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @500.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @500.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @500.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @501.00: [w]	writeback        | x14          | 0x00002f17
@line:808   Cycle @501.00: [e]	mem_bypass.reg: x14 | .data: 00002f17
@line:810   Cycle @501.00: [e]	exe_bypass.reg: x15 | .data: 00000244
@line:925   Cycle @501.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @501.00: [e]	0x00000001       | a: 000940fa  | b: 00002f17   | imm: 00000000 | result: 00097011
@line:937   Cycle @501.00: [e]	0x00000001       |a.a:000940fa  |a.b:00002f17   | res: 00097011 |
@line:1175  Cycle @501.00: [e]	own x10          |
@line:1662  Cycle @501.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @501.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @501.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @501.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @502.00: [w]	writeback        | x15          | 0x00000244
@line:173   Cycle @502.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @502.00: [e]	mem_bypass.reg: x00 | .data: 00002f17
@line:810   Cycle @502.00: [e]	exe_bypass.reg: x10 | .data: 00097011
@line:925   Cycle @502.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @502.00: [e]	0x00000001       | a: 00000244  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @502.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @502.00: [e]	condition: 1.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @502.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @502.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00010 | ongoing: 0
@line:86    Cycle @503.00: [w]	writeback        | x10          | 0x00097011
@line:1662  Cycle @503.00: [d]	raw: 0x0007a703  | addr: 0x00010 |
@line:2110  Cycle @503.00: [d]	i.lw.0000011     | rd: x14      | rs1: x15      |               |imm: 0x0
@line:59    Cycle @503.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @503.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00014 | ongoing: 1
@line:808   Cycle @504.00: [e]	mem_bypass.reg: x00 | .data: 00002f17
@line:810   Cycle @504.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @504.00: [e]	pc: 0x00000010   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @504.00: [e]	0x00000001       | a: 00000244  | b: 00000000   | imm: 00000000 | result: 00000244
@line:937   Cycle @504.00: [e]	0x00000001       |a.a:00000244  |a.b:00000000   | res: 00000244 |
@line:1116  Cycle @504.00: [e]	mem-read         | addr: 0x00244| line: 0x00063 |
@line:1175  Cycle @504.00: [e]	own x14          |
@line:1662  Cycle @504.00: [d]	raw: 0x00478793  | addr: 0x00014 |
@line:2037  Cycle @504.00: [d]	i.addi.0010011   | rd: x15      | rs1: x15      |               |imm: 0x4
@line:59    Cycle @504.00: [W1]	ownning: 14      | releasing: 00| reg_onwrite[0]: 00000000
@line:1597  Cycle @504.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x00018 | ongoing: 1
@line:808   Cycle @505.00: [e]	mem_bypass.reg: x00 | .data: 00002f17
@line:810   Cycle @505.00: [e]	exe_bypass.reg: x00 | .data: 00000000
@line:925   Cycle @505.00: [e]	pc: 0x00000014   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @505.00: [e]	0x00000001       | a: 00000244  | b: 00000000   | imm: 00000004 | result: 00000248
@line:937   Cycle @505.00: [e]	0x00000001       |a.a:00000244  |a.b:00000004   | res: 00000248 |
@line:1175  Cycle @505.00: [e]	own x15          |
@line:1220  Cycle @505.00: [m]	mem.rdata        | 0x2f78
@line:1229  Cycle @505.00: [m]	mem.bypass       | x14 = 0x2f78
@line:1662  Cycle @505.00: [d]	raw: 0x00e50533  | addr: 0x00018 |
@line:1872  Cycle @505.00: [d]	r.add.0110011    | rd: x10      | rs1: x10      | rs2: x14      
@line:59    Cycle @505.00: [W1]	ownning: 15      | releasing: 00| reg_onwrite[0]: 00004000
@line:1597  Cycle @505.00: [F1]	on_br: 0         | ex_by: 0     | fetch: 1      | addr: 0x0001c | ongoing: 1
@line:86    Cycle @506.00: [w]	writeback        | x14          | 0x00002f78
@line:808   Cycle @506.00: [e]	mem_bypass.reg: x14 | .data: 00002f78
@line:810   Cycle @506.00: [e]	exe_bypass.reg: x15 | .data: 00000248
@line:925   Cycle @506.00: [e]	pc: 0x00000018   |is_offset_br: 0| is_pc_calc: 0|
@line:932   Cycle @506.00: [e]	0x00000001       | a: 00097011  | b: 00002f78   | imm: 00000000 | result: 00099f89
@line:937   Cycle @506.00: [e]	0x00000001       |a.a:00097011  |a.b:00002f78   | res: 00099f89 |
@line:1175  Cycle @506.00: [e]	own x10          |
@line:1662  Cycle @506.00: [d]	raw: 0xfed79ae3  | addr: 0x0001c |
@line:2387  Cycle @506.00: [d]	b.bne.1100011    |              | rs1: x15      | rs2: x13      |imm: 0x1ff4
@line:59    Cycle @506.00: [W1]	ownning: 10      | releasing: 14| reg_onwrite[0]: 0000c000
@line:1597  Cycle @506.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00020 | ongoing: 1
@line:86    Cycle @507.00: [w]	writeback        | x15          | 0x00000248
@line:173   Cycle @507.00: [e]	exec_bypass_reg: x10 | mem_bypass_reg: x00 | ~signals.rs1_valid: 0 | (~(on_write >> rs1))[0:0]: 0 |
@line:808   Cycle @507.00: [e]	mem_bypass.reg: x00 | .data: 00002f78
@line:810   Cycle @507.00: [e]	exe_bypass.reg: x10 | .data: 00099f89
@line:925   Cycle @507.00: [e]	pc: 0x0000001c   |is_offset_br: 1| is_pc_calc: 0|
@line:932   Cycle @507.00: [e]	0x00000001       | a: 00000248  | b: 00000248   | imm: fffffff4 | result: 00000010
@line:937   Cycle @507.00: [e]	0x00000001       |a.a:0000001c  |a.b:fffffff4   | res: 00000010 |
@line:1072  Cycle @507.00: [e]	condition: 0.a.b | a: 00000010  | b: 00000020   |
@line:59    Cycle @507.00: [W1]	ownning: 00      | releasing: 15| reg_onwrite[0]: 00008400
@line:1597  Cycle @507.00: [F1]	on_br: 1         | ex_by: 1     | fetch: 1      | addr: 0x00020 | ongoing: 0
@line:86    Cycle @508.00: [w]	writeback        | x10          | 0x00099f89
@line:1662  Cycle @508.00: [d]	raw: 0x00100073  | addr: 0x00020 |
@line:2184  Cycle @508.00: [d]	i.ebreak.1110011 | rd: x00      | rs1: x00      |               |imm: 0x1
@line:59    Cycle @508.00: [W1]	ownning: 00      | releasing: 10| reg_onwrite[0]: 00000400
@line:1597  Cycle @508.00: [F1]	on_br: 1         | ex_by: 0     | fetch: 0      | addr: 0x00024 | ongoing: 1
@line:677   Cycle @509.00: [e]	ebreak | halt | ecall
