{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 13 23:45:44 2012 " "Info: Processing started: Thu Dec 13 23:45:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "on-board_oscillator " "Info: Assuming node \"on-board_oscillator\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "on-board_oscillator" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock7 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock7\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock5 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock5\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock4 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock4\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock6 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock6\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock3 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock3\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock0 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock0\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 5 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock1 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock1\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clock1Hz:inst21\|clock2 " "Info: Detected ripple clock \"Clock1Hz:inst21\|clock2\" as buffer" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1Hz:inst21\|clock2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "on-board_oscillator register eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[5\] register alu:inst12\|output\[6\] 23.81 MHz 42.0 ns Internal " "Info: Clock \"on-board_oscillator\" has Internal fmax of 23.81 MHz between source register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[5\]\" and destination register \"alu:inst12\|output\[6\]\" (period= 42.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.400 ns + Longest register register " "Info: + Longest register to register delay is 38.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[5\] 1 REG LC3_D24 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_D24; Fanout = 6; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 5.400 ns alu:inst12\|ShiftLeft0~37 2 COMB LC2_D23 1 " "Info: 2: + IC(2.700 ns) + CELL(2.700 ns) = 5.400 ns; Loc. = LC2_D23; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] alu:inst12|ShiftLeft0~37 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 7.900 ns alu:inst12\|ShiftLeft0~83 3 COMB LC7_D23 1 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 7.900 ns; Loc. = LC7_D23; Fanout = 1; COMB Node = 'alu:inst12\|ShiftLeft0~83'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 9.900 ns alu:inst12\|ShiftLeft0~45 4 COMB LC8_D23 3 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 9.900 ns; Loc. = LC8_D23; Fanout = 3; COMB Node = 'alu:inst12\|ShiftLeft0~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 15.000 ns alu:inst12\|ShiftLeft0~1 5 COMB LC1_D22 9 " "Info: 5: + IC(2.700 ns) + CELL(2.400 ns) = 15.000 ns; Loc. = LC1_D22; Fanout = 9; COMB Node = 'alu:inst12\|ShiftLeft0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 20.100 ns alu:inst12\|Mux0~5 6 COMB LC1_D20 4 " "Info: 6: + IC(2.700 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC1_D20; Fanout = 4; COMB Node = 'alu:inst12\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 23.000 ns alu:inst12\|Mux1~4 7 COMB LC4_D20 1 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 23.000 ns; Loc. = LC4_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux0~5 alu:inst12|Mux1~4 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 25.900 ns alu:inst12\|Mux1~5 8 COMB LC6_D20 1 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 25.900 ns; Loc. = LC6_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~4 alu:inst12|Mux1~5 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 28.800 ns alu:inst12\|Mux1~6 9 COMB LC7_D20 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 28.800 ns; Loc. = LC7_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~5 alu:inst12|Mux1~6 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 31.700 ns alu:inst12\|Mux1~7 10 COMB LC8_D20 1 " "Info: 10: + IC(0.500 ns) + CELL(2.400 ns) = 31.700 ns; Loc. = LC8_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst12|Mux1~6 alu:inst12|Mux1~7 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 34.200 ns alu:inst12\|Mux1~19 11 COMB LC2_D20 1 " "Info: 11: + IC(0.500 ns) + CELL(2.000 ns) = 34.200 ns; Loc. = LC2_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { alu:inst12|Mux1~7 alu:inst12|Mux1~19 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 36.200 ns alu:inst12\|Mux1~12 12 COMB LC3_D20 1 " "Info: 12: + IC(0.000 ns) + CELL(2.000 ns) = 36.200 ns; Loc. = LC3_D20; Fanout = 1; COMB Node = 'alu:inst12\|Mux1~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|Mux1~19 alu:inst12|Mux1~12 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 38.400 ns alu:inst12\|output\[6\] 13 REG LC5_D20 5 " "Info: 13: + IC(0.500 ns) + CELL(1.700 ns) = 38.400 ns; Loc. = LC5_D20; Fanout = 5; REG Node = 'alu:inst12\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { alu:inst12|Mux1~12 alu:inst12|output[6] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.800 ns ( 69.79 % ) " "Info: Total cell delay = 26.800 ns ( 69.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.600 ns ( 30.21 % ) " "Info: Total interconnect delay = 11.600 ns ( 30.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 alu:inst12|Mux1~4 alu:inst12|Mux1~5 alu:inst12|Mux1~6 alu:inst12|Mux1~7 alu:inst12|Mux1~19 alu:inst12|Mux1~12 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|Mux0~5 {} alu:inst12|Mux1~4 {} alu:inst12|Mux1~5 {} alu:inst12|Mux1~6 {} alu:inst12|Mux1~7 {} alu:inst12|Mux1~19 {} alu:inst12|Mux1~12 {} alu:inst12|output[6] {} } { 0.000ns 2.700ns 0.500ns 0.000ns 2.700ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns 0.500ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.400 ns - Smallest " "Info: - Smallest clock skew is 0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 14.300 ns + Shortest register " "Info: + Shortest clock path from clock \"on-board_oscillator\" to destination register is 14.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock5 2 REG LC5_C29 232 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C29; Fanout = 232; REG Node = 'Clock1Hz:inst21\|clock5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock5 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.000 ns) 14.300 ns alu:inst12\|output\[6\] 3 REG LC5_D20 5 " "Info: 3: + IC(5.900 ns) + CELL(0.000 ns) = 14.300 ns; Loc. = LC5_D20; Fanout = 5; REG Node = 'alu:inst12\|output\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.07 % ) " "Info: Total cell delay = 4.300 ns ( 30.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 69.93 % ) " "Info: Total interconnect delay = 10.000 ns ( 69.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[6] {} } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 13.900 ns - Longest register " "Info: - Longest clock path from clock \"on-board_oscillator\" to source register is 13.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock4 2 REG LC2_C29 19 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC2_C29; Fanout = 19; REG Node = 'Clock1Hz:inst21\|clock4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock4 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 13.900 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[5\] 3 REG LC3_D24 6 " "Info: 3: + IC(5.500 ns) + CELL(0.000 ns) = 13.900 ns; Loc. = LC3_D24; Fanout = 6; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|xq\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock1Hz:inst21|clock4 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.94 % ) " "Info: Total cell delay = 4.300 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 69.06 % ) " "Info: Total interconnect delay = 9.600 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { on-board_oscillator Clock1Hz:inst21|clock4 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock4 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] {} } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[6] {} } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { on-board_oscillator Clock1Hz:inst21|clock4 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock4 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] {} } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 399 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] alu:inst12|ShiftLeft0~37 alu:inst12|ShiftLeft0~83 alu:inst12|ShiftLeft0~45 alu:inst12|ShiftLeft0~1 alu:inst12|Mux0~5 alu:inst12|Mux1~4 alu:inst12|Mux1~5 alu:inst12|Mux1~6 alu:inst12|Mux1~7 alu:inst12|Mux1~19 alu:inst12|Mux1~12 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] {} alu:inst12|ShiftLeft0~37 {} alu:inst12|ShiftLeft0~83 {} alu:inst12|ShiftLeft0~45 {} alu:inst12|ShiftLeft0~1 {} alu:inst12|Mux0~5 {} alu:inst12|Mux1~4 {} alu:inst12|Mux1~5 {} alu:inst12|Mux1~6 {} alu:inst12|Mux1~7 {} alu:inst12|Mux1~19 {} alu:inst12|Mux1~12 {} alu:inst12|output[6] {} } { 0.000ns 2.700ns 0.500ns 0.000ns 2.700ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 0.500ns 0.000ns 0.500ns } { 0.000ns 2.700ns 2.000ns 2.000ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.000ns 2.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.300 ns" { on-board_oscillator Clock1Hz:inst21|clock5 alu:inst12|output[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.300 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock5 {} alu:inst12|output[6] {} } { 0.000ns 0.000ns 4.100ns 5.900ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.900 ns" { on-board_oscillator Clock1Hz:inst21|clock4 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock4 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|xq[5] {} } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] right_in on-board_oscillator 24.300 ns register " "Info: tsu for register \"eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]\" (data pin = \"right_in\", clock pin = \"on-board_oscillator\") is 24.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "36.600 ns + Longest pin register " "Info: + Longest pin to register delay is 36.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns right_in 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'right_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 992 2824 2992 1008 "right_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(2.700 ns) 20.100 ns read_mux:inst34\|Mux7~0 2 COMB LC3_E50 1 " "Info: 2: + IC(7.100 ns) + CELL(2.700 ns) = 20.100 ns; Loc. = LC3_E50; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { right_in read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 23.300 ns read_mux:inst34\|Mux7~1 3 COMB LC7_E50 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 23.300 ns; Loc. = LC7_E50; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 28.900 ns mux:inst16\|mux1_out\[0\]~15 4 COMB LC6_E27 10 " "Info: 4: + IC(3.200 ns) + CELL(2.400 ns) = 28.900 ns; Loc. = LC6_E27; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(1.700 ns) 36.600 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] 5 REG LC4_D3 2 " "Info: 5: + IC(6.000 ns) + CELL(1.700 ns) = 36.600 ns; Loc. = LC4_D3; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.700 ns" { mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.800 ns ( 54.10 % ) " "Info: Total cell delay = 19.800 ns ( 54.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.800 ns ( 45.90 % ) " "Info: Total interconnect delay = 16.800 ns ( 45.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.600 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.600 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 7.100ns 0.500ns 3.200ns 6.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 14.900 ns - Shortest register " "Info: - Shortest clock path from clock \"on-board_oscillator\" to destination register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock7 2 REG LC1_C29 64 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C29; Fanout = 64; REG Node = 'Clock1Hz:inst21\|clock7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock7 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\] 3 REG LC4_D3 2 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC4_D3; Fanout = 2; REG Node = 'eightbit_register_file:inst9\|altdpram:regfile\[0\]\[7\]__2\|cells\[5\]\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "altdpram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altdpram.tdf" 367 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "36.600 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "36.600 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 7.100ns 0.500ns 3.200ns 6.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { on-board_oscillator Clock1Hz:inst21|clock7 eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock7 {} eightbit_register_file:inst9|altdpram:regfile[0][7]__2|cells[5][1] {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "on-board_oscillator mux_less_than\[0\] mem_intercept:inst27\|read_switch\[1\] 47.700 ns register " "Info: tco from clock \"on-board_oscillator\" to destination pin \"mux_less_than\[0\]\" through register \"mem_intercept:inst27\|read_switch\[1\]\" is 47.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator source 13.200 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to source register is 13.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns Clock1Hz:inst21\|clock6 2 REG LC5_C30 28 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC5_C30; Fanout = 28; REG Node = 'Clock1Hz:inst21\|clock6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { on-board_oscillator Clock1Hz:inst21|clock6 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.000 ns) 13.200 ns mem_intercept:inst27\|read_switch\[1\] 3 REG LC2_E30 8 " "Info: 3: + IC(4.800 ns) + CELL(0.000 ns) = 13.200 ns; Loc. = LC2_E30; Fanout = 8; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Clock1Hz:inst21|clock6 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 32.58 % ) " "Info: Total cell delay = 4.300 ns ( 32.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 67.42 % ) " "Info: Total interconnect delay = 8.900 ns ( 67.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { on-board_oscillator Clock1Hz:inst21|clock6 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock6 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 4.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "33.100 ns + Longest register pin " "Info: + Longest register to pin delay is 33.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_intercept:inst27\|read_switch\[1\] 1 REG LC2_E30 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_E30; Fanout = 8; REG Node = 'mem_intercept:inst27\|read_switch\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "mem_intercept.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mem_intercept.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(2.700 ns) 6.600 ns read_mux:inst34\|Mux7~0 2 COMB LC3_E50 1 " "Info: 2: + IC(3.900 ns) + CELL(2.700 ns) = 6.600 ns; Loc. = LC3_E50; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.600 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 9.800 ns read_mux:inst34\|Mux7~1 3 COMB LC7_E50 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 9.800 ns; Loc. = LC7_E50; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 15.400 ns mux:inst16\|mux1_out\[0\]~15 4 COMB LC6_E27 10 " "Info: 4: + IC(3.200 ns) + CELL(2.400 ns) = 15.400 ns; Loc. = LC6_E27; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.700 ns) 24.100 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC1_D3 1 " "Info: 5: + IC(6.000 ns) + CELL(2.700 ns) = 24.100 ns; Loc. = LC1_D3; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 33.100 ns mux_less_than\[0\] 6 PIN PIN_164 0 " "Info: 6: + IC(4.000 ns) + CELL(5.000 ns) = 33.100 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.500 ns ( 46.83 % ) " "Info: Total cell delay = 15.500 ns ( 46.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.600 ns ( 53.17 % ) " "Info: Total interconnect delay = 17.600 ns ( 53.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.100 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.100 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 3.900ns 0.500ns 3.200ns 6.000ns 4.000ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { on-board_oscillator Clock1Hz:inst21|clock6 mem_intercept:inst27|read_switch[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock6 {} mem_intercept:inst27|read_switch[1] {} } { 0.000ns 0.000ns 4.100ns 4.800ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "33.100 ns" { mem_intercept:inst27|read_switch[1] read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "33.100 ns" { mem_intercept:inst27|read_switch[1] {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 3.900ns 0.500ns 3.200ns 6.000ns 4.000ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "right_in mux_less_than\[0\] 46.600 ns Longest " "Info: Longest tpd from source pin \"right_in\" to destination pin \"mux_less_than\[0\]\" is 46.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns right_in 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'right_in'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { right_in } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 992 2824 2992 1008 "right_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.100 ns) + CELL(2.700 ns) 20.100 ns read_mux:inst34\|Mux7~0 2 COMB LC3_E50 1 " "Info: 2: + IC(7.100 ns) + CELL(2.700 ns) = 20.100 ns; Loc. = LC3_E50; Fanout = 1; COMB Node = 'read_mux:inst34\|Mux7~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.800 ns" { right_in read_mux:inst34|Mux7~0 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 23.300 ns read_mux:inst34\|Mux7~1 3 COMB LC7_E50 2 " "Info: 3: + IC(0.500 ns) + CELL(2.700 ns) = 23.300 ns; Loc. = LC7_E50; Fanout = 2; COMB Node = 'read_mux:inst34\|Mux7~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 } "NODE_NAME" } } { "read_mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/read_mux.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 28.900 ns mux:inst16\|mux1_out\[0\]~15 4 COMB LC6_E27 10 " "Info: 4: + IC(3.200 ns) + CELL(2.400 ns) = 28.900 ns; Loc. = LC6_E27; Fanout = 10; COMB Node = 'mux:inst16\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(2.700 ns) 37.600 ns mux:inst17\|mux1_out\[0\]~15 5 COMB LC1_D3 1 " "Info: 5: + IC(6.000 ns) + CELL(2.700 ns) = 37.600 ns; Loc. = LC1_D3; Fanout = 1; COMB Node = 'mux:inst17\|mux1_out\[0\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(5.000 ns) 46.600 ns mux_less_than\[0\] 6 PIN PIN_164 0 " "Info: 6: + IC(4.000 ns) + CELL(5.000 ns) = 46.600 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'mux_less_than\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1200 2136 2312 1216 "mux_less_than\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.800 ns ( 55.36 % ) " "Info: Total cell delay = 25.800 ns ( 55.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.800 ns ( 44.64 % ) " "Info: Total interconnect delay = 20.800 ns ( 44.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "46.600 ns" { right_in read_mux:inst34|Mux7~0 read_mux:inst34|Mux7~1 mux:inst16|mux1_out[0]~15 mux:inst17|mux1_out[0]~15 mux_less_than[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "46.600 ns" { right_in {} right_in~out {} read_mux:inst34|Mux7~0 {} read_mux:inst34|Mux7~1 {} mux:inst16|mux1_out[0]~15 {} mux:inst17|mux1_out[0]~15 {} mux_less_than[0] {} } { 0.000ns 0.000ns 7.100ns 0.500ns 3.200ns 6.000ns 4.000ns } { 0.000ns 10.300ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Clock1Hz:inst21\|clock2 reset on-board_oscillator -4.600 ns register " "Info: th for register \"Clock1Hz:inst21\|clock2\" (data pin = \"reset\", clock pin = \"on-board_oscillator\") is -4.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "on-board_oscillator destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"on-board_oscillator\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns on-board_oscillator 1 CLK PIN_91 25 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 25; CLK Node = 'on-board_oscillator'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { on-board_oscillator } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 848 -88 80 864 "on-board_oscillator" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns Clock1Hz:inst21\|clock2 2 REG LC8_C29 16 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_C29; Fanout = 16; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reset 1 PIN PIN_212 5 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 824 -72 96 840 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(2.700 ns) 13.000 ns Clock1Hz:inst21\|clock3~11 2 COMB LC7_C29 8 " "Info: 2: + IC(7.400 ns) + CELL(2.700 ns) = 13.000 ns; Loc. = LC7_C29; Fanout = 8; COMB Node = 'Clock1Hz:inst21\|clock3~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { reset Clock1Hz:inst21|clock3~11 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 14.700 ns Clock1Hz:inst21\|clock2 3 REG LC8_C29 16 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 14.700 ns; Loc. = LC8_C29; Fanout = 16; REG Node = 'Clock1Hz:inst21\|clock2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock1Hz:inst21|clock3~11 Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.800 ns ( 46.26 % ) " "Info: Total cell delay = 6.800 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.900 ns ( 53.74 % ) " "Info: Total interconnect delay = 7.900 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { reset Clock1Hz:inst21|clock3~11 Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { reset {} reset~out {} Clock1Hz:inst21|clock3~11 {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 7.400ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { on-board_oscillator Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { on-board_oscillator {} on-board_oscillator~out {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { reset Clock1Hz:inst21|clock3~11 Clock1Hz:inst21|clock2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { reset {} reset~out {} Clock1Hz:inst21|clock3~11 {} Clock1Hz:inst21|clock2 {} } { 0.000ns 0.000ns 7.400ns 0.500ns } { 0.000ns 2.900ns 2.700ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 13 23:45:44 2012 " "Info: Processing ended: Thu Dec 13 23:45:44 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
