#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00779B60 .scope module, "dff2" "dff2" 2 23;
 .timescale 0 0;
v0077CBE0_0 .net "clear", 0 0, C4<z>; 0 drivers
v0077CD00_0 .net "clk", 0 0, C4<z>; 0 drivers
v007EBCC0_0 .net "d", 0 0, C4<z>; 0 drivers
v0077BA88_0 .net "preset", 0 0, C4<z>; 0 drivers
v0077F9E0_0 .var "q", 0 0;
v0077FA38_0 .var "qnot", 0 0;
E_007EAF00 .event posedge, v0077BA88_0, v0077CBE0_0, v0077CD00_0;
S_00779AD8 .scope module, "teste" "teste" 3 28;
 .timescale 0 0;
v0080F630_0 .var "a", 0 0;
v0080F688_0 .net "clock", 0 0, v0080F5D8_0; 1 drivers
RS_007EC1B4/0/0 .resolv tri, L_0080F790, L_0080F7E8, L_0080F898, L_0080F948;
RS_007EC1B4/0/4 .resolv tri, L_0080F9F8, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_007EC1B4 .resolv tri, RS_007EC1B4/0/0, RS_007EC1B4/0/4, C4<zzzzz>, C4<zzzzz>;
v0080F6E0_0 .net8 "saida", 4 0, RS_007EC1B4; 5 drivers
S_00779F18 .scope module, "clk" "clock" 3 32, 4 10, S_00779AD8;
 .timescale 0 0;
v0080F5D8_0 .var "clk", 0 0;
S_00779A50 .scope module, "SRR1" "shiftRegisterRight" 3 34, 3 12, S_00779AD8;
 .timescale 0 0;
L_0077C430 .functor OR 1, L_0080F738, v0080F630_0, C4<0>, C4<0>;
v0080F3C8_0 .net *"_s1", 0 0, L_0080F738; 1 drivers
v0080F420_0 .net "a", 0 0, v0080F630_0; 1 drivers
v0080F478_0 .alias "clk", 0 0, v0080F688_0;
RS_007EC0AC/0/0 .resolv tri, v0077E0A8_0, v007736B0_0, v0080F0B0_0, v0080F210_0;
RS_007EC0AC/0/4 .resolv tri, v0080F370_0, C4<z>, C4<z>, C4<z>;
RS_007EC0AC .resolv tri, RS_007EC0AC/0/0, RS_007EC0AC/0/4, C4<z>, C4<z>;
v0080F4D0_0 .net8 "nots", 0 0, RS_007EC0AC; 5 drivers
v0080F528_0 .net "rotate", 0 0, L_0077C430; 1 drivers
v0080F580_0 .alias "s", 4 0, v0080F6E0_0;
L_0080F738 .part RS_007EC1B4, 0, 1;
L_0080F790 .part/pv v0080F318_0, 4, 1, 5;
L_0080F7E8 .part/pv v0080F1B8_0, 3, 1, 5;
L_0080F840 .part RS_007EC1B4, 4, 1;
L_0080F898 .part/pv v0080F058_0, 2, 1, 5;
L_0080F8F0 .part RS_007EC1B4, 3, 1;
L_0080F948 .part/pv v00774758_0, 1, 1, 5;
L_0080F9A0 .part RS_007EC1B4, 2, 1;
L_0080F9F8 .part/pv v0077E050_0, 0, 1, 5;
L_0080FA50 .part RS_007EC1B4, 1, 1;
S_00779C70 .scope module, "DFF0" "dff" 3 17, 2 10, S_00779A50;
 .timescale 0 0;
v0080F268_0 .alias "clk", 0 0, v0080F688_0;
v0080F2C0_0 .alias "d", 0 0, v0080F528_0;
v0080F318_0 .var "q", 0 0;
v0080F370_0 .var "qnot", 0 0;
S_00779CF8 .scope module, "DFF1" "dff" 3 18, 2 10, S_00779A50;
 .timescale 0 0;
v0080F108_0 .alias "clk", 0 0, v0080F688_0;
v0080F160_0 .net "d", 0 0, L_0080F840; 1 drivers
v0080F1B8_0 .var "q", 0 0;
v0080F210_0 .var "qnot", 0 0;
S_00779D80 .scope module, "DFF2" "dff" 3 19, 2 10, S_00779A50;
 .timescale 0 0;
v00773708_0 .alias "clk", 0 0, v0080F688_0;
v0080F000_0 .net "d", 0 0, L_0080F8F0; 1 drivers
v0080F058_0 .var "q", 0 0;
v0080F0B0_0 .var "qnot", 0 0;
S_00779E08 .scope module, "DFF3" "dff" 3 20, 2 10, S_00779A50;
 .timescale 0 0;
v007746A8_0 .alias "clk", 0 0, v0080F688_0;
v00774700_0 .net "d", 0 0, L_0080F9A0; 1 drivers
v00774758_0 .var "q", 0 0;
v007736B0_0 .var "qnot", 0 0;
S_00779E90 .scope module, "DFF4" "dff" 3 21, 2 10, S_00779A50;
 .timescale 0 0;
v0077FA90_0 .alias "clk", 0 0, v0080F688_0;
v0077DFF8_0 .net "d", 0 0, L_0080FA50; 1 drivers
v0077E050_0 .var "q", 0 0;
v0077E0A8_0 .var "qnot", 0 0;
E_007EB040 .event posedge, v0077FA90_0;
    .scope S_00779B60;
T_0 ;
    %wait E_007EAF00;
    %load/v 8, v0077CBE0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0077F9E0_0, 0, 1;
    %set/v v0077FA38_0, 1, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0077BA88_0, 1;
    %jmp/0xz  T_0.2, 8;
    %set/v v0077F9E0_0, 1, 1;
    %set/v v0077FA38_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v007EBCC0_0, 1;
    %jmp/0xz  T_0.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077F9E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077FA38_0, 0, 0;
    %jmp T_0.5;
T_0.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0077F9E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077FA38_0, 0, 1;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00779F18;
T_1 ;
    %set/v v0080F5D8_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00779F18;
T_2 ;
    %delay 12, 0;
    %load/v 8, v0080F5D8_0, 1;
    %inv 8, 1;
    %set/v v0080F5D8_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00779C70;
T_3 ;
    %set/v v0080F318_0, 0, 1;
    %set/v v0080F370_0, 1, 1;
    %end;
    .thread T_3;
    .scope S_00779C70;
T_4 ;
    %wait E_007EB040;
    %load/v 8, v0080F2C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F318_0, 0, 8;
    %load/v 8, v0080F2C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F370_0, 0, 8;
    %jmp T_4;
    .thread T_4;
    .scope S_00779CF8;
T_5 ;
    %set/v v0080F1B8_0, 0, 1;
    %set/v v0080F210_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_00779CF8;
T_6 ;
    %wait E_007EB040;
    %load/v 8, v0080F160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F1B8_0, 0, 8;
    %load/v 8, v0080F160_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F210_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_00779D80;
T_7 ;
    %set/v v0080F058_0, 0, 1;
    %set/v v0080F0B0_0, 1, 1;
    %end;
    .thread T_7;
    .scope S_00779D80;
T_8 ;
    %wait E_007EB040;
    %load/v 8, v0080F000_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F058_0, 0, 8;
    %load/v 8, v0080F000_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F0B0_0, 0, 8;
    %jmp T_8;
    .thread T_8;
    .scope S_00779E08;
T_9 ;
    %set/v v00774758_0, 0, 1;
    %set/v v007736B0_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_00779E08;
T_10 ;
    %wait E_007EB040;
    %load/v 8, v00774700_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00774758_0, 0, 8;
    %load/v 8, v00774700_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007736B0_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_00779E90;
T_11 ;
    %set/v v0077E050_0, 0, 1;
    %set/v v0077E0A8_0, 1, 1;
    %end;
    .thread T_11;
    .scope S_00779E90;
T_12 ;
    %wait E_007EB040;
    %load/v 8, v0077DFF8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E050_0, 0, 8;
    %load/v 8, v0077DFF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0077E0A8_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_00779AD8;
T_13 ;
    %vpi_call 3 37 "$display", "D  CLOCK  SAIDA";
    %set/v v0080F630_0, 1, 1;
    %vpi_call 3 39 "$monitor", "%1b    %1b    %4b", v0080F630_0, v0080F688_0, v0080F6E0_0;
    %delay 25, 0;
    %set/v v0080F630_0, 0, 1;
    %delay 200, 0;
    %vpi_call 3 41 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dff.v";
    "F:\PUC Minas\2012\2Semestre\ARQUITETURA I\Guia 08\Exercicio03.v";
    "./clock.v";
