###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        80315   # Number of WRITE/WRITEP commands
num_reads_done                 =       405667   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       326193   # Number of read row buffer hits
num_read_cmds                  =       405668   # Number of READ/READP commands
num_writes_done                =        80326   # Number of read requests issued
num_write_row_hits             =        66898   # Number of write row buffer hits
num_act_cmds                   =        93195   # Number of ACT commands
num_pre_cmds                   =        93167   # Number of PRE commands
num_ondemand_pres              =        72343   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9260951   # Cyles of rank active rank.0
rank_active_cycles.1           =      8984478   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       739049   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1015522   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       448290   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3991   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1553   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2899   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2282   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          394   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          215   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          293   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          561   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          973   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24544   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          229   # Write cmd latency (cycles)
write_latency[40-59]           =          430   # Write cmd latency (cycles)
write_latency[60-79]           =          822   # Write cmd latency (cycles)
write_latency[80-99]           =         1586   # Write cmd latency (cycles)
write_latency[100-119]         =         2448   # Write cmd latency (cycles)
write_latency[120-139]         =         3208   # Write cmd latency (cycles)
write_latency[140-159]         =         4285   # Write cmd latency (cycles)
write_latency[160-179]         =         4811   # Write cmd latency (cycles)
write_latency[180-199]         =         4544   # Write cmd latency (cycles)
write_latency[200-]            =        57946   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       192834   # Read request latency (cycles)
read_latency[40-59]            =        58920   # Read request latency (cycles)
read_latency[60-79]            =        53803   # Read request latency (cycles)
read_latency[80-99]            =        18048   # Read request latency (cycles)
read_latency[100-119]          =        13765   # Read request latency (cycles)
read_latency[120-139]          =        10690   # Read request latency (cycles)
read_latency[140-159]          =         5749   # Read request latency (cycles)
read_latency[160-179]          =         4476   # Read request latency (cycles)
read_latency[180-199]          =         3805   # Read request latency (cycles)
read_latency[200-]             =        43577   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.00932e+08   # Write energy
read_energy                    =  1.63565e+09   # Read energy
act_energy                     =  2.54982e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.54744e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.87451e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77883e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.60631e+09   # Active standby energy rank.1
average_read_latency           =      96.7594   # Average read request latency (cycles)
average_interarrival           =      20.5762   # Average request interarrival latency (cycles)
total_energy                   =  1.52236e+10   # Total energy (pJ)
average_power                  =      1522.36   # Average power (mW)
average_bandwidth              =      4.14714   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        95789   # Number of WRITE/WRITEP commands
num_reads_done                 =       423491   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       328517   # Number of read row buffer hits
num_read_cmds                  =       423493   # Number of READ/READP commands
num_writes_done                =        95794   # Number of read requests issued
num_write_row_hits             =        73605   # Number of write row buffer hits
num_act_cmds                   =       117541   # Number of ACT commands
num_pre_cmds                   =       117511   # Number of PRE commands
num_ondemand_pres              =        97373   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9086801   # Cyles of rank active rank.0
rank_active_cycles.1           =      9063260   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       913199   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       936740   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       482719   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2994   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1563   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2855   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2350   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          381   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          198   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          312   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          526   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          987   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24402   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          261   # Write cmd latency (cycles)
write_latency[40-59]           =          412   # Write cmd latency (cycles)
write_latency[60-79]           =          858   # Write cmd latency (cycles)
write_latency[80-99]           =         1687   # Write cmd latency (cycles)
write_latency[100-119]         =         2727   # Write cmd latency (cycles)
write_latency[120-139]         =         4159   # Write cmd latency (cycles)
write_latency[140-159]         =         5261   # Write cmd latency (cycles)
write_latency[160-179]         =         5690   # Write cmd latency (cycles)
write_latency[180-199]         =         5572   # Write cmd latency (cycles)
write_latency[200-]            =        69152   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       186583   # Read request latency (cycles)
read_latency[40-59]            =        58969   # Read request latency (cycles)
read_latency[60-79]            =        63415   # Read request latency (cycles)
read_latency[80-99]            =        20713   # Read request latency (cycles)
read_latency[100-119]          =        15895   # Read request latency (cycles)
read_latency[120-139]          =        12614   # Read request latency (cycles)
read_latency[140-159]          =         6834   # Read request latency (cycles)
read_latency[160-179]          =         5082   # Read request latency (cycles)
read_latency[180-199]          =         4179   # Read request latency (cycles)
read_latency[200-]             =        49207   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.78179e+08   # Write energy
read_energy                    =  1.70752e+09   # Read energy
act_energy                     =  3.21592e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.38336e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.49635e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67016e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65547e+09   # Active standby energy rank.1
average_read_latency           =      102.765   # Average read request latency (cycles)
average_interarrival           =       19.257   # Average request interarrival latency (cycles)
total_energy                   =  1.54256e+10   # Total energy (pJ)
average_power                  =      1542.56   # Average power (mW)
average_bandwidth              =      4.43123   # Average bandwidth
