macro_line|#ifndef __RIVAFB_H
DECL|macro|__RIVAFB_H
mdefine_line|#define __RIVAFB_H
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/fb.h&gt;
macro_line|#include &lt;video/vga.h&gt;
macro_line|#include &quot;riva_hw.h&quot;
multiline_comment|/* GGI compatibility macros */
DECL|macro|NUM_SEQ_REGS
mdefine_line|#define NUM_SEQ_REGS&t;&t;0x05
DECL|macro|NUM_CRT_REGS
mdefine_line|#define NUM_CRT_REGS&t;&t;0x41
DECL|macro|NUM_GRC_REGS
mdefine_line|#define NUM_GRC_REGS&t;&t;0x09
DECL|macro|NUM_ATC_REGS
mdefine_line|#define NUM_ATC_REGS&t;&t;0x15
multiline_comment|/* holds the state of the VGA core and extended Riva hw state from riva_hw.c.&n; * From KGI originally. */
DECL|struct|riva_regs
r_struct
id|riva_regs
(brace
DECL|member|attr
id|u8
id|attr
(braket
id|NUM_ATC_REGS
)braket
suffix:semicolon
DECL|member|crtc
id|u8
id|crtc
(braket
id|NUM_CRT_REGS
)braket
suffix:semicolon
DECL|member|gra
id|u8
id|gra
(braket
id|NUM_GRC_REGS
)braket
suffix:semicolon
DECL|member|seq
id|u8
id|seq
(braket
id|NUM_SEQ_REGS
)braket
suffix:semicolon
DECL|member|misc_output
id|u8
id|misc_output
suffix:semicolon
DECL|member|ext
id|RIVA_HW_STATE
id|ext
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|riva_par
r_struct
id|riva_par
(brace
DECL|member|riva
id|RIVA_HW_INST
id|riva
suffix:semicolon
multiline_comment|/* interface to riva_hw.c */
DECL|member|ctrl_base
id|caddr_t
id|ctrl_base
suffix:semicolon
multiline_comment|/* virtual control register base addr */
DECL|member|dclk_max
r_int
id|dclk_max
suffix:semicolon
multiline_comment|/* max DCLK */
DECL|member|initial_state
r_struct
id|riva_regs
id|initial_state
suffix:semicolon
multiline_comment|/* initial startup video mode */
DECL|member|current_state
r_struct
id|riva_regs
id|current_state
suffix:semicolon
DECL|member|state
r_struct
id|vgastate
id|state
suffix:semicolon
DECL|member|ref_count
id|atomic_t
id|ref_count
suffix:semicolon
DECL|member|cursor_data
id|u32
id|cursor_data
(braket
l_int|32
op_star
l_int|32
op_div
l_int|4
)braket
suffix:semicolon
DECL|member|cursor_reset
r_int
id|cursor_reset
suffix:semicolon
DECL|member|EDID
r_int
r_char
op_star
id|EDID
suffix:semicolon
DECL|member|panel_xres
DECL|member|panel_yres
r_int
id|panel_xres
comma
id|panel_yres
suffix:semicolon
DECL|member|hOver_plus
DECL|member|hSync_width
DECL|member|hblank
r_int
id|hOver_plus
comma
id|hSync_width
comma
id|hblank
suffix:semicolon
DECL|member|vOver_plus
DECL|member|vSync_width
DECL|member|vblank
r_int
id|vOver_plus
comma
id|vSync_width
comma
id|vblank
suffix:semicolon
DECL|member|hAct_high
DECL|member|vAct_high
DECL|member|interlaced
r_int
id|hAct_high
comma
id|vAct_high
comma
id|interlaced
suffix:semicolon
DECL|member|synct
DECL|member|misc
DECL|member|clock
r_int
id|synct
comma
id|misc
comma
id|clock
suffix:semicolon
DECL|member|use_default_var
r_int
id|use_default_var
suffix:semicolon
DECL|member|got_dfpinfo
r_int
id|got_dfpinfo
suffix:semicolon
DECL|member|Chipset
r_int
r_int
id|Chipset
suffix:semicolon
DECL|member|forceCRTC
r_int
id|forceCRTC
suffix:semicolon
DECL|member|SecondCRTC
id|Bool
id|SecondCRTC
suffix:semicolon
DECL|member|FlatPanel
r_int
id|FlatPanel
suffix:semicolon
macro_line|#ifdef CONFIG_MTRR
DECL|member|vram
DECL|member|vram_valid
DECL|member|mtrr
r_struct
(brace
r_int
id|vram
suffix:semicolon
r_int
id|vram_valid
suffix:semicolon
)brace
id|mtrr
suffix:semicolon
macro_line|#endif
)brace
suffix:semicolon
r_void
id|riva_common_setup
c_func
(paren
r_struct
id|riva_par
op_star
)paren
suffix:semicolon
macro_line|#endif /* __RIVAFB_H */
eof
