
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version L-2016.03-SP5 for linux64 - Oct 14, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/eceftl6/.synopsys_dv_prefs.tcl
#=============================================================================#
#                                Configuration                                #
#=============================================================================#
# Enable/Disable DC_ULTRA option
set WITH_DC_ULTRA 1
1
# Enable/Disable DFT insertion
set WITH_DFT      1
1
#=============================================================================#
#                           Read technology library                           #
#=============================================================================#
source -echo -verbose ./library.tcl
##############################################################################
#                                                                            #
#                            SPECIFY LIBRARIES                               #
#                                                                            #
##############################################################################
# Define worst case library
set LIB_WC_FILE   "/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db"
/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db
set LIB_WC_NAME   "saed32rvt_ss0p7v25c"
saed32rvt_ss0p7v25c
# Define best case library
set LIB_BC_FILE   "/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p85v25c.db"
/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p85v25c.db
set LIB_BC_NAME   "saed32rvt_ff0p85v25c"
saed32rvt_ff0p85v25c
# Define operating conditions
set LIB_WC_OPCON  "ss0p7v25c"
ss0p7v25c
set LIB_BC_OPCON  "ff0p85v25c"
ff0p85v25c
# Define wire-load model
set LIB_WIRE_LOAD "8000"
8000
# Define nand2 gate name for aera size calculation
set NAND2_NAME    "NAND2X0_RVT"
NAND2X0_RVT
# Set library
set target_library $LIB_WC_FILE
/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db
set link_library   $LIB_WC_FILE
/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db
set_min_library    $LIB_WC_FILE  -min_version $LIB_BC_FILE
Loading db file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db'
Loading db file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p85v25c.db'
1
1
#=============================================================================#
#                               Read design RTL                               #
#=============================================================================#
source -echo -verbose ./read.tcl
##############################################################################
#                                                                            #
#                               READ DESING RTL                              #
#                                                                            #
##############################################################################
set DESIGN_NAME      "openMSP430"
openMSP430
set RTL_SOURCE_FILES {../../rtl/verilog/openMSP430_defines.v
                      ../../rtl/verilog/openMSP430.v
                      ../../rtl/verilog/omsp_frontend.v
                      ../../rtl/verilog/omsp_execution_unit.v
                      ../../rtl/verilog/omsp_register_file.v
                      ../../rtl/verilog/omsp_alu.v
                      ../../rtl/verilog/omsp_sfr.v
                      ../../rtl/verilog/omsp_clock_module.v
                      ../../rtl/verilog/omsp_mem_backbone.v
                      ../../rtl/verilog/omsp_watchdog.v
                      ../../rtl/verilog/omsp_dbg.v
                      ../../rtl/verilog/omsp_dbg_uart.v
                      ../../rtl/verilog/omsp_dbg_i2c.v
                      ../../rtl/verilog/omsp_dbg_hwbrk.v
                      ../../rtl/verilog/omsp_multiplier.v
                      ../../rtl/verilog/omsp_sync_reset.v
                      ../../rtl/verilog/omsp_sync_cell.v
                      ../../rtl/verilog/omsp_scan_mux.v
                      ../../rtl/verilog/omsp_and_gate.v
                      ../../rtl/verilog/omsp_wakeup_cell.v
                      ../../rtl/verilog/omsp_clock_gate.v
                      ../../rtl/verilog/omsp_clock_mux.v
}
../../rtl/verilog/openMSP430_defines.v
                      ../../rtl/verilog/openMSP430.v
                      ../../rtl/verilog/omsp_frontend.v
                      ../../rtl/verilog/omsp_execution_unit.v
                      ../../rtl/verilog/omsp_register_file.v
                      ../../rtl/verilog/omsp_alu.v
                      ../../rtl/verilog/omsp_sfr.v
                      ../../rtl/verilog/omsp_clock_module.v
                      ../../rtl/verilog/omsp_mem_backbone.v
                      ../../rtl/verilog/omsp_watchdog.v
                      ../../rtl/verilog/omsp_dbg.v
                      ../../rtl/verilog/omsp_dbg_uart.v
                      ../../rtl/verilog/omsp_dbg_i2c.v
                      ../../rtl/verilog/omsp_dbg_hwbrk.v
                      ../../rtl/verilog/omsp_multiplier.v
                      ../../rtl/verilog/omsp_sync_reset.v
                      ../../rtl/verilog/omsp_sync_cell.v
                      ../../rtl/verilog/omsp_scan_mux.v
                      ../../rtl/verilog/omsp_and_gate.v
                      ../../rtl/verilog/omsp_wakeup_cell.v
                      ../../rtl/verilog/omsp_clock_gate.v
                      ../../rtl/verilog/omsp_clock_mux.v

set_svf ./results/$DESIGN_NAME.svf
1
define_design_lib WORK -path ./WORK
1
analyze -format verilog $RTL_SOURCE_FILES
Running PRESTO HDLC
Compiling source file ../../rtl/verilog/openMSP430_defines.v
Compiling source file ../../rtl/verilog/openMSP430.v
Compiling source file ../../rtl/verilog/omsp_frontend.v
Compiling source file ../../rtl/verilog/omsp_execution_unit.v
Compiling source file ../../rtl/verilog/omsp_register_file.v
Compiling source file ../../rtl/verilog/omsp_alu.v
Compiling source file ../../rtl/verilog/omsp_sfr.v
Compiling source file ../../rtl/verilog/omsp_clock_module.v
Compiling source file ../../rtl/verilog/omsp_mem_backbone.v
Compiling source file ../../rtl/verilog/omsp_watchdog.v
Compiling source file ../../rtl/verilog/omsp_dbg.v
Compiling source file ../../rtl/verilog/omsp_dbg_uart.v
Compiling source file ../../rtl/verilog/omsp_dbg_i2c.v
Compiling source file ../../rtl/verilog/omsp_dbg_hwbrk.v
Compiling source file ../../rtl/verilog/omsp_multiplier.v
Compiling source file ../../rtl/verilog/omsp_sync_reset.v
Compiling source file ../../rtl/verilog/omsp_sync_cell.v
Compiling source file ../../rtl/verilog/omsp_scan_mux.v
Compiling source file ../../rtl/verilog/omsp_and_gate.v
Compiling source file ../../rtl/verilog/omsp_wakeup_cell.v
Compiling source file ../../rtl/verilog/omsp_clock_gate.v
Compiling source file ../../rtl/verilog/omsp_clock_mux.v
Presto compilation completed successfully.
1
elaborate $DESIGN_NAME
Loading db file '/opt/synopsys/3.4/syn/L-2016.03-SP5/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/3.4/syn/L-2016.03-SP5/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_ss0p7v25c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'openMSP430'.
Information: Building the design 'omsp_clock_module'. (HDL-193)

Inferred memory devices in process
	in routine omsp_clock_module line 248 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bcsctl1_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 287 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bcsctl2_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 421 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dco_disable_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 462 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dco_enable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 544 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  lfxt_disable_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 766 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mclk_div_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 860 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     divax_s_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    divax_ss_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 904 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    aclk_div_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 1093 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    smclk_div_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_clock_module line 1243 in file
		'../../rtl/verilog/omsp_clock_module.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dbg_rst_noscan_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_frontend'. (HDL-193)
Warning:  ../../rtl/verilog/omsp_frontend.v:194: signed to unsigned part selection occurs. (VER-318)

Statistics for case statements in always block at line 254 in file
	'../../rtl/verilog/omsp_frontend.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           256            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 691 in file
	'../../rtl/verilog/omsp_frontend.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           696            |    auto/auto     |
|           703            |    auto/auto     |
|           710            |    auto/auto     |
|           717            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 768 in file
	'../../rtl/verilog/omsp_frontend.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           773            |    auto/auto     |
|           778            |    auto/auto     |
|           783            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 879 in file
	'../../rtl/verilog/omsp_frontend.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           882            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine omsp_frontend line 276 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i_state_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 287 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cpu_halt_st_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 302 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inst_irq_rst_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 334 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     irq_num_reg     | Flip-flop |   6   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 426 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       pc_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 432 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pmem_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 474 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_sext_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 501 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_dext_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 540 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_type_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 565 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_so_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 588 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inst_jmp_bin_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 621 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_mov_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 636 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inst_dest_bin_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 654 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  inst_src_bin_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 727 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_as_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 790 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_ad_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 805 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_bw_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 812 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     inst_sz_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 842 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    exec_jmp_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 848 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   exec_dst_wr_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 854 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   exec_src_wr_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 860 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  exec_dext_rdy_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 913 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     e_state_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     e_state_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_frontend line 1000 in file
		'../../rtl/verilog/omsp_frontend.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inst_alu_reg     | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_execution_unit'. (HDL-193)

Inferred memory devices in process
	in routine omsp_execution_unit line 364 in file
		'../../rtl/verilog/omsp_execution_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mdb_out_nxt_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_execution_unit line 378 in file
		'../../rtl/verilog/omsp_execution_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mab_lsb_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_execution_unit line 387 in file
		'../../rtl/verilog/omsp_execution_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mdb_in_buf_en_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_execution_unit line 392 in file
		'../../rtl/verilog/omsp_execution_unit.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| mdb_in_buf_valid_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine omsp_execution_unit line 407 in file
		'../../rtl/verilog/omsp_execution_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mdb_in_buf_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_mem_backbone'. (HDL-193)
Warning:  ../../rtl/verilog/omsp_mem_backbone.v:227: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_mem_backbone.v:230: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_mem_backbone.v:236: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_mem_backbone.v:239: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_mem_backbone.v:286: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_mem_backbone.v:293: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine omsp_mem_backbone line 179 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dma_ready_dly_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_mem_backbone line 306 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  per_dout_val_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_mem_backbone line 318 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| fe_pmem_en_dly_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_mem_backbone line 336 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| pmem_dout_bckup_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_mem_backbone line 346 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| pmem_dout_bckup_sel_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine omsp_mem_backbone line 360 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  eu_mdb_in_sel_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_mem_backbone line 375 in file
		'../../rtl/verilog/omsp_mem_backbone.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ext_mem_din_sel_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_sfr'. (HDL-193)
Warning:  ../../rtl/verilog/omsp_sfr.v:240: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_sfr.v:246: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_sfr.v:247: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine omsp_sfr line 172 in file
		'../../rtl/verilog/omsp_sfr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      nmie_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_sfr line 182 in file
		'../../rtl/verilog/omsp_sfr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdtie_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_sfr line 202 in file
		'../../rtl/verilog/omsp_sfr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     nmiifg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_sfr line 305 in file
		'../../rtl/verilog/omsp_sfr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| nmi_capture_rst_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_sfr line 345 in file
		'../../rtl/verilog/omsp_sfr.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     nmi_dly_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_watchdog'. (HDL-193)

Statistics for case statements in always block at line 371 in file
	'../../rtl/verilog/omsp_watchdog.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           372            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine omsp_watchdog line 192 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wdtctl_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 286 in file
		'../../rtl/verilog/omsp_watchdog.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| wdtcnt_clr_toggle_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 301 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| wdtcnt_clr_sync_dly_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 336 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wdtcnt_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 354 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wdtisx_s_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wdtisx_ss_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 388 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| wdt_evt_toggle_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 403 in file
		'../../rtl/verilog/omsp_watchdog.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| wdt_evt_toggle_sync_dly_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 416 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| wdtifg_clr_reg_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 422 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| wdtqn_edge_reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 441 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wdt_wkup_en_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 457 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wdtifg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_watchdog line 472 in file
		'../../rtl/verilog/omsp_watchdog.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wdt_reset_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_multiplier'. (HDL-193)
Warning:  ../../rtl/verilog/omsp_multiplier.v:389: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_multiplier.v:390: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_multiplier.v:391: unsigned to signed assignment occurs. (VER-318)
Warning:  ../../rtl/verilog/omsp_multiplier.v:398: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine omsp_multiplier line 172 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       op1_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 197 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       op2_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 224 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reslo_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 253 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      reshi_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 272 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sumext_s_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 312 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sign_sel_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 323 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     acc_sel_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_multiplier line 381 in file
		'../../rtl/verilog/omsp_multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cycle_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_dbg'. (HDL-193)
Warning:  ../../rtl/verilog/omsp_dbg.v:747: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 240 in file
	'../../rtl/verilog/omsp_dbg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           241            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 746 in file
	'../../rtl/verilog/omsp_dbg.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           747            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine omsp_dbg line 328 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cpu_ctl_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cpu_ctl_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 354 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cpu_stat_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 389 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_ctl_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 396 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_start_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 414 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_data_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 433 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_addr_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 446 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     mem_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 646 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dbg_rd_rdy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 679 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    inc_step_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 696 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    halt_flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 715 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_burst_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 726 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mem_startb_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 759 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mem_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg line 788 in file
		'../../rtl/verilog/omsp_dbg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dbg_mem_rd_dly_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_and_gate'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'omsp_scan_mux'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'omsp_sync_cell'. (HDL-193)

Inferred memory devices in process
	in routine omsp_sync_cell line 72 in file
		'../../rtl/verilog/omsp_sync_cell.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_sync_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_clock_gate'. (HDL-193)

Inferred memory devices in process
	in routine omsp_clock_gate line 76 in file
		'../../rtl/verilog/omsp_clock_gate.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|  enable_latch_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_sync_reset'. (HDL-193)

Inferred memory devices in process
	in routine omsp_sync_reset line 70 in file
		'../../rtl/verilog/omsp_sync_reset.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_sync_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_register_file'. (HDL-193)

Inferred memory devices in process
	in routine omsp_register_file line 162 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r1_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 245 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r2_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 275 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r3_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 303 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r4_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 327 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r5_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 351 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r6_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 375 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r7_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 399 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r8_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 423 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r9_reg        | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 447 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r10_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 471 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r11_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 495 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r12_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 519 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r13_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 543 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r14_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_register_file line 567 in file
		'../../rtl/verilog/omsp_register_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       r15_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_alu'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'omsp_wakeup_cell'. (HDL-193)

Inferred memory devices in process
	in routine omsp_wakeup_cell line 103 in file
		'../../rtl/verilog/omsp_wakeup_cell.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wkup_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'omsp_dbg_uart'. (HDL-193)

Statistics for case statements in always block at line 160 in file
	'../../rtl/verilog/omsp_dbg_uart.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 116 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rxd_buf_reg     | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 128 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rxd_maj_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 184 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   uart_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 203 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 213 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_cnt_reg     | Flip-flop |  16   |  Y  | N  | N  | Y  | N  | N  | N  |
|    sync_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 237 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xfer_bit_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 243 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xfer_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 254 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xfer_buf_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 264 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dbg_uart_txd_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 274 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dbg_addr_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine omsp_dbg_uart line 279 in file
		'../../rtl/verilog/omsp_dbg_uart.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dbg_bw_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
link

  Linking design 'openMSP430'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  saed32rvt_ss0p7v25c (library) /home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db

1
# Check design structure after reading verilog
current_design $DESIGN_NAME
Current design is 'openMSP430'.
{openMSP430}
redirect ./results/report.check {check_design}
#=============================================================================#
#                           Set design constraints                            #
#=============================================================================#
source -echo -verbose ./constraints.tcl
##############################################################################
#                                                                            #
#                            CLOCK DEFINITION                                #
#                                                                            #
##############################################################################
#set CLOCK_PERIOD 100.0; #  10 MHz
#set CLOCK_PERIOD 66.6; #  15 MHz
#set CLOCK_PERIOD 50.0; #  20 MHz
set CLOCK_PERIOD 40.0; #  25 MHz
40.0
#set CLOCK_PERIOD 33.3; #  30 MHz
#set CLOCK_PERIOD 30.0; #  33 MHz
#set CLOCK_PERIOD 25.0; #  40 MHz
#set CLOCK_PERIOD 22.2; #  45 MHz
#set CLOCK_PERIOD 20.0; #  50 MHz
#set CLOCK_PERIOD 16.7; #  60 MHz
#set CLOCK_PERIOD 15.4; #  65 MHz
#set CLOCK_PERIOD 15.0; #  66 MHz
#set CLOCK_PERIOD 14.3; #  70 MHz
#set CLOCK_PERIOD 12.5; #  80 MHz
#set CLOCK_PERIOD 11.1; #  90 MHz
#set CLOCK_PERIOD 10.0; # 100 MHz
#set CLOCK_PERIOD  8.0; # 125 MHz
create_clock -name     "dco_clk"                                           -period   "$CLOCK_PERIOD"                                     -waveform "[expr $CLOCK_PERIOD/2] $CLOCK_PERIOD"              [get_ports dco_clk]
1
create_clock -name     "lfxt_clk"                                          -period   "$CLOCK_PERIOD"                                     -waveform "[expr $CLOCK_PERIOD/2] $CLOCK_PERIOD"              [get_ports lfxt_clk]
1
##############################################################################
#                                                                            #
#                          CREATE PATH GROUPS                                #
#                                                                            #
##############################################################################
group_path -name REGOUT      -to   [all_outputs] 
1
group_path -name REGIN       -from [remove_from_collection [all_inputs] [get_ports dco_clk]]
1
group_path -name FEEDTHROUGH -from [remove_from_collection [all_inputs] [get_ports dco_clk]] -to [all_outputs]
1
##############################################################################
#                                                                            #
#                          BOUNDARY TIMINGS                                  #
#                                                                            #
##############################################################################
# NOTE: There are some path through between Program/Data memory signals
#      which are limiting the maximum frequency achievable by the core.
#       The memory constraints set on these interfaces are therefore quite
#      critical regarding the achievable performance of the core.
#       As a consequence, the constrains on the pmem_*/dmem_* signals must
#      be set with some absolute values as they are specified by the targeted
#      process RAM/ROM generator.
#================#
# PROGRAM MEMORY #
#================#
set PMEM_DOUT_DLY    2.25
2.25
set PMEM_ADDR_DLY    0.64
0.64
set PMEM_CEN_DLY     0.63
0.63
set PMEM_DIN_DLY     0.39
0.39
set PMEM_WEN_DLY     0.44
0.44
set_input_delay  $PMEM_DOUT_DLY            -max -clock "dco_clk"  [get_ports pmem_dout]
1
set_input_delay  0                         -min -clock "dco_clk"  [get_ports pmem_dout]
1
set_output_delay $PMEM_ADDR_DLY -add_delay -max -clock "dco_clk"  [get_ports pmem_addr]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports pmem_addr]
1
set_output_delay $PMEM_CEN_DLY  -add_delay -max -clock "dco_clk"  [get_ports pmem_cen]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports pmem_cen]
1
set_output_delay $PMEM_DIN_DLY  -add_delay -max -clock "dco_clk"  [get_ports pmem_din]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports pmem_din]
1
set_output_delay $PMEM_WEN_DLY  -add_delay -max -clock "dco_clk"  [get_ports pmem_wen]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports pmem_wen]
1
#================#
# DATA MEMORY    #
#================#
set DMEM_DOUT_DLY    2.25
2.25
set DMEM_ADDR_DLY    0.64
0.64
set DMEM_CEN_DLY     0.63
0.63
set DMEM_DIN_DLY     0.39
0.39
set DMEM_WEN_DLY     0.44
0.44
set_input_delay $DMEM_DOUT_DLY             -max -clock "dco_clk"  [get_ports dmem_dout]
1
set_input_delay 0                          -min -clock "dco_clk"  [get_ports dmem_dout]
1
set_output_delay $DMEM_ADDR_DLY -add_delay -max -clock "dco_clk"  [get_ports dmem_addr]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports dmem_addr]
1
set_output_delay $DMEM_CEN_DLY  -add_delay -max -clock "dco_clk"  [get_ports dmem_cen]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports dmem_cen]
1
set_output_delay $DMEM_DIN_DLY  -add_delay -max -clock "dco_clk"  [get_ports dmem_din]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports dmem_din]
1
set_output_delay $DMEM_WEN_DLY  -add_delay -max -clock "dco_clk"  [get_ports dmem_wen]
1
set_output_delay 0                         -min -clock "dco_clk"  [get_ports dmem_wen]
1
#==========================#
# REMAINING INPUT PORTS    #
#==========================#
set IRQ_DLY          [expr ($CLOCK_PERIOD/100) * 30]
12.0
set PER_DOUT_DLY     [expr ($CLOCK_PERIOD/100) * 20]
8.0
set_input_delay $IRQ_DLY       -max -clock "dco_clk"  [get_ports irq]
1
set_input_delay 0              -min -clock "dco_clk"  [get_ports irq]
1
set_input_delay $PER_DOUT_DLY  -max -clock "dco_clk"  [get_ports per_dout]
1
set_input_delay 0              -min -clock "dco_clk"  [get_ports per_dout]
1
#=========================#
# REMAINING OUTPUT PORTS  #
#=========================#
set ACLK_EN_DLY      [expr ($CLOCK_PERIOD/100) * 85]
34.0
set SMCLK_EN_DLY     [expr ($CLOCK_PERIOD/100) * 85]
34.0
set DBG_FREEZE_DLY   [expr ($CLOCK_PERIOD/100) * 85]
34.0
set IRQ_ACC_DLY      [expr ($CLOCK_PERIOD/100) * 60]
24.0
set PER_ADDR_DLY     [expr ($CLOCK_PERIOD/100) * 25]
10.0
set PER_DIN_DLY      [expr ($CLOCK_PERIOD/100) * 25]
10.0
set PER_WEN_DLY      [expr ($CLOCK_PERIOD/100) * 25]
10.0
set PER_EN_DLY       [expr ($CLOCK_PERIOD/100) * 25]
10.0
set PUC_DLY          [expr ($CLOCK_PERIOD/100) * 75]
30.0
set_output_delay $ACLK_EN_DLY    -add_delay -max -clock "dco_clk"             [get_ports aclk_en]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports aclk_en]
1
set_output_delay $SMCLK_EN_DLY   -add_delay -max -clock "dco_clk"             [get_ports smclk_en]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports smclk_en]
1
set_output_delay $DBG_FREEZE_DLY -add_delay -max -clock "dco_clk"             [get_ports dbg_freeze]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports dbg_freeze]
1
set_output_delay $IRQ_ACC_DLY    -add_delay -max -clock "dco_clk"             [get_ports irq_acc]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports irq_acc]
1
set_output_delay $PER_ADDR_DLY   -add_delay -max -clock "dco_clk"             [get_ports per_addr]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports per_addr]
1
set_output_delay $PER_DIN_DLY    -add_delay -max -clock "dco_clk"             [get_ports per_din]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports per_din]
1
set_output_delay $PER_WEN_DLY    -add_delay -max -clock "dco_clk"             [get_ports per_we]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports per_we]
1
set_output_delay $PER_EN_DLY     -add_delay -max -clock "dco_clk"             [get_ports per_en]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports per_en]
1
set_output_delay $PUC_DLY        -add_delay -max -clock "dco_clk"             [get_ports puc_rst]
1
set_output_delay 0                          -min -clock "dco_clk"             [get_ports puc_rst]
1
#========================#
# FEEDTHROUGH EXCEPTIONS #
#========================#
#set_max_delay [expr 2.0 + $DMEM_DOUT_DLY + $DMEM_ADDR_DLY] #              -from       [get_ports dmem_dout]            #              -to         [get_ports dmem_addr]            #              -group_path FEEDTHROUGH
#===============#
# FALSE PATHS   #
#===============#
# The following signals are internaly synchronized to
# the dco_clk domain and can be set as false path.
set_false_path -from dbg_uart_rxd
1
set_false_path -to   dbg_uart_txd
1
set_false_path -from nmi
1
set_false_path -from lfxt_clk
1
set_false_path -from reset_n
1
set_false_path -from cpu_en
1
set_false_path -from dbg_en
1
1
#=============================================================================#
#              Set operating conditions & wire-load models                    #
#=============================================================================#
# Set operating conditions
set_operating_conditions -max $LIB_WC_OPCON -max_library $LIB_WC_NAME 	                 -min $LIB_WC_OPCON -min_library $LIB_BC_NAME
Using operating conditions 'ss0p7v25c' found in library 'saed32rvt_ss0p7v25c'.
Using operating conditions 'ss0p7v25c' found in library 'saed32rvt_ss0p7v25c'.
1
# Set wire-load models
set_wire_load_mode top
1
set_wire_load_model -name $LIB_WIRE_LOAD -max -library $LIB_WC_NAME
1
set_wire_load_model -name $LIB_WIRE_LOAD -min -library $LIB_BC_NAME
1
#=============================================================================#
#                                Synthesize                                   #
#=============================================================================#
# Prevent assignment statements in the Verilog netlist.
set_fix_multiple_port_nets -all -buffer_constants
1
# Configuration
current_design $DESIGN_NAME
Current design is 'openMSP430'.
{openMSP430}
set_max_area  0.0
1
set_flatten false
1
set_structure true -timing true -boolean false
1
# Synthesis
if {$WITH_DC_ULTRA} {
    if {$WITH_DFT} {
	compile_ultra -scan -area_high_effort_script -no_autoungroup -no_boundary_optimization
    } else {
	compile_ultra       -area_high_effort_script -no_autoungroup -no_boundary_optimization
    }
} else {
    if {$WITH_DFT} {
	compile       -scan -map_effort high -area_effort high
    } else {
	compile             -map_effort high -area_effort high
    }
}
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: The -area_high_effort_script option is ignored. To enable further area optimization, use the optimize_netlist -area command. (OPT-1341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Loading db file '/opt/synopsys/3.4/syn/L-2016.03-SP5/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.5 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 253 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 30 instances of design 'omsp_and_gate'. (OPT-1056)
Information: Uniquified 14 instances of design 'omsp_scan_mux'. (OPT-1056)
Information: Uniquified 16 instances of design 'omsp_sync_cell'. (OPT-1056)
Information: Uniquified 34 instances of design 'omsp_clock_gate'. (OPT-1056)
Information: Uniquified 2 instances of design 'omsp_sync_reset'. (OPT-1056)
Information: Uniquified 2 instances of design 'omsp_wakeup_cell'. (OPT-1056)
  Simplifying Design 'openMSP430'

Loaded alib file './alib-52/saed32rvt_ss0p7v25c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'omsp_register_file'
Information: The register 'r2_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'r2_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'r2_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'r2_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'r2_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'r2_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'r2_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'r1_reg[0]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'omsp_register_file'.
Information: Added key list 'DesignWare' to design 'omsp_register_file'. (DDB-72)
  Processing 'omsp_frontend'
Information: Added key list 'DesignWare' to design 'omsp_frontend'. (DDB-72)
Information: The register 'inst_ad_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'inst_ad_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'inst_ad_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'inst_ad_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_num_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'irq_num_reg[5]' is a constant and will be removed. (OPT-1206)
Information: In design 'omsp_frontend', the register 'inst_jmp_bin_reg[0]' is removed because it is merged to 'inst_src_bin_reg[2]'. (OPT-1215)
Information: In design 'omsp_frontend', the register 'inst_jmp_bin_reg[1]' is removed because it is merged to 'inst_src_bin_reg[3]'. (OPT-1215)
 Implement Synthetic for 'omsp_frontend'.
  Processing 'omsp_dbg'
 Implement Synthetic for 'omsp_dbg'.
Information: Added key list 'DesignWare' to design 'omsp_dbg'. (DDB-72)
  Processing 'omsp_alu'
 Implement Synthetic for 'omsp_alu'.
  Processing 'omsp_watchdog'
Information: The register 'wdtctl_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'wdtctl_reg[3]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'omsp_watchdog'.
  Processing 'openMSP430'
  Processing 'omsp_execution_unit'
  Processing 'omsp_mem_backbone'
 Implement Synthetic for 'omsp_mem_backbone'.
Information: Added key list 'DesignWare' to design 'omsp_mem_backbone'. (DDB-72)
  Processing 'omsp_sync_cell_0'
  Processing 'omsp_sync_reset_0'
  Processing 'omsp_wakeup_cell_0'
  Processing 'omsp_scan_mux_0'
  Processing 'omsp_and_gate_0'
  Processing 'omsp_multiplier'
 Implement Synthetic for 'omsp_multiplier'.
  Processing 'omsp_dbg_uart'
Information: Added key list 'DesignWare' to design 'omsp_dbg_uart'. (DDB-72)
 Implement Synthetic for 'omsp_dbg_uart'.
  Processing 'omsp_clock_module'
Information: Added key list 'DesignWare' to design 'omsp_clock_module'. (DDB-72)
Information: The register 'bcsctl2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'bcsctl2_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'bcsctl2_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bcsctl2_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'bcsctl1_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'bcsctl1_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'omsp_sfr'
  Processing 'omsp_clock_gate_15'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)
Warning: No scan equivalent exists for cell clock_module_0/clock_gate_mclk/enable_latch_reg (LATCHX1_RVT). (TEST-120)
Information: There are 33 other cells with the same violation. (TEST-171)
Information: Removing unused design 'omsp_and_gate_7'. (OPT-1055)
Information: Removing unused design 'omsp_and_gate_12'. (OPT-1055)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'omsp_mem_backbone_RSOP_32'. (DDB-72)
Information: Added key list 'DesignWare' to design 'omsp_watchdog'. (DDB-72)
Information: Added key list 'DesignWare' to design 'omsp_multiplier'. (DDB-72)
Information: Added key list 'DesignWare' to design 'omsp_alu'. (DDB-72)
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   15759.7      0.00       0.0      18.2                           12756807.0000
    0:00:15   15759.7      0.00       0.0      18.2                           12756807.0000
    0:00:15   15759.7      0.00       0.0      18.2                           12756807.0000
    0:00:16   15758.5      0.00       0.0      18.2                           12756027.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:18   15727.7      0.00       0.0      16.3                           12576175.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:18   15662.6      0.00       0.0      12.3                           12089430.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:19   15860.1      0.00       0.0       0.0                           12151836.0000
    0:00:19   15860.1      0.00       0.0       0.0                           12151836.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:19   15860.1      0.00       0.0       0.0                           12151836.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000
    0:00:20   15668.5      0.00       0.0       1.4                           12039055.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:20   15679.9      0.00       0.0       1.4                           12041840.0000
    0:00:21   15664.2      0.00       0.0       1.4                           12038683.0000
    0:00:21   15664.2      0.00       0.0       1.4                           12038683.0000
    0:00:21   15664.2      0.00       0.0       1.4                           12038683.0000
    0:00:21   15664.2      0.00       0.0       1.4                           12038683.0000
    0:00:22   15851.0      0.00       0.0       0.0                           12084178.0000
    0:00:22   15851.0      0.00       0.0       0.0                           12084178.0000
    0:00:22   15851.0      0.00       0.0       0.0                           12084178.0000
    0:00:22   15851.0      0.00       0.0       0.0                           12084178.0000
    0:00:22   15845.6      0.00       0.0      11.8                           12086906.0000
Loading db file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p85v25c.db'
Loading db file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#=============================================================================#
#                                DFT Insertion                                #
#=============================================================================#
if {$WITH_DFT} {

    # DFT Signal Type Definitions
    set_dft_signal -view spec         -type ScanEnable  -port scan_enable -active_state 1
    set_dft_signal -view existing_dft -type ScanEnable  -port scan_enable -active_state 1
    set_dft_signal -view spec         -type Constant    -port scan_mode   -active_state 1
    set_dft_signal -view existing_dft -type Constant    -port scan_mode   -active_state 1
    set_dft_signal -view existing_dft -type ScanClock   -port dco_clk     -timing [list 45 55]
    set_dft_signal -view existing_dft -type ScanClock   -port lfxt_clk    -timing [list 45 55]
    set_dft_signal -view existing_dft -type Reset       -port reset_n     -active 0

    # DFT Configuration
    set_dft_insertion_configuration -preserve_design_name true
    set_scan_configuration -style multiplexed_flip_flop
    set_scan_configuration -clock_mixing mix_clocks
    set_scan_configuration -chain_count 3

    # DFT Test Protocol Creation
    create_test_protocol

    # DFT Design Rule Check
    redirect -tee -file ./results/report.dft_drc           {dft_drc}
    redirect      -file ./results/report.dft_drc_verbose   {dft_drc -verbose}
    redirect      -file ./results/report.dft_drc_coverage  {dft_drc -coverage_estimate}
    redirect      -file ./results/report.dft_scan_config   {report_scan_configuration}
    redirect      -file ./results/report.dft_insert_config {report_dft_insertion_configuration}

    # Preview DFT insertion
    redirect -tee -file ./results/report.dft_preview       {preview_dft}
    redirect      -file ./results/report.dft_preview_all   {preview_dft -show all -test_points all}

    # DFT insertion
    insert_dft

    # DFT Incremental Compile
    if {$WITH_DC_ULTRA} {
	compile_ultra -scan -incremental
    } else {
	compile       -scan -incremental
    }

    # DFT Coverage estimate
    redirect      -file ./results/report.dft_drc_coverage  {dft_drc -coverage_estimate}
}
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted dft signal specification for modes: all_dft
Accepted insert_dft configuration specification.
Accepted scan configuration for modes: all_dft
Accepted scan configuration for modes: all_dft
Accepted scan configuration for modes: all_dft
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port dco_clk (45.0,55.0). (TEST-265)
Information: Identified system/test clock port lfxt_clk (45.0,55.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port reset_n. (TEST-266)
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell clock_module_0/clock_gate_mclk/enable_latch_reg (LATCHX1_RVT) is not scannable. (TEST-126)
Information: There are 33 other cells with the same violation. (TEST-171)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock dco_clk can capture new data on LS input CLK of DLAT multiplier_0/clock_gate_reshi/enable_latch_reg. (D13-1)
         Source of violation: input CLK of DFF dbg_0/mem_addr_reg[2].
Information: There are 9 other cells with the same violation. (TEST-171)
 Warning: Clock dco_clk can capture new data on TE input CLK of DFF clock_module_0/dco_enable_reg. (D14-1)
         Source of violation: input CLK of DFF clock_module_0/dco_disable_reg.
 Warning: dco_clk clock path affected by new capture on LS input CLK of DLAT execution_unit_0/register_file_0/clock_gate_r15/enable_latch_reg. (D15-1)
         Source of violation: input CLK of DLAT clock_module_0/clock_gate_mclk/enable_latch_reg.
Information: There are 29 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 75

-----------------------------------------------------------------

34 MODELING VIOLATIONS
    34 Cell is not scannable violations (TEST-126)

41 PRE-DFT VIOLATIONS
    10 Data path affected by clock captured by clock in level sensitive clock_port violations (D13)
     1 Data path affected by clock captured by clock in trailing edge clock_port violation (D14)
    30 Clock path affected by clock captured by clock in level sensitive clock_port violations (D15)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 769 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has capture violations
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 708 cells are valid scan cells
      *  26 cells are non-scan shift-register cells

Information: Test design rule checking completed. (TEST-123)
1
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : openMSP430
Version: L-2016.03-SP5
Date   : Thu Apr 13 17:50:03 2017
****************************************

Number of chains: 3
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: mix_clocks
Scan enable: scan_enable (no hookup pin)


Scan chain '1' (test_si1 --> test_so1) contains 245 cells


Scan chain '2' (test_si2 --> dbg_uart_txd) contains 245 cells


Scan chain '3' (test_si3 --> test_so3) contains 245 cells



************ Test Point Plan Report ************
Total number of test points  : 0
Number of Autofix test points: 0
Number of Wrapper test points: 0
Number of test modes         : 0
Number of test point enables : 0
Number of data sources       : 0
Number of data sinks         : 0
**************************************************

1
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33   20059.7      0.00       0.0       0.0 puc_rst                  
    0:00:33   20059.7      0.00       0.0       0.0 puc_rst                  
    0:00:33   20059.7      0.00       0.0       0.0 puc_rst                  

Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: There are 360 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/saed32rvt_ss0p7v25c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_ss0p7v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01   15882.5      0.00       0.0       0.0                           12128275.0000
    0:00:01   15882.5      0.00       0.0       0.0                           12128275.0000
Information: Complementing port 'dbg_en_s' in design 'omsp_dbg'.
	 The new name of the port is 'dbg_en_s_BAR'. (OPT-319)
Information: Complementing port 'dbg_en_s' in design 'omsp_clock_module'.
	 The new name of the port is 'dbg_en_s_BAR'. (OPT-319)
Information: Complementing port 'scg1' in design 'omsp_clock_module'.
	 The new name of the port is 'scg1_BAR'. (OPT-319)
Information: Complementing port 'scg1' in design 'omsp_execution_unit'.
	 The new name of the port is 'scg1_BAR'. (OPT-319)
Information: Complementing port 'scg1' in design 'omsp_register_file'.
	 The new name of the port is 'scg1_BAR'. (OPT-319)
Information: Complementing port 'data_out' in design 'omsp_sync_cell_15'.
	 The new name of the port is 'data_out_BAR'. (OPT-319)
Information: Complementing port 'data_out' in design 'omsp_sync_cell_9'.
	 The new name of the port is 'data_out_BAR'. (OPT-319)
Information: Complementing port 'data_out' in design 'omsp_sync_cell_0'.
	 The new name of the port is 'data_out_BAR'. (OPT-319)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:02   15861.1      0.00       0.0       0.0                           12117900.0000
    0:00:02   15861.1      0.00       0.0       0.0                           12117900.0000
    0:00:02   15861.1      0.00       0.0       0.0                           12117900.0000
    0:00:02   15861.1      0.00       0.0       0.0                           12117900.0000
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   15644.6      0.00       0.0       1.4                           12036029.0000
    0:00:03   15644.6      0.00       0.0       1.4                           12036029.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15644.3      0.00       0.0       1.4                           12034302.0000
    0:00:03   15659.1      0.00       0.0       1.4                           11992864.0000


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03   15659.1      0.00       0.0       1.4                           11992864.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:04   15863.7      0.00       0.0       0.0                           12042692.0000
    0:00:05   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15787.9      0.00       0.0       0.0                           12025036.0000
    0:00:06   15799.4      0.00       0.0       0.0                           12027821.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:06   20038.2      0.00       0.0       0.0                           12027821.0000
    0:00:06   20038.2      0.00       0.0       0.0                           12027821.0000
    0:00:07   20037.3      0.00       0.0       0.0                           12027512.0000
    0:00:07   20037.3      0.00       0.0       0.0                           12027512.0000
Loading db file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p85v25c.db'
Loading db file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/library/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
#=============================================================================#
#                            Reports generation                               #
#=============================================================================#
redirect -file ./results/report.timing         {check_timing}
redirect -file ./results/report.constraints    {report_constraints -all_violators -verbose}
redirect -file ./results/report.paths.max      {report_timing -path end  -delay max -max_paths 200 -nworst 2}
redirect -file ./results/report.full_paths.max {report_timing -path full -delay max -max_paths 5   -nworst 2}
redirect -file ./results/report.paths.min      {report_timing -path end  -delay min -max_paths 200 -nworst 2}
redirect -file ./results/report.full_paths.min {report_timing -path full -delay min -max_paths 5   -nworst 2}
redirect -file ./results/report.refs           {report_reference}
redirect -file ./results/report.area           {report_area}
# Add NAND2 size equivalent report to the area report file
if {[info exists NAND2_NAME]} {
    set nand2_area [get_attribute [get_lib_cell $LIB_WC_NAME/$NAND2_NAME] area]
    redirect -variable area {report_area}
    regexp {Total cell area:\s+([^\n]+)\n} $area whole_match area
    set nand2_eq [expr $area/$nand2_area]
    set fp [open "./results/report.area" a]
    puts $fp ""
    puts $fp "NAND2 equivalent cell area: $nand2_eq"
    close $fp
    puts ""
    puts "      ======================================================="
    puts "     |                       AREA SUMMARY                    "
    puts "     |-------------------------------------------------------"
    puts "     |"
    puts "     |    $NAND2_NAME cell gate area: $nand2_area"
    puts "     |"
    puts "     |    Total Area                : $area"
    puts "     |    NAND2 equivalent cell area: $nand2_eq"
    puts "     |"
    puts "      ======================================================="
    puts ""
}

      =======================================================
     |                       AREA SUMMARY                    
     |-------------------------------------------------------
     |
     |    NAND2X0_RVT cell gate area: 1.524864
     |
     |    Total Area                : 15798.099525
     |    NAND2 equivalent cell area: 10360.3334625
     |
      =======================================================

#=============================================================================#
#          Dump gate level netlist, final DDC file and Test protocol          #
#=============================================================================#
current_design $DESIGN_NAME
Current design is 'openMSP430'.
{openMSP430}
change_name -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
write -hierarchy -format verilog -output "./results/$DESIGN_NAME.gate.v"
Writing verilog file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/results/openMSP430.gate.v'.
1
write -hierarchy -format ddc     -output "./results/$DESIGN_NAME.ddc"
Writing ddc file './results/openMSP430.ddc'.
1
if {$WITH_DFT} {
    write_test_protocol          -output "./results/$DESIGN_NAME.spf"
}
Writing test protocol file '/home/eceftl6/Documents/Research/430Testing/core/synthesis/synopsys/results/openMSP430.spf' for mode 'Internal_scan'...
1
quit

Thank you...
