Implementation;Compile;RootName:lockNET_SF
Implementation;Compile||(null)||Please refer to the log file for details about 2 Error(s) , 276 Warning(s) , 1 Info(s)||lockNET_SF_compile_log.rpt;liberoaction://open_report/file/lockNET_SF_compile_log.rpt||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lockNET_SF
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||lockNET_SF.srr(43);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/43||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||lockNET_SF.srr(124);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/124||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(153);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/153||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(154);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/154||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(155);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/155||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL157 ||@W:*Output FABINT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(219);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/219||apb3_interface.v(31);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/31
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(541);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/541||locknet_sf_mss.v(657);liberoaction://cross_probe/hdl/file/'n:\portablegit\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/657
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(542);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/542||locknet_sf_mss.v(590);liberoaction://cross_probe/hdl/file/'n:\portablegit\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/590
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||lockNET_SF.srr(543);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/543||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||lockNET_SF.srr(544);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/544||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lockNET_SF.srr(561);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/561||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lockNET_SF.srr(563);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/563||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||lockNET_SF.srr(580);liberoaction://cross_probe/hdl/file/'N:\PortableGit\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/580||null;null
