
*** Running vivado
    with args -log Clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clock.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Clock.tcl -notrace
Command: synth_design -top Clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18512 
WARNING: [Synth 8-2507] parameter declaration becomes local in Clock_Divider with formal parameter declaration list [D:/New folder/project2/project2.srcs/sources_1/new/Clock_Divider.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.293 ; gain = 109.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Clock' [D:/New folder/project2/project2.srcs/sources_1/new/Clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [D:/New folder/project2/project2.srcs/sources_1/new/Clock_Divider.v:24]
	Parameter n bound to: 50000000 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (1#1) [D:/New folder/project2/project2.srcs/sources_1/new/Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider__parameterized0' [D:/New folder/project2/project2.srcs/sources_1/new/Clock_Divider.v:24]
	Parameter n bound to: 100000 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider__parameterized0' (1#1) [D:/New folder/project2/project2.srcs/sources_1/new/Clock_Divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/New folder/project2/project2.srcs/sources_1/new/Counter.v:23]
	Parameter x bound to: 4 - type: integer 
	Parameter n bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [D:/New folder/project2/project2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized0' [D:/New folder/project2/project2.srcs/sources_1/new/Counter.v:23]
	Parameter x bound to: 4 - type: integer 
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized0' (2#1) [D:/New folder/project2/project2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter__parameterized1' [D:/New folder/project2/project2.srcs/sources_1/new/Counter.v:23]
	Parameter x bound to: 4 - type: integer 
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter__parameterized1' (2#1) [D:/New folder/project2/project2.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD7SEG' [D:/New folder/project2/project2.srcs/sources_1/new/BCD7SEG.v:23]
	Parameter x bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BCD7SEG' (3#1) [D:/New folder/project2/project2.srcs/sources_1/new/BCD7SEG.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'clk' does not match port width (4) of module 'BCD7SEG' [D:/New folder/project2/project2.srcs/sources_1/new/Clock.v:53]
WARNING: [Synth 8-689] width (1) of port connection 'clk' does not match port width (4) of module 'BCD7SEG' [D:/New folder/project2/project2.srcs/sources_1/new/Clock.v:54]
WARNING: [Synth 8-689] width (1) of port connection 'clk' does not match port width (4) of module 'BCD7SEG' [D:/New folder/project2/project2.srcs/sources_1/new/Clock.v:55]
WARNING: [Synth 8-689] width (1) of port connection 'clk' does not match port width (4) of module 'BCD7SEG' [D:/New folder/project2/project2.srcs/sources_1/new/Clock.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Clock' (4#1) [D:/New folder/project2/project2.srcs/sources_1/new/Clock.v:22]
WARNING: [Synth 8-3331] design BCD7SEG has unconnected port clk[3]
WARNING: [Synth 8-3331] design BCD7SEG has unconnected port clk[2]
WARNING: [Synth 8-3331] design BCD7SEG has unconnected port clk[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.617 ; gain = 141.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.617 ; gain = 141.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 453.617 ; gain = 141.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/New folder/project2/project2.srcs/constrs_1/new/Clock_AlarmCons.xdc]
Finished Parsing XDC File [D:/New folder/project2/project2.srcs/constrs_1/new/Clock_AlarmCons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/New folder/project2/project2.srcs/constrs_1/new/Clock_AlarmCons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 797.016 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 797.016 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 797.016 ; gain = 484.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'anodes_reg' in module 'Clock'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                             0000
                 iSTATE1 |                              001 |                             1111
                 iSTATE2 |                              010 |                             1110
                 iSTATE3 |                              011 |                             1101
                 iSTATE4 |                              100 |                             1011
                  iSTATE |                              101 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'anodes_reg' using encoding 'sequential' in module 'Clock'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 797.016 ; gain = 484.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               26 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module BCD7SEG 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "E1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "D0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Frequency_Regulator/clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Segment_frequency/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Segment_frequency/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Frequency_Regulator/clk_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 797.016 ; gain = 484.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 797.016 ; gain = 484.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 809.211 ; gain = 496.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    11|
|3     |LUT1   |     7|
|4     |LUT2   |    28|
|5     |LUT3   |     7|
|6     |LUT4   |    54|
|7     |LUT5   |    31|
|8     |LUT6   |    10|
|9     |FDCE   |    69|
|10    |FDRE   |    59|
|11    |IBUF   |     3|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+------------------------------+------+
|      |Instance              |Module                        |Cells |
+------+----------------------+------------------------------+------+
|1     |top                   |                              |   309|
|2     |  Frequency_Regulator |Clock_Divider                 |    68|
|3     |  Min1                |Counter                       |    15|
|4     |  Min2                |Counter__parameterized0       |    17|
|5     |  Sec1                |Counter_0                     |    10|
|6     |  Sec2                |Counter__parameterized0_1     |     9|
|7     |  Seg1                |BCD7SEG                       |     7|
|8     |  Seg2                |BCD7SEG_2                     |    14|
|9     |  Seg3                |BCD7SEG_3                     |     7|
|10    |  Seg4                |BCD7SEG_4                     |    14|
|11    |  Segment_frequency   |Clock_Divider__parameterized0 |    44|
|12    |  hr1                 |Counter_5                     |    17|
|13    |  hr2                 |Counter__parameterized1       |    15|
+------+----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 809.996 ; gain = 154.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 809.996 ; gain = 497.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 809.996 ; gain = 510.742
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/New folder/project2/project2.runs/synth_1/Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clock_utilization_synth.rpt -pb Clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 809.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 16 13:38:36 2024...
