#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026657c88d50 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0000026657d039e0_0 .var "CLK", 0 0;
v0000026657d03080_0 .net "INSTRUCTION", 31 0, L_0000026657d03580;  1 drivers
v0000026657d03d00_0 .net "PC", 31 0, v0000026657d01890_0;  1 drivers
v0000026657d03bc0_0 .var "RESET", 0 0;
v0000026657d03da0_0 .net *"_ivl_0", 7 0, L_0000026657d02860;  1 drivers
v0000026657d03760_0 .net *"_ivl_10", 31 0, L_0000026657d031c0;  1 drivers
v0000026657d02f40_0 .net *"_ivl_12", 7 0, L_0000026657d03440;  1 drivers
L_0000026657d06148 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026657d03300_0 .net/2u *"_ivl_14", 31 0, L_0000026657d06148;  1 drivers
v0000026657d033a0_0 .net *"_ivl_16", 31 0, L_0000026657d02400;  1 drivers
v0000026657d03ee0_0 .net *"_ivl_18", 7 0, L_0000026657d027c0;  1 drivers
L_0000026657d060b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000026657d03f80_0 .net/2u *"_ivl_2", 31 0, L_0000026657d060b8;  1 drivers
v0000026657d020e0_0 .net *"_ivl_4", 31 0, L_0000026657d02c20;  1 drivers
v0000026657d03120_0 .net *"_ivl_6", 7 0, L_0000026657d02360;  1 drivers
L_0000026657d06100 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000026657d02fe0_0 .net/2u *"_ivl_8", 31 0, L_0000026657d06100;  1 drivers
v0000026657d02180_0 .var/i "i", 31 0;
v0000026657d02220 .array "instr_mem", 0 1023, 7 0;
L_0000026657d02860 .array/port v0000026657d02220, L_0000026657d02c20;
L_0000026657d02c20 .arith/sum 32, v0000026657d01890_0, L_0000026657d060b8;
L_0000026657d02360 .array/port v0000026657d02220, L_0000026657d031c0;
L_0000026657d031c0 .arith/sum 32, v0000026657d01890_0, L_0000026657d06100;
L_0000026657d03440 .array/port v0000026657d02220, L_0000026657d02400;
L_0000026657d02400 .arith/sum 32, v0000026657d01890_0, L_0000026657d06148;
L_0000026657d027c0 .array/port v0000026657d02220, v0000026657d01890_0;
L_0000026657d03580 .concat [ 8 8 8 8], L_0000026657d027c0, L_0000026657d03440, L_0000026657d02360, L_0000026657d02860;
S_0000026657c890b0 .scope module, "mycpu" "cpu" 2 39, 3 274 0, S_0000026657c88d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0000026657d01b10_0 .net "ALUOP", 2 0, v0000026657cdb4c0_0;  1 drivers
v0000026657d01bb0_0 .net "ALURESULT", 7 0, v0000026657cdcb40_0;  1 drivers
v0000026657d00350_0 .net "BRANCHADDRESS", 31 0, v0000026657cdc1e0_0;  1 drivers
v0000026657d00fd0_0 .net "BRANCHINSTRUCTION", 7 0, v0000026657cdb880_0;  1 drivers
v0000026657d00b70_0 .net "BRANCH_SELECT", 0 0, v0000026657cdc5a0_0;  1 drivers
v0000026657d007b0_0 .net "BRANCH_SELECTED", 31 0, v0000026657cdcaa0_0;  1 drivers
v0000026657d00850_0 .net "CLK", 0 0, v0000026657d039e0_0;  1 drivers
v0000026657d00490_0 .net "IMMIDIATE", 7 0, v0000026657cdbf60_0;  1 drivers
v0000026657d00c10_0 .net "IMMIDIATE_SELECT", 0 0, v0000026657cdb420_0;  1 drivers
v0000026657d00e90_0 .net "IMMIDIATE_SELECTED", 7 0, v0000026657cdc960_0;  1 drivers
v0000026657d003f0_0 .net "INSTRUCTION", 31 0, L_0000026657d03580;  alias, 1 drivers
v0000026657d00530_0 .net "JUMPADDRESS", 31 0, v0000026657cdb6a0_0;  1 drivers
v0000026657d01c50_0 .net "JUMPINSTRUCTION", 7 0, v0000026657cdbe20_0;  1 drivers
v0000026657d01070_0 .net "JUMP_SELECT", 0 0, v0000026657cdcdc0_0;  1 drivers
v0000026657d01110_0 .net "JUMP_SELECTED", 31 0, v0000026657cdbc40_0;  1 drivers
v0000026657d022c0_0 .net "LEFTSHIFTEDBRANCH", 31 0, v0000026657d00990_0;  1 drivers
v0000026657d024a0_0 .net "LEFTSHIFTEDJUMP", 31 0, v0000026657d00170_0;  1 drivers
v0000026657d034e0_0 .net "NEXTPCOUT", 31 0, v0000026657d00f30_0;  1 drivers
v0000026657d03260_0 .net "OPCODE", 7 0, v0000026657cdcc80_0;  1 drivers
v0000026657d02900_0 .net "PCOUT", 31 0, v0000026657d01890_0;  alias, 1 drivers
v0000026657d03940_0 .net "READREG1", 2 0, v0000026657cdbba0_0;  1 drivers
v0000026657d03e40_0 .net "READREG2", 2 0, v0000026657cdc280_0;  1 drivers
v0000026657d03a80_0 .net "REGOUT1", 7 0, L_0000026657c86580;  1 drivers
v0000026657d03c60_0 .net "REGOUT2", 7 0, L_0000026657c864a0;  1 drivers
v0000026657d03800_0 .net "RESET", 0 0, v0000026657d03bc0_0;  1 drivers
v0000026657d03620_0 .net "SIGNEXTENDEDBRANCH", 31 0, v0000026657d000d0_0;  1 drivers
v0000026657d02ae0_0 .net "SIGNEXTENDEDJUMP", 31 0, v0000026657d01430_0;  1 drivers
v0000026657d02a40_0 .net "TWOS_COMP", 7 0, v0000026657d01930_0;  1 drivers
v0000026657d038a0_0 .net "TWOS_COMP_SELECT", 0 0, v0000026657cdc000_0;  1 drivers
v0000026657d036c0_0 .net "TWOS_COMP_SELECTED", 7 0, v0000026657d017f0_0;  1 drivers
v0000026657d02cc0_0 .net "WRITEENABLE", 0 0, v0000026657cdb380_0;  1 drivers
v0000026657d03b20_0 .net "WRITEREG", 2 0, v0000026657cdbb00_0;  1 drivers
v0000026657d02720_0 .net "ZERO", 0 0, v0000026657cdc820_0;  1 drivers
v0000026657d02b80_0 .net "ZERO_and_BRANCHSELECT", 0 0, L_0000026657c86970;  1 drivers
S_0000026657c393f0 .scope module, "alu" "alu" 3 359, 4 47 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v0000026657cdb560_0 .net "ADD_RESULT", 7 0, v0000026657c7d770_0;  1 drivers
v0000026657cdb060_0 .net "AND_RESULT", 7 0, L_0000026657c86660;  1 drivers
v0000026657cdcf00_0 .net "DATA1", 7 0, L_0000026657c86580;  alias, 1 drivers
v0000026657cdc6e0_0 .net "DATA2", 7 0, v0000026657cdc960_0;  alias, 1 drivers
v0000026657cdc140_0 .net "MOV_RESULT", 7 0, L_0000026657c862e0;  1 drivers
v0000026657cdb100_0 .net "OR_RESULT", 7 0, L_0000026657c866d0;  1 drivers
v0000026657cdcb40_0 .var "RESULT", 7 0;
v0000026657cdb1a0_0 .net "SELECT", 2 0, v0000026657cdb4c0_0;  alias, 1 drivers
v0000026657cdc820_0 .var "ZERO", 0 0;
E_0000026657c7ba20/0 .event anyedge, v0000026657cdb1a0_0, v0000026657cdc780_0, v0000026657c7d770_0, v0000026657c7d8b0_0;
E_0000026657c7ba20/1 .event anyedge, v0000026657cdc8c0_0;
E_0000026657c7ba20 .event/or E_0000026657c7ba20/0, E_0000026657c7ba20/1;
E_0000026657c7b860 .event anyedge, v0000026657c7d770_0;
S_0000026657c39580 .scope module, "add1" "add_module" 4 62, 4 13 0, S_0000026657c393f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0000026657c7d6d0_0 .net "DATA1", 7 0, L_0000026657c86580;  alias, 1 drivers
v0000026657c7d4f0_0 .net "DATA2", 7 0, v0000026657cdc960_0;  alias, 1 drivers
v0000026657c7d770_0 .var "RESULT", 7 0;
E_0000026657c7b660 .event anyedge, v0000026657c7d4f0_0, v0000026657c7d6d0_0;
S_0000026657c39bc0 .scope module, "and1" "and_module" 4 63, 4 28 0, S_0000026657c393f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000026657c86660 .functor AND 8, L_0000026657c86580, v0000026657cdc960_0, C4<11111111>, C4<11111111>;
v0000026657c7e030_0 .net "DATA1", 7 0, L_0000026657c86580;  alias, 1 drivers
v0000026657c7d810_0 .net "DATA2", 7 0, v0000026657cdc960_0;  alias, 1 drivers
v0000026657c7d8b0_0 .net "RESULT", 7 0, L_0000026657c86660;  alias, 1 drivers
S_0000026657c39d50 .scope module, "mov1" "mov_module" 4 61, 4 5 0, S_0000026657c393f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000026657c862e0 .functor BUFZ 8, v0000026657cdc960_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000026657c7e0d0_0 .net "DATA2", 7 0, v0000026657cdc960_0;  alias, 1 drivers
v0000026657cdc780_0 .net "RESULT", 7 0, L_0000026657c862e0;  alias, 1 drivers
S_0000026657cfe060 .scope module, "or1" "or_module" 4 64, 4 37 0, S_0000026657c393f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000026657c866d0 .functor OR 8, L_0000026657c86580, v0000026657cdc960_0, C4<00000000>, C4<00000000>;
v0000026657cdc0a0_0 .net "DATA1", 7 0, L_0000026657c86580;  alias, 1 drivers
v0000026657cdce60_0 .net "DATA2", 7 0, v0000026657cdc960_0;  alias, 1 drivers
v0000026657cdc8c0_0 .net "RESULT", 7 0, L_0000026657c866d0;  alias, 1 drivers
S_0000026657cfe1f0 .scope module, "alu_immidiate_mux" "mux_module8" 3 352, 3 32 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000026657cdcbe0_0 .net "DATA1", 7 0, v0000026657d017f0_0;  alias, 1 drivers
v0000026657cdb920_0 .net "DATA2", 7 0, v0000026657cdbf60_0;  alias, 1 drivers
v0000026657cdc960_0 .var "RESULT", 7 0;
v0000026657cdca00_0 .net "SELECT", 0 0, v0000026657cdb420_0;  alias, 1 drivers
E_0000026657c7c720 .event anyedge, v0000026657cdca00_0, v0000026657cdb920_0, v0000026657cdcbe0_0;
S_0000026657c353e0 .scope module, "branch_add" "branch_add" 3 344, 3 164 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDBRANCH";
    .port_info 2 /OUTPUT 32 "BRANCHADDRESS";
v0000026657cdc1e0_0 .var "BRANCHADDRESS", 31 0;
v0000026657cdc640_0 .net "LEFTSHIFTEDBRANCH", 31 0, v0000026657d00990_0;  alias, 1 drivers
v0000026657cdc3c0_0 .net "PCOUT", 31 0, v0000026657d00f30_0;  alias, 1 drivers
E_0000026657c7d0e0 .event anyedge, v0000026657cdc640_0, v0000026657cdc3c0_0;
S_0000026657c35570 .scope module, "branch_and" "branch_and" 3 354, 3 154 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /OUTPUT 1 "RESULT";
L_0000026657c86970 .functor AND 1, v0000026657cdc5a0_0, v0000026657cdc820_0, C4<1>, C4<1>;
v0000026657cdb240_0 .net "DATA1", 0 0, v0000026657cdc5a0_0;  alias, 1 drivers
v0000026657cdb2e0_0 .net "DATA2", 0 0, v0000026657cdc820_0;  alias, 1 drivers
v0000026657cdc320_0 .net "RESULT", 0 0, L_0000026657c86970;  alias, 1 drivers
S_0000026657c35bb0 .scope module, "branch_select_mux" "mux_module32" 3 355, 3 45 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000026657cdb7e0_0 .net "DATA1", 31 0, v0000026657d00f30_0;  alias, 1 drivers
v0000026657cdc460_0 .net "DATA2", 31 0, v0000026657cdc1e0_0;  alias, 1 drivers
v0000026657cdcaa0_0 .var "RESULT", 31 0;
v0000026657cdcd20_0 .net "SELECT", 0 0, L_0000026657c86970;  alias, 1 drivers
E_0000026657c7c760 .event anyedge, v0000026657cdc320_0, v0000026657cdc1e0_0, v0000026657cdc3c0_0;
S_0000026657c35d40 .scope module, "control_unit" "control_unit" 3 346, 3 175 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
    .port_info 5 /OUTPUT 1 "BRANCH_SELECT";
    .port_info 6 /OUTPUT 1 "JUMP_SELECT";
v0000026657cdb4c0_0 .var "ALU_OP", 2 0;
v0000026657cdb420_0 .var "ALU_SRC", 0 0;
v0000026657cdc5a0_0 .var "BRANCH_SELECT", 0 0;
v0000026657cdcdc0_0 .var "JUMP_SELECT", 0 0;
v0000026657cdbd80_0 .net "OPCODE", 7 0, v0000026657cdcc80_0;  alias, 1 drivers
v0000026657cdb380_0 .var "REG_WRITE", 0 0;
v0000026657cdc000_0 .var "TWOS_COMP", 0 0;
E_0000026657c7cb60 .event anyedge, v0000026657cdbd80_0;
S_0000026657c45980 .scope module, "instruction_decoder" "instruction_decoder" 3 336, 3 92 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 8 "IMMIDIATE";
    .port_info 6 /OUTPUT 8 "BRANCHADDRESS";
    .port_info 7 /OUTPUT 8 "JUMPADDRESS";
v0000026657cdb880_0 .var "BRANCHADDRESS", 7 0;
v0000026657cdbf60_0 .var "IMMIDIATE", 7 0;
v0000026657cdb600_0 .net "INSTRUCTION", 31 0, L_0000026657d03580;  alias, 1 drivers
v0000026657cdbe20_0 .var "JUMPADDRESS", 7 0;
v0000026657cdcc80_0 .var "OPCODE", 7 0;
v0000026657cdbba0_0 .var "REGISTER_1", 2 0;
v0000026657cdc280_0 .var "REGISTER_2", 2 0;
v0000026657cdbb00_0 .var "REGISTER_DEST", 2 0;
E_0000026657c7d120 .event anyedge, v0000026657cdb600_0;
S_0000026657c45b10 .scope module, "jump_concatenate" "jump_concatenate" 3 340, 3 142 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "LEFTSHIFTEDJUMP";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v0000026657cdb6a0_0 .var "JUMPADDRESS", 31 0;
v0000026657cdb740_0 .net "LEFTSHIFTEDJUMP", 31 0, v0000026657d00170_0;  alias, 1 drivers
v0000026657cdb9c0_0 .net "PCOUT", 31 0, v0000026657d00f30_0;  alias, 1 drivers
E_0000026657c7cd20 .event anyedge, v0000026657cdb740_0, v0000026657cdc3c0_0;
S_0000026657c486b0 .scope module, "jump_select_mux" "mux_module32" 3 357, 3 45 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000026657cdc500_0 .net "DATA1", 31 0, v0000026657cdcaa0_0;  alias, 1 drivers
v0000026657cdba60_0 .net "DATA2", 31 0, v0000026657cdb6a0_0;  alias, 1 drivers
v0000026657cdbc40_0 .var "RESULT", 31 0;
v0000026657cdbce0_0 .net "SELECT", 0 0, v0000026657cdcdc0_0;  alias, 1 drivers
E_0000026657c7d260 .event anyedge, v0000026657cdcdc0_0, v0000026657cdb6a0_0, v0000026657cdcaa0_0;
S_0000026657c48840 .scope module, "left_shift_for_branch" "left_shift" 3 343, 3 130 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000026657cdbec0_0 .net "INPUT", 31 0, v0000026657d000d0_0;  alias, 1 drivers
v0000026657d00990_0 .var "OUTPUT", 31 0;
E_0000026657c7c4e0 .event anyedge, v0000026657cdbec0_0;
S_0000026657c3dd70 .scope module, "left_shift_for_jump" "left_shift" 3 339, 3 130 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000026657d01a70_0 .net "INPUT", 31 0, v0000026657d01430_0;  alias, 1 drivers
v0000026657d00170_0 .var "OUTPUT", 31 0;
E_0000026657c7d160 .event anyedge, v0000026657d01a70_0;
S_0000026657cdd880 .scope module, "pc" "programme_counter" 3 335, 3 69 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /OUTPUT 32 "NEXTPCOUT";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 32 "SELECTEDOUTPUT";
v0000026657d016b0_0 .net "CLK", 0 0, v0000026657d039e0_0;  alias, 1 drivers
v0000026657d00f30_0 .var "NEXTPCOUT", 31 0;
v0000026657d01890_0 .var "PCOUT", 31 0;
v0000026657d00cb0_0 .net "RESET", 0 0, v0000026657d03bc0_0;  alias, 1 drivers
v0000026657d019d0_0 .net "SELECTEDOUTPUT", 31 0, v0000026657cdbc40_0;  alias, 1 drivers
E_0000026657c7d2a0 .event posedge, v0000026657d016b0_0;
S_0000026657cdda10 .scope module, "reg_file" "reg_file" 3 348, 5 4 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000026657c86580/d .functor BUFZ 8, L_0000026657d02540, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026657c86580 .delay 8 (2,2,2) L_0000026657c86580/d;
L_0000026657c864a0/d .functor BUFZ 8, L_0000026657d02680, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000026657c864a0 .delay 8 (2,2,2) L_0000026657c864a0/d;
v0000026657d00d50_0 .net "CLK", 0 0, v0000026657d039e0_0;  alias, 1 drivers
v0000026657d00670_0 .net "IN", 7 0, v0000026657cdcb40_0;  alias, 1 drivers
v0000026657d014d0_0 .net "INADDRESS", 2 0, v0000026657cdbb00_0;  alias, 1 drivers
v0000026657d00210_0 .net "OUT1", 7 0, L_0000026657c86580;  alias, 1 drivers
v0000026657d005d0_0 .net "OUT1ADDRESS", 2 0, v0000026657cdbba0_0;  alias, 1 drivers
v0000026657d01d90_0 .net "OUT2", 7 0, L_0000026657c864a0;  alias, 1 drivers
v0000026657d00a30_0 .net "OUT2ADDRESS", 2 0, v0000026657cdc280_0;  alias, 1 drivers
v0000026657d01ed0_0 .net "RESET", 0 0, v0000026657d03bc0_0;  alias, 1 drivers
v0000026657d01250_0 .net "WRITE", 0 0, v0000026657cdb380_0;  alias, 1 drivers
v0000026657d00ad0_0 .net *"_ivl_0", 7 0, L_0000026657d02540;  1 drivers
v0000026657d002b0_0 .net *"_ivl_10", 4 0, L_0000026657d029a0;  1 drivers
L_0000026657d061d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026657d00710_0 .net *"_ivl_13", 1 0, L_0000026657d061d8;  1 drivers
v0000026657d01e30_0 .net *"_ivl_2", 4 0, L_0000026657d025e0;  1 drivers
L_0000026657d06190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026657d01610_0 .net *"_ivl_5", 1 0, L_0000026657d06190;  1 drivers
v0000026657d012f0_0 .net *"_ivl_8", 7 0, L_0000026657d02680;  1 drivers
v0000026657d008f0 .array "registers", 0 7, 7 0;
L_0000026657d02540 .array/port v0000026657d008f0, L_0000026657d025e0;
L_0000026657d025e0 .concat [ 3 2 0 0], v0000026657cdbba0_0, L_0000026657d06190;
L_0000026657d02680 .array/port v0000026657d008f0, L_0000026657d029a0;
L_0000026657d029a0 .concat [ 3 2 0 0], v0000026657cdc280_0, L_0000026657d061d8;
S_0000026657cddba0 .scope module, "sign_extender_for_branch" "sign_extender" 3 342, 3 113 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000026657d00df0_0 .net "INPUT", 7 0, v0000026657cdb880_0;  alias, 1 drivers
v0000026657d000d0_0 .var "OUTPUT", 31 0;
E_0000026657c7cba0 .event anyedge, v0000026657cdb880_0;
S_0000026657cde690 .scope module, "sign_extender_for_jump" "sign_extender" 3 338, 3 113 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "INPUT";
    .port_info 1 /OUTPUT 32 "OUTPUT";
v0000026657d01750_0 .net "INPUT", 7 0, v0000026657cdbe20_0;  alias, 1 drivers
v0000026657d01430_0 .var "OUTPUT", 31 0;
E_0000026657c7c8e0 .event anyedge, v0000026657cdbe20_0;
S_0000026657cddd30 .scope module, "twos_complement_mux" "mux_module8" 3 351, 3 32 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v0000026657d01cf0_0 .net "DATA1", 7 0, L_0000026657c864a0;  alias, 1 drivers
v0000026657d01390_0 .net "DATA2", 7 0, v0000026657d01930_0;  alias, 1 drivers
v0000026657d017f0_0 .var "RESULT", 7 0;
v0000026657d01f70_0 .net "SELECT", 0 0, v0000026657cdc000_0;  alias, 1 drivers
E_0000026657c7c520 .event anyedge, v0000026657cdc000_0, v0000026657d01390_0, v0000026657d01d90_0;
S_0000026657cddec0 .scope module, "twoscomp" "twos_complement" 3 349, 3 58 0, S_0000026657c890b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v0000026657d011b0_0 .net "DATA", 7 0, L_0000026657c864a0;  alias, 1 drivers
v0000026657d01930_0 .var "RESULT", 7 0;
E_0000026657c7d1a0 .event anyedge, v0000026657d01d90_0;
    .scope S_0000026657cdd880;
T_0 ;
    %wait E_0000026657c7d2a0;
    %load/vec4 v0000026657d00cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026657d01890_0, 1;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000026657d00f30_0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026657d019d0_0;
    %assign/vec4 v0000026657d01890_0, 1;
    %load/vec4 v0000026657d019d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000026657d00f30_0, 2;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026657c45980;
T_1 ;
    %wait E_0000026657c7d120;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v0000026657cdcc80_0, 0, 8;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v0000026657cdbba0_0, 0, 3;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v0000026657cdc280_0, 0, 3;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v0000026657cdbb00_0, 0, 3;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 0, 2;
    %pad/u 8;
    %store/vec4 v0000026657cdbf60_0, 0, 8;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v0000026657cdb880_0, 0, 8;
    %load/vec4 v0000026657cdb600_0;
    %parti/s 9, 16, 6;
    %pad/u 8;
    %store/vec4 v0000026657cdbe20_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026657cde690;
T_2 ;
    %wait E_0000026657c7c8e0;
    %load/vec4 v0000026657d01750_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d01430_0, 4, 24;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d01430_0, 4, 24;
T_2.1 ;
    %load/vec4 v0000026657d01750_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d01430_0, 4, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026657c3dd70;
T_3 ;
    %wait E_0000026657c7d160;
    %load/vec4 v0000026657d01a70_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d00170_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d00170_0, 4, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026657c45b10;
T_4 ;
    %wait E_0000026657c7cd20;
    %load/vec4 v0000026657cdb9c0_0;
    %load/vec4 v0000026657cdb740_0;
    %add;
    %store/vec4 v0000026657cdb6a0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026657cddba0;
T_5 ;
    %wait E_0000026657c7cba0;
    %load/vec4 v0000026657d00df0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 16777215, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d000d0_0, 4, 24;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d000d0_0, 4, 24;
T_5.1 ;
    %load/vec4 v0000026657d00df0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d000d0_0, 4, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026657c48840;
T_6 ;
    %wait E_0000026657c7c4e0;
    %load/vec4 v0000026657cdbec0_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d00990_0, 4, 30;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026657d00990_0, 4, 2;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026657c353e0;
T_7 ;
    %wait E_0000026657c7d0e0;
    %load/vec4 v0000026657cdc3c0_0;
    %load/vec4 v0000026657cdc640_0;
    %add;
    %store/vec4 v0000026657cdc1e0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026657c35d40;
T_8 ;
    %wait E_0000026657c7cb60;
    %delay 1, 0;
    %load/vec4 v0000026657cdbd80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026657cdb4c0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdc000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdb380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdc5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdcdc0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000026657cdda10;
T_9 ;
    %wait E_0000026657c7d2a0;
    %load/vec4 v0000026657d01ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000026657d01250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000026657d00670_0;
    %load/vec4 v0000026657d014d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000026657d008f0, 0, 4;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026657cddec0;
T_10 ;
    %wait E_0000026657c7d1a0;
    %delay 1, 0;
    %load/vec4 v0000026657d011b0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0000026657d01930_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026657cddd30;
T_11 ;
    %wait E_0000026657c7c520;
    %load/vec4 v0000026657d01f70_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %load/vec4 v0000026657d01390_0;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %load/vec4 v0000026657d01cf0_0;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0000026657d017f0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026657cfe1f0;
T_12 ;
    %wait E_0000026657c7c720;
    %load/vec4 v0000026657cdca00_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0000026657cdb920_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0000026657cdcbe0_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0000026657cdc960_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000026657c35bb0;
T_13 ;
    %wait E_0000026657c7c760;
    %load/vec4 v0000026657cdcd20_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0000026657cdc460_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0000026657cdb7e0_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %store/vec4 v0000026657cdcaa0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026657c486b0;
T_14 ;
    %wait E_0000026657c7d260;
    %load/vec4 v0000026657cdbce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.0, 8;
    %load/vec4 v0000026657cdba60_0;
    %jmp/1 T_14.1, 8;
T_14.0 ; End of true expr.
    %load/vec4 v0000026657cdc500_0;
    %jmp/0 T_14.1, 8;
 ; End of false expr.
    %blend;
T_14.1;
    %store/vec4 v0000026657cdbc40_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000026657c39580;
T_15 ;
    %wait E_0000026657c7b660;
    %load/vec4 v0000026657c7d4f0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_15.0, 5;
    %load/vec4 v0000026657c7d6d0_0;
    %load/vec4 v0000026657c7d4f0_0;
    %sub;
    %store/vec4 v0000026657c7d770_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026657c7d6d0_0;
    %load/vec4 v0000026657c7d4f0_0;
    %add;
    %store/vec4 v0000026657c7d770_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000026657c393f0;
T_16 ;
    %wait E_0000026657c7b860;
    %load/vec4 v0000026657cdb560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657cdc820_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657cdc820_0, 0, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000026657c393f0;
T_17 ;
    %wait E_0000026657c7ba20;
    %load/vec4 v0000026657cdb1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %delay 1, 0;
    %load/vec4 v0000026657cdc140_0;
    %store/vec4 v0000026657cdcb40_0, 0, 8;
    %jmp T_17.4;
T_17.1 ;
    %delay 2, 0;
    %load/vec4 v0000026657cdb560_0;
    %store/vec4 v0000026657cdcb40_0, 0, 8;
    %jmp T_17.4;
T_17.2 ;
    %delay 1, 0;
    %load/vec4 v0000026657cdb060_0;
    %store/vec4 v0000026657cdcb40_0, 0, 8;
    %jmp T_17.4;
T_17.3 ;
    %delay 1, 0;
    %load/vec4 v0000026657cdb100_0;
    %store/vec4 v0000026657cdcb40_0, 0, 8;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000026657c88d50;
T_18 ;
    %vpi_call 2 31 "$readmemb", "instr_mem.mem", v0000026657d02220, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000026657c88d50;
T_19 ;
    %vpi_call 2 46 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026657c88d50 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026657d02180_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000026657d02180_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000026657d008f0, v0000026657d02180_0 > {0 0 0};
    %load/vec4 v0000026657d02180_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026657d02180_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657d039e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657d03bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026657d03bc0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026657d03bc0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000026657c88d50;
T_20 ;
    %delay 4, 0;
    %load/vec4 v0000026657d039e0_0;
    %inv;
    %store/vec4 v0000026657d039e0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
