

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_5'
================================================================
* Date:           Tue Jul  7 16:27:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  36890|  36890|  36890|  36890|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  36885|  36885|        24|          2|          1|  18432|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    814|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     118|      1|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    216|
|Register         |        0|      -|    1189|    160|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      4|    1307|   1191|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |               Instance              |             Module             | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |BlackBoxJam_mul_24s_24s_48_4_1_U578  |BlackBoxJam_mul_24s_24s_48_4_1  |        0|      2|  118|   1|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+
    |Total                                |                                |        0|      2|  118|   1|
    +-------------------------------------+--------------------------------+---------+-------+-----+----+

    * DSP48: 
    +------------------------------------------------+-------------------------------------------+--------------+
    |                    Instance                    |                   Module                  |  Expression  |
    +------------------------------------------------+-------------------------------------------+--------------+
    |BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1_U580  |BlackBoxJam_mac_muladd_16s_24s_24s_24_3_1  | i0 + i1 * i2 |
    |BlackBoxJam_mul_mul_16s_24s_24_3_1_U579         |BlackBoxJam_mul_mul_16s_24s_24_3_1         |    i0 * i1   |
    +------------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |inputBuf_V_U  |StreamingMatrixVecto_5_inputBuf_V  |        1|  0|   0|   144|   32|     1|         4608|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                                   |        1|  0|   0|   144|   32|     1|         4608|
    +--------------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |addconv_fu_1200_p2                  |     +    |      0|  0|  31|          24|          24|
    |agg_result_V_i_fu_1096_p2           |     +    |      0|  0|  15|           7|           7|
    |i_fu_368_p2                         |     +    |      0|  0|  21|          15|           1|
    |in_idx_3_fu_316_p2                  |     +    |      0|  0|  10|           2|           1|
    |nf_4_fu_418_p2                      |     +    |      0|  0|  39|          32|           1|
    |pct_V_i_fu_1080_p2                  |     +    |      0|  0|  15|           6|           6|
    |sf_3_fu_374_p2                      |     +    |      0|  0|  39|           1|          32|
    |tmp10_fu_976_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp11_fu_963_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp12_fu_655_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp13_fu_649_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp14_fu_1060_p2                    |     +    |      0|  0|   5|           5|           5|
    |tmp15_fu_1051_p2                    |     +    |      0|  0|   5|           5|           5|
    |tmp16_fu_1042_p2                    |     +    |      0|  0|   5|           5|           5|
    |tmp17_fu_1030_p2                    |     +    |      0|  0|  10|           2|           2|
    |tmp18_fu_861_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp19_fu_841_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp1_fu_398_p2                      |     +    |      0|  0|   5|          32|          32|
    |tmp20_fu_851_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp21_fu_1001_p2                    |     +    |      0|  0|  13|           4|           4|
    |tmp22_fu_887_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp23_fu_867_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp24_fu_877_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp25_fu_991_p2                     |     +    |      0|  0|  12|           3|           3|
    |tmp26_fu_893_p2                     |     +    |      0|  0|  10|           2|           2|
    |tmp27_fu_905_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp28_fu_899_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp3_fu_505_p2                      |     +    |      0|  0|   5|           2|           2|
    |tmp4_fu_917_p2                      |     +    |      0|  0|   5|           3|           3|
    |tmp5_fu_567_p2                      |     +    |      0|  0|   5|           2|           2|
    |tmp6_fu_561_p2                      |     +    |      0|  0|   5|           2|           2|
    |tmp7_fu_1010_p2                     |     +    |      0|  0|   5|           4|           4|
    |tmp8_fu_951_p2                      |     +    |      0|  0|  13|           4|           4|
    |tmp9_fu_957_p2                      |     +    |      0|  0|  10|           2|           2|
    |tmp_36_fu_403_p2                    |     +    |      0|  0|   5|          32|          32|
    |tmp_373_i_fu_511_p2                 |     +    |      0|  0|   5|           2|           2|
    |tmp_381_i_fu_926_p2                 |     +    |      0|  0|   5|           3|           3|
    |tmp_38_fu_1106_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp_397_i_fu_1018_p2                |     +    |      0|  0|   5|           4|           4|
    |tmp_429_i_fu_1068_p2                |     +    |      0|  0|   5|           5|           5|
    |tmp_48_fu_1170_p2                   |     +    |      0|  0|  56|          49|          49|
    |tmp_50_fu_1195_p2                   |     -    |      0|  0|  31|          24|          24|
    |ap_block_pp0_stage1_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state25_pp0_stage0_iter11  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp0_stage1_iter11  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1245                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1249                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_222                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op261_write_state25    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op263_write_state26    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op84_read_state5       |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_362_p2                  |   icmp   |      0|  0|  13|          15|          15|
    |tmp_39_fu_409_p2                    |   icmp   |      0|  0|  18|          32|           7|
    |tmp_51_fu_436_p2                    |   icmp   |      0|  0|  18|          32|           9|
    |tmp_V_10_fu_1186_p2                 |   icmp   |      0|  0|  18|          24|           1|
    |tmp_V_11_fu_1210_p2                 |   icmp   |      0|  0|  18|          24|           1|
    |tmp_fu_310_p2                       |   icmp   |      0|  0|   9|           2|           3|
    |tmp_s_fu_380_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |accPopCount_V_0_0_1_fu_334_p3       |  select  |      0|  0|  16|           1|          16|
    |accPopCount_V_1_0_1_fu_326_p3       |  select  |      0|  0|  16|           1|           1|
    |accResidual_0_V_fu_1205_p3          |  select  |      0|  0|  24|           1|          24|
    |p_nf_1_fu_442_p3                    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |masked_V_fu_460_p2                  |    xor   |      0|  0|  32|          32|          32|
    |tmp2_fu_454_p2                      |    xor   |      0|  0|  32|          32|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 814|         568|         438|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |accPopCount_V_0_0_2_fu_164         |  15|          3|   16|         48|
    |accPopCount_V_1_0_2_fu_168         |   9|          2|   16|         32|
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11           |   9|          2|    1|          2|
    |ap_phi_mux_i4_phi_fu_270_p4        |   9|          2|   15|         30|
    |ap_phi_mux_nf_phi_fu_258_p4        |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_nf_1_reg_277  |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_p_s_reg_287   |  15|          3|   32|         96|
    |i4_reg_266                         |   9|          2|   15|         30|
    |in_V_V_blk_n                       |   9|          2|    1|          2|
    |in_idx_reg_243                     |   9|          2|    2|          4|
    |inputBuf_V_address0                |  15|          3|    8|         24|
    |nf_reg_254                         |   9|          2|   32|         64|
    |out_V_V_blk_n                      |   9|          2|    1|          2|
    |out_V_V_din                        |  15|          3|    1|          3|
    |real_start                         |   9|          2|    1|          2|
    |sf_fu_160                          |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 216|         45|  239|        571|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |accPopCount_V_0_0_2_fu_164         |  16|   0|   16|          0|
    |accPopCount_V_1_0_2_fu_168         |  16|   0|   16|          0|
    |accPopCount_V_1_fu_152             |  16|   0|   16|          0|
    |accPopCount_V_fu_148               |  16|   0|   16|          0|
    |addconv_reg_1572                   |  24|   0|   24|          0|
    |alphaMem_V_load_reg_1519           |  24|   0|   24|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_nf_1_reg_277  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_s_reg_287   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_s_reg_287   |  32|   0|   32|          0|
    |exitcond_reg_1272                  |   1|   0|    1|          0|
    |i4_reg_266                         |  15|   0|   15|          0|
    |i_reg_1276                         |  15|   0|   15|          0|
    |in_idx_reg_243                     |   2|   0|    2|          0|
    |inputBuf_V_load_reg_1343           |  32|   0|   32|          0|
    |nf_reg_254                         |  32|   0|   32|          0|
    |p_nf_1_reg_1338                    |  32|   0|   32|          0|
    |pct_V_i_reg_1478                   |   6|   0|    6|          0|
    |sf_3_reg_1286                      |  32|   0|   32|          0|
    |sf_fu_160                          |  32|   0|   32|          0|
    |sf_load_3_reg_1296                 |  32|   0|   32|          0|
    |sf_load_reg_1281                   |  32|   0|   32|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |thresMem_V_load_reg_1544           |  24|   0|   24|          0|
    |tmp10_reg_1448                     |   3|   0|    3|          0|
    |tmp12_reg_1398                     |   2|   0|    2|          0|
    |tmp15_reg_1468                     |   5|   0|    5|          0|
    |tmp17_reg_1463                     |   2|   0|    2|          0|
    |tmp18_reg_1418                     |   3|   0|    3|          0|
    |tmp18_reg_1418_pp0_iter3_reg       |   3|   0|    3|          0|
    |tmp21_reg_1453                     |   4|   0|    4|          0|
    |tmp21_reg_1453_pp0_iter4_reg       |   4|   0|    4|          0|
    |tmp22_reg_1423                     |   3|   0|    3|          0|
    |tmp26_reg_1428                     |   2|   0|    2|          0|
    |tmp27_reg_1433                     |   2|   0|    2|          0|
    |tmp5_reg_1368                      |   2|   0|    2|          0|
    |tmp8_reg_1438                      |   4|   0|    4|          0|
    |tmp9_reg_1443                      |   2|   0|    2|          0|
    |tmp_1173_reg_1353                  |   1|   0|    1|          0|
    |tmp_1177_reg_1363                  |   1|   0|    1|          0|
    |tmp_1178_reg_1373                  |   1|   0|    1|          0|
    |tmp_1179_reg_1378                  |   1|   0|    1|          0|
    |tmp_1180_reg_1383                  |   1|   0|    1|          0|
    |tmp_1181_reg_1388                  |   1|   0|    1|          0|
    |tmp_1185_reg_1393                  |   1|   0|    1|          0|
    |tmp_1185_reg_1393_pp0_iter3_reg    |   1|   0|    1|          0|
    |tmp_1186_reg_1403                  |   1|   0|    1|          0|
    |tmp_1187_reg_1408                  |   1|   0|    1|          0|
    |tmp_1201_reg_1413                  |   1|   0|    1|          0|
    |tmp_241_1_reg_1524                 |  24|   0|   24|          0|
    |tmp_36_reg_1302                    |  32|   0|   32|          0|
    |tmp_373_i_reg_1358                 |   2|   0|    2|          0|
    |tmp_38_reg_1483                    |  16|   0|   16|          0|
    |tmp_397_i_reg_1458                 |   4|   0|    4|          0|
    |tmp_39_reg_1307                    |   1|   0|    1|          0|
    |tmp_41_reg_1514                    |  24|   0|   24|          0|
    |tmp_429_i_reg_1473                 |   5|   0|    5|          0|
    |tmp_42_reg_1332                    |  32|   0|   64|         32|
    |tmp_45_reg_1549                    |  48|   0|   48|          0|
    |tmp_49_reg_1554                    |  24|   0|   24|          0|
    |tmp_50_reg_1567                    |  24|   0|   24|          0|
    |tmp_V_10_reg_1561                  |   1|   0|    1|          0|
    |tmp_V_11_reg_1577                  |   1|   0|    1|          0|
    |tmp_V_reg_1321                     |  32|   0|   32|          0|
    |tmp_s_reg_1292                     |   1|   0|    1|          0|
    |weightMem_V_load_reg_1348          |  32|   0|   32|          0|
    |exitcond_reg_1272                  |  64|  32|    1|          0|
    |tmp_1201_reg_1413                  |  64|  32|    1|          0|
    |tmp_39_reg_1307                    |  64|  32|    1|          0|
    |tmp_42_reg_1332                    |  64|  32|   64|         32|
    |tmp_s_reg_1292                     |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1189| 160|  969|         64|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_done               | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|start_out             | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|start_write           | out |    1| ap_ctrl_hs | StreamingMatrixVecto.5 | return value |
|in_V_V_dout           |  in |   32|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n        |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read           | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din           | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n        |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write         | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
|weightMem_V_address0  | out |   15|  ap_memory |       weightMem_V      |     array    |
|weightMem_V_ce0       | out |    1|  ap_memory |       weightMem_V      |     array    |
|weightMem_V_q0        |  in |   32|  ap_memory |       weightMem_V      |     array    |
|thresMem_V_address0   | out |    8|  ap_memory |       thresMem_V       |     array    |
|thresMem_V_ce0        | out |    1|  ap_memory |       thresMem_V       |     array    |
|thresMem_V_q0         |  in |   24|  ap_memory |       thresMem_V       |     array    |
|alphaMem_V_address0   | out |    8|  ap_memory |       alphaMem_V       |     array    |
|alphaMem_V_ce0        | out |    1|  ap_memory |       alphaMem_V       |     array    |
|alphaMem_V_q0         |  in |   24|  ap_memory |       alphaMem_V       |     array    |
|means_in5_V_0         |  in |   24|   ap_none  |      means_in5_V_0     |    pointer   |
|means_in5_V_1         |  in |   24|   ap_none  |      means_in5_V_1     |    pointer   |
|means_out5_V_0        |  in |   24|   ap_none  |     means_out5_V_0     |    pointer   |
+----------------------+-----+-----+------------+------------------------+--------------+

