#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56168f0d6050 .scope module, "tt_um_sameerhegde_cpu" "tt_um_sameerhegde_cpu" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
o0x7fe7045e3548 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56168f0d9d50 .functor NOT 1, o0x7fe7045e3548, C4<0>, C4<0>, C4<0>;
L_0x7fe7045990a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56168f0fe8a0_0 .net *"_ivl_11", 0 0, L_0x7fe7045990a8;  1 drivers
v0x56168f0fe9a0_0 .net *"_ivl_17", 24 0, L_0x56168f111b30;  1 drivers
L_0x7fe7045993c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56168f0fea80_0 .net/2u *"_ivl_18", 0 0, L_0x7fe7045993c0;  1 drivers
v0x56168f0feb40_0 .net *"_ivl_20", 28 0, L_0x56168f111bd0;  1 drivers
v0x56168f0fec20_0 .net *"_ivl_7", 6 0, L_0x56168f0ff940;  1 drivers
v0x56168f0fed50_0 .net "_unused", 0 0, L_0x56168f111da0;  1 drivers
v0x56168f0fee10_0 .net "aluresult", 31 0, v0x56168f0daba0_0;  1 drivers
o0x7fe7045e22b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56168f0feed0_0 .net "clk", 0 0, o0x7fe7045e22b8;  0 drivers
o0x7fe7045e3518 .functor BUFZ 1, C4<z>; HiZ drive
v0x56168f0ff080_0 .net "ena", 0 0, o0x7fe7045e3518;  0 drivers
v0x56168f0ff140_0 .net "rst", 0 0, L_0x56168f0d9d50;  1 drivers
v0x56168f0ff1e0_0 .net "rst_n", 0 0, o0x7fe7045e3548;  0 drivers
o0x7fe7045e2df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56168f0ff2a0_0 .net "ui_in", 7 0, o0x7fe7045e2df8;  0 drivers
o0x7fe7045e3578 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x56168f0ff360_0 .net "uio_in", 7 0, o0x7fe7045e3578;  0 drivers
L_0x7fe704599060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56168f0ff440_0 .net "uio_oe", 7 0, L_0x7fe704599060;  1 drivers
L_0x7fe704599018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56168f0ff520_0 .net "uio_out", 7 0, L_0x7fe704599018;  1 drivers
v0x56168f0ff600_0 .net "uo_out", 7 0, L_0x56168f0ff9e0;  1 drivers
L_0x56168f0ff940 .part v0x56168f0daba0_0, 0, 7;
L_0x56168f0ff9e0 .concat [ 7 1 0 0], L_0x56168f0ff940, L_0x7fe7045990a8;
L_0x56168f111900 .part o0x7fe7045e3578, 7, 1;
L_0x56168f1119f0 .part o0x7fe7045e3578, 0, 7;
L_0x56168f111b30 .part v0x56168f0daba0_0, 7, 25;
LS_0x56168f111bd0_0_0 .concat [ 1 25 1 1], L_0x7fe7045993c0, L_0x56168f111b30, o0x7fe7045e3548, o0x7fe7045e22b8;
LS_0x56168f111bd0_0_4 .concat [ 1 0 0 0], o0x7fe7045e3518;
L_0x56168f111bd0 .concat [ 28 1 0 0], LS_0x56168f111bd0_0_0, LS_0x56168f111bd0_0_4;
L_0x56168f111da0 .reduce/and L_0x56168f111bd0;
S_0x56168f0d6e70 .scope module, "top" "top_cpu" 2 27, 3 11 0, S_0x56168f0d6050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pmWrEn";
    .port_info 3 /INPUT 8 "instructionIn";
    .port_info 4 /INPUT 7 "pmAddr";
    .port_info 5 /OUTPUT 32 "aluresult";
P_0x56168f099cf0 .param/l "ADDWIDTH" 0 3 13, +C4<00000000000000000000000000000111>;
P_0x56168f099d30 .param/l "DATAWIDTH" 0 3 12, +C4<00000000000000000000000000100000>;
P_0x56168f099d70 .param/l "IMM_DATA_WIDTH" 0 3 15, +C4<00000000000000000000000000010100>;
P_0x56168f099db0 .param/l "REGADD" 0 3 14, +C4<00000000000000000000000000000101>;
L_0x7fe704599378 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x56168f0fd320_0 .net/2u *"_ivl_2", 11 0, L_0x7fe704599378;  1 drivers
v0x56168f0fd420_0 .net *"_ivl_4", 31 0, L_0x56168f111630;  1 drivers
v0x56168f0fd500_0 .net "aluresult", 31 0, v0x56168f0daba0_0;  alias, 1 drivers
v0x56168f0fd5d0_0 .net "aluresult_ff1", 31 0, v0x56168f0f8cb0_0;  1 drivers
v0x56168f0fd6e0_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0fd7d0_0 .net "data1", 31 0, L_0x56168f10fda0;  1 drivers
v0x56168f0fd890_0 .net "data2", 31 0, L_0x56168f111570;  1 drivers
v0x56168f0fd980_0 .net "immData", 19 0, v0x56168f0f7f40_0;  1 drivers
v0x56168f0fda40_0 .net "instruction", 31 0, L_0x56168f1107e0;  1 drivers
v0x56168f0fdae0_0 .net "instructionIn", 7 0, o0x7fe7045e2df8;  alias, 0 drivers
v0x56168f0fdba0_0 .net "isLoad", 0 0, v0x56168f0f8100_0;  1 drivers
v0x56168f0fdc40_0 .net "muxOut", 31 0, L_0x56168f111770;  1 drivers
v0x56168f0fdce0_0 .net "opcodeAlu", 2 0, v0x56168f0f81c0_0;  1 drivers
v0x56168f0fddd0_0 .net "pmAddr", 6 0, L_0x56168f1119f0;  1 drivers
v0x56168f0fde70_0 .net "pmWrEn", 0 0, L_0x56168f111900;  1 drivers
v0x56168f0fdf40_0 .net "pointer", 6 0, v0x56168f0fa090_0;  1 drivers
v0x56168f0fe030_0 .net "readAdd1", 4 0, v0x56168f0f8280_0;  1 drivers
v0x56168f0fe230_0 .net "readAdd2", 4 0, v0x56168f0f8340_0;  1 drivers
v0x56168f0fe340_0 .net "regWrEn", 0 0, v0x56168f0f8420_0;  1 drivers
v0x56168f0fe430_0 .net "regWrEn_ff3", 0 0, v0x56168f0f9a20_0;  1 drivers
v0x56168f0fe520_0 .net "rst", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
v0x56168f0fe5c0_0 .net "writeAdd", 4 0, v0x56168f0f85a0_0;  1 drivers
v0x56168f0fe6d0_0 .net "writeAdd_ff2", 4 0, v0x56168f0f9360_0;  1 drivers
L_0x56168f110a30 .part L_0x56168f1107e0, 0, 7;
L_0x56168f111630 .concat [ 20 12 0 0], v0x56168f0f7f40_0, L_0x7fe704599378;
L_0x56168f111770 .functor MUXZ 32, L_0x56168f10fda0, L_0x56168f111630, v0x56168f0f8100_0, C4<>;
S_0x56168f0db840 .scope module, "alUnit" "alu" 3 84, 4 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 32 "data1";
    .port_info 2 /INPUT 32 "data2";
    .port_info 3 /OUTPUT 32 "result";
P_0x56168f0dceb0 .param/l "ADD" 1 4 8, C4<000>;
P_0x56168f0dcef0 .param/l "AND" 1 4 10, C4<010>;
P_0x56168f0dcf30 .param/l "DATAWIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x56168f0dcf70 .param/l "OR" 1 4 11, C4<011>;
P_0x56168f0dcfb0 .param/l "SUB" 1 4 9, C4<001>;
P_0x56168f0dcff0 .param/l "XOR" 1 4 12, C4<100>;
v0x56168f0d8750_0 .net "data1", 31 0, L_0x56168f111770;  alias, 1 drivers
v0x56168f0ceab0_0 .net "data2", 31 0, L_0x56168f111570;  alias, 1 drivers
v0x56168f0cf670_0 .net "opcode", 2 0, v0x56168f0f81c0_0;  alias, 1 drivers
v0x56168f0daba0_0 .var "result", 31 0;
E_0x56168f0a5bb0 .event edge, v0x56168f0cf670_0, v0x56168f0d8750_0, v0x56168f0ceab0_0;
S_0x56168f0f7080 .scope module, "cu" "controlUnit" 3 56, 5 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 1 "regWrEn";
    .port_info 4 /OUTPUT 5 "readAdd1";
    .port_info 5 /OUTPUT 5 "readAdd2";
    .port_info 6 /OUTPUT 5 "writeAdd";
    .port_info 7 /OUTPUT 20 "immData";
    .port_info 8 /OUTPUT 1 "isLoad";
    .port_info 9 /OUTPUT 3 "opcodeAlu";
P_0x56168f0f7280 .param/l "ADD" 1 5 24, C4<000>;
P_0x56168f0f72c0 .param/l "AND" 1 5 26, C4<010>;
P_0x56168f0f7300 .param/l "DATAWIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
P_0x56168f0f7340 .param/l "EN" 1 5 22, C4<1>;
P_0x56168f0f7380 .param/l "ENn" 1 5 23, C4<0>;
P_0x56168f0f73c0 .param/l "IMM_DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000010100>;
P_0x56168f0f7400 .param/l "OR" 1 5 27, C4<011>;
P_0x56168f0f7440 .param/l "REGADD" 0 5 3, +C4<00000000000000000000000000000101>;
P_0x56168f0f7480 .param/l "SUB" 1 5 25, C4<001>;
P_0x56168f0f74c0 .param/l "XOR" 1 5 28, C4<100>;
v0x56168f0da4a0_0 .net "FUNC3", 2 0, L_0x56168f110d40;  1 drivers
v0x56168f0d9e70_0 .net "FUNC7", 6 0, L_0x56168f110b60;  1 drivers
v0x56168f0f7ad0_0 .net "OPCODE", 6 0, L_0x56168f110ff0;  1 drivers
v0x56168f0f7b90_0 .net "RD", 4 0, L_0x56168f110f20;  1 drivers
v0x56168f0f7c70_0 .net "RS1", 4 0, L_0x56168f110ca0;  1 drivers
v0x56168f0f7da0_0 .net "RS2", 4 0, L_0x56168f110c00;  1 drivers
v0x56168f0f7e80_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0f7f40_0 .var "immData", 19 0;
v0x56168f0f8020_0 .net "instruction", 31 0, L_0x56168f1107e0;  alias, 1 drivers
v0x56168f0f8100_0 .var "isLoad", 0 0;
v0x56168f0f81c0_0 .var "opcodeAlu", 2 0;
v0x56168f0f8280_0 .var "readAdd1", 4 0;
v0x56168f0f8340_0 .var "readAdd2", 4 0;
v0x56168f0f8420_0 .var "regWrEn", 0 0;
v0x56168f0f84e0_0 .net "reset", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
v0x56168f0f85a0_0 .var "writeAdd", 4 0;
E_0x56168f0a5e60 .event posedge, v0x56168f0f7e80_0;
L_0x56168f110b60 .part L_0x56168f1107e0, 25, 7;
L_0x56168f110c00 .part L_0x56168f1107e0, 20, 5;
L_0x56168f110ca0 .part L_0x56168f1107e0, 15, 5;
L_0x56168f110d40 .part L_0x56168f1107e0, 12, 3;
L_0x56168f110f20 .part L_0x56168f1107e0, 7, 5;
L_0x56168f110ff0 .part L_0x56168f1107e0, 0, 7;
S_0x56168f0f8820 .scope module, "ff1" "flipFlop" 3 93, 6 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "dataIn";
    .port_info 3 /OUTPUT 32 "dataOut";
P_0x56168f0f89b0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000100000>;
v0x56168f0f8b10_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0f8be0_0 .net "dataIn", 31 0, v0x56168f0daba0_0;  alias, 1 drivers
v0x56168f0f8cb0_0 .var "dataOut", 31 0;
v0x56168f0f8d80_0 .net "rst", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
S_0x56168f0f8ee0 .scope module, "ff2" "flipFlop" 3 103, 6 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "dataIn";
    .port_info 3 /OUTPUT 5 "dataOut";
P_0x56168f0f90c0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000000101>;
v0x56168f0f9190_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0f92a0_0 .net "dataIn", 4 0, v0x56168f0f85a0_0;  alias, 1 drivers
v0x56168f0f9360_0 .var "dataOut", 4 0;
v0x56168f0f9430_0 .net "rst", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
S_0x56168f0f95a0 .scope module, "ff3" "flipFlop" 3 112, 6 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "dataIn";
    .port_info 3 /OUTPUT 1 "dataOut";
P_0x56168f0f97d0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000000001>;
v0x56168f0f9870_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0f9930_0 .net "dataIn", 0 0, v0x56168f0f8420_0;  alias, 1 drivers
v0x56168f0f9a20_0 .var "dataOut", 0 0;
v0x56168f0f9af0_0 .net "rst", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
S_0x56168f0f9c40 .scope module, "pc" "programCounter" 3 46, 7 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "opcodeIn";
    .port_info 3 /OUTPUT 7 "pointer";
P_0x56168f0f9e20 .param/l "WIDTH" 0 7 2, +C4<00000000000000000000000000000111>;
v0x56168f0f9ef0_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0f9fb0_0 .net "opcodeIn", 6 0, L_0x56168f110a30;  1 drivers
v0x56168f0fa090_0 .var "pointer", 6 0;
v0x56168f0fa180_0 .net "rst", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
S_0x56168f0fa360 .scope module, "pm" "programMemory" 3 37, 8 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wrEn";
    .port_info 2 /INPUT 7 "readAdd";
    .port_info 3 /INPUT 7 "writeAdd";
    .port_info 4 /INPUT 8 "writeData";
    .port_info 5 /OUTPUT 32 "instruction";
P_0x56168f0fa4f0 .param/l "ADDWIDTH" 0 8 3, +C4<00000000000000000000000000000111>;
P_0x56168f0fa530 .param/l "DATAWIDTH" 0 8 2, +C4<00000000000000000000000000001000>;
v0x56168f0fa780_0 .net *"_ivl_0", 7 0, L_0x56168f0ffa80;  1 drivers
v0x56168f0fa880_0 .net *"_ivl_10", 7 0, L_0x56168f10ff00;  1 drivers
v0x56168f0fa960_0 .net *"_ivl_12", 32 0, L_0x56168f10ffd0;  1 drivers
L_0x7fe704599180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56168f0faa50_0 .net *"_ivl_15", 25 0, L_0x7fe704599180;  1 drivers
L_0x7fe7045991c8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56168f0fab30_0 .net/2u *"_ivl_16", 32 0, L_0x7fe7045991c8;  1 drivers
v0x56168f0fac10_0 .net *"_ivl_18", 32 0, L_0x56168f110070;  1 drivers
v0x56168f0facf0_0 .net *"_ivl_2", 32 0, L_0x56168f0ffb20;  1 drivers
v0x56168f0fadd0_0 .net *"_ivl_20", 7 0, L_0x56168f110240;  1 drivers
v0x56168f0faeb0_0 .net *"_ivl_22", 32 0, L_0x56168f1102e0;  1 drivers
L_0x7fe704599210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56168f0faf90_0 .net *"_ivl_25", 25 0, L_0x7fe704599210;  1 drivers
L_0x7fe704599258 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56168f0fb070_0 .net/2u *"_ivl_26", 32 0, L_0x7fe704599258;  1 drivers
v0x56168f0fb150_0 .net *"_ivl_28", 32 0, L_0x56168f1104b0;  1 drivers
v0x56168f0fb230_0 .net *"_ivl_30", 7 0, L_0x56168f1105f0;  1 drivers
v0x56168f0fb310_0 .net *"_ivl_32", 8 0, L_0x56168f1106f0;  1 drivers
L_0x7fe7045992a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56168f0fb3f0_0 .net *"_ivl_35", 1 0, L_0x7fe7045992a0;  1 drivers
L_0x7fe7045990f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56168f0fb4d0_0 .net *"_ivl_5", 25 0, L_0x7fe7045990f0;  1 drivers
L_0x7fe704599138 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56168f0fb5b0_0 .net/2u *"_ivl_6", 32 0, L_0x7fe704599138;  1 drivers
v0x56168f0fb7a0_0 .net *"_ivl_8", 32 0, L_0x56168f10fd00;  1 drivers
v0x56168f0fb880_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0fb920_0 .net "instruction", 31 0, L_0x56168f1107e0;  alias, 1 drivers
v0x56168f0fb9e0 .array "memo", 127 0, 7 0;
v0x56168f0fba80_0 .net "readAdd", 6 0, v0x56168f0fa090_0;  alias, 1 drivers
v0x56168f0fbb70_0 .net "wrEn", 0 0, L_0x56168f111900;  alias, 1 drivers
v0x56168f0fbc10_0 .net "writeAdd", 6 0, L_0x56168f1119f0;  alias, 1 drivers
v0x56168f0fbcf0_0 .net "writeData", 7 0, o0x7fe7045e2df8;  alias, 0 drivers
L_0x56168f0ffa80 .array/port v0x56168f0fb9e0, L_0x56168f10fd00;
L_0x56168f0ffb20 .concat [ 7 26 0 0], v0x56168f0fa090_0, L_0x7fe7045990f0;
L_0x56168f10fd00 .arith/sum 33, L_0x56168f0ffb20, L_0x7fe704599138;
L_0x56168f10ff00 .array/port v0x56168f0fb9e0, L_0x56168f110070;
L_0x56168f10ffd0 .concat [ 7 26 0 0], v0x56168f0fa090_0, L_0x7fe704599180;
L_0x56168f110070 .arith/sum 33, L_0x56168f10ffd0, L_0x7fe7045991c8;
L_0x56168f110240 .array/port v0x56168f0fb9e0, L_0x56168f1104b0;
L_0x56168f1102e0 .concat [ 7 26 0 0], v0x56168f0fa090_0, L_0x7fe704599210;
L_0x56168f1104b0 .arith/sum 33, L_0x56168f1102e0, L_0x7fe704599258;
L_0x56168f1105f0 .array/port v0x56168f0fb9e0, L_0x56168f1106f0;
L_0x56168f1106f0 .concat [ 7 2 0 0], v0x56168f0fa090_0, L_0x7fe7045992a0;
L_0x56168f1107e0 .concat [ 8 8 8 8], L_0x56168f1105f0, L_0x56168f110240, L_0x56168f10ff00, L_0x56168f0ffa80;
S_0x56168f0fbe90 .scope module, "rs" "registerSet" 3 71, 9 1 0, S_0x56168f0d6e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 5 "readAdd1";
    .port_info 4 /INPUT 5 "readAdd2";
    .port_info 5 /INPUT 5 "writeAdd";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "data1";
    .port_info 8 /OUTPUT 32 "data2";
P_0x56168f0fa5d0 .param/l "addWidth" 0 9 3, +C4<00000000000000000000000000000101>;
P_0x56168f0fa610 .param/l "dataWidth" 0 9 2, +C4<00000000000000000000000000100000>;
L_0x56168f10fda0 .functor BUFZ 32, L_0x56168f111100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56168f111570 .functor BUFZ 32, L_0x56168f111360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56168f0fc2e0_0 .net "WrEn", 0 0, v0x56168f0f9a20_0;  alias, 1 drivers
v0x56168f0fc3d0_0 .net *"_ivl_0", 31 0, L_0x56168f111100;  1 drivers
v0x56168f0fc490_0 .net *"_ivl_10", 6 0, L_0x56168f111400;  1 drivers
L_0x7fe704599330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56168f0fc580_0 .net *"_ivl_13", 1 0, L_0x7fe704599330;  1 drivers
v0x56168f0fc660_0 .net *"_ivl_2", 6 0, L_0x56168f1111d0;  1 drivers
L_0x7fe7045992e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56168f0fc790_0 .net *"_ivl_5", 1 0, L_0x7fe7045992e8;  1 drivers
v0x56168f0fc870_0 .net *"_ivl_8", 31 0, L_0x56168f111360;  1 drivers
v0x56168f0fc950_0 .net "clk", 0 0, o0x7fe7045e22b8;  alias, 0 drivers
v0x56168f0fc9f0_0 .net "data1", 31 0, L_0x56168f10fda0;  alias, 1 drivers
v0x56168f0fcad0_0 .net "data2", 31 0, L_0x56168f111570;  alias, 1 drivers
v0x56168f0fcb90_0 .var/i "i", 31 0;
v0x56168f0fcc50_0 .net "readAdd1", 4 0, v0x56168f0f8280_0;  alias, 1 drivers
v0x56168f0fcd40_0 .net "readAdd2", 4 0, v0x56168f0f8340_0;  alias, 1 drivers
v0x56168f0fce10 .array "registers", 31 0, 31 0;
v0x56168f0fceb0_0 .net "reset", 0 0, L_0x56168f0d9d50;  alias, 1 drivers
v0x56168f0fcf50_0 .net "writeAdd", 4 0, v0x56168f0f9360_0;  alias, 1 drivers
v0x56168f0fd040_0 .net "writeData", 31 0, v0x56168f0f8cb0_0;  alias, 1 drivers
L_0x56168f111100 .array/port v0x56168f0fce10, L_0x56168f1111d0;
L_0x56168f1111d0 .concat [ 5 2 0 0], v0x56168f0f8280_0, L_0x7fe7045992e8;
L_0x56168f111360 .array/port v0x56168f0fce10, L_0x56168f111400;
L_0x56168f111400 .concat [ 5 2 0 0], v0x56168f0f8340_0, L_0x7fe704599330;
    .scope S_0x56168f0fa360;
T_0 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0fbb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x56168f0fbcf0_0;
    %load/vec4 v0x56168f0fbc10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56168f0fb9e0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56168f0fbc10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x56168f0fb9e0, 4;
    %load/vec4 v0x56168f0fbc10_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56168f0fb9e0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56168f0f9c40;
T_1 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0fa180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x56168f0fa090_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56168f0f9fb0_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x56168f0fa090_0;
    %assign/vec4 v0x56168f0fa090_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x56168f0fa090_0;
    %addi 4, 0, 7;
    %assign/vec4 v0x56168f0fa090_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56168f0f7080;
T_2 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0f84e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56168f0f8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56168f0f8420_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f8280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f8340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f85a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x56168f0f7f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56168f0f7ad0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56168f0f8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56168f0f8420_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f8280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f8340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f85a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x56168f0f7f40_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56168f0f8100_0, 0;
    %load/vec4 v0x56168f0f7c70_0;
    %assign/vec4 v0x56168f0f8280_0, 0;
    %load/vec4 v0x56168f0f7da0_0;
    %assign/vec4 v0x56168f0f8340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56168f0f8420_0, 0;
    %load/vec4 v0x56168f0f7b90_0;
    %assign/vec4 v0x56168f0f85a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x56168f0f7f40_0, 0;
    %load/vec4 v0x56168f0d9e70_0;
    %load/vec4 v0x56168f0da4a0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56168f0f8100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56168f0f8420_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56168f0f81c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f8280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f8340_0, 0;
    %load/vec4 v0x56168f0f7b90_0;
    %assign/vec4 v0x56168f0f85a0_0, 0;
    %load/vec4 v0x56168f0d9e70_0;
    %load/vec4 v0x56168f0f7da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56168f0f7c70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56168f0da4a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56168f0f7f40_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56168f0fbe90;
T_3 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0fceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56168f0fcb90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x56168f0fcb90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56168f0fcb90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56168f0fce10, 0, 4;
    %load/vec4 v0x56168f0fcb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56168f0fcb90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56168f0fc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56168f0fd040_0;
    %load/vec4 v0x56168f0fcf50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56168f0fce10, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x56168f0fcf50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56168f0fce10, 4;
    %load/vec4 v0x56168f0fcf50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56168f0fce10, 0, 4;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56168f0db840;
T_4 ;
    %wait E_0x56168f0a5bb0;
    %load/vec4 v0x56168f0cf670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56168f0daba0_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x56168f0d8750_0;
    %load/vec4 v0x56168f0ceab0_0;
    %add;
    %store/vec4 v0x56168f0daba0_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x56168f0d8750_0;
    %load/vec4 v0x56168f0ceab0_0;
    %sub;
    %store/vec4 v0x56168f0daba0_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x56168f0d8750_0;
    %load/vec4 v0x56168f0ceab0_0;
    %and;
    %store/vec4 v0x56168f0daba0_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x56168f0d8750_0;
    %load/vec4 v0x56168f0ceab0_0;
    %or;
    %store/vec4 v0x56168f0daba0_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x56168f0d8750_0;
    %load/vec4 v0x56168f0ceab0_0;
    %xor;
    %store/vec4 v0x56168f0daba0_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56168f0f8820;
T_5 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0f8d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56168f0f8cb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56168f0f8be0_0;
    %assign/vec4 v0x56168f0f8cb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56168f0f8ee0;
T_6 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0f9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56168f0f9360_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56168f0f92a0_0;
    %assign/vec4 v0x56168f0f9360_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56168f0f95a0;
T_7 ;
    %wait E_0x56168f0a5e60;
    %load/vec4 v0x56168f0f9af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56168f0f9a20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56168f0f9930_0;
    %assign/vec4 v0x56168f0f9a20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "project.v";
    "./top_cpu.v";
    "./alu.v";
    "./controlUnit.v";
    "./flipFlop.v";
    "./programCounter.v";
    "./programMemory.v";
    "./registerSet.v";
