# Tiny Tapeout project information
project: Flappy bird
  title:       "flappybird.v"      # Project title
  author:      "SofiaXeniaAstrid"      # Your name
  discord:     ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "Flappy bird clone"      # One line description of what your project does
  language:    "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:    25175000       # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: 1x1          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

 # Your top module name must start with "tt_um_". Make it unique by including your github username:
 top_module:  "tt_um_SofiaXeniaAstrid_flappybird"

# List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
source_files:
  - "flappybird.v"
  - "vga.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "flap button"
  ui[1]: "reset"
  ui[2]: ""
  ui[3]: ""
  ui[4]: "speed LSB"
  ui[5]: "speed MSB"
  ui[6]: ""
  ui[7]: ""
  
  # Outputs
  uo[0]: "r1/r0 (mole99/digilent)"
  uo[1]: "g1/r1 (mole99/digilent)"
  uo[2]: "b1/r2 (mole99/digilent)"
  uo[3]: "vsync/r3 (mole99/digilent)"
  uo[4]: "r0/b0 (mole99/digilent)"
  uo[5]: "g0/b1 (mole99/digilent)"
  uo[6]: "b0/b2 (mole99/digilent)"
  uo[7]: "hsync/b3 (mole99/digilent)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""
  
  # Do not change!
  yaml_version: 6
