
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003379                       # Number of seconds simulated
sim_ticks                                  3378773358                       # Number of ticks simulated
final_tick                               574909811034                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153585                       # Simulator instruction rate (inst/s)
host_op_rate                                   201719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 246577                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899088                       # Number of bytes of host memory used
host_seconds                                 13702.70                       # Real time elapsed on the host
sim_insts                                  2104523619                       # Number of instructions simulated
sim_ops                                    2764094346                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       170240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        81664                       # Number of bytes read from this memory
system.physmem.bytes_read::total               262656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10752                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        92672                       # Number of bytes written to this memory
system.physmem.bytes_written::total             92672                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1330                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          638                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2052                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             724                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  724                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1628994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50385149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1553226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24169718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77737087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1628994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1553226                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3182220                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27427705                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27427705                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27427705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1628994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50385149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1553226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24169718                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              105164793                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8102575                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854004                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487828                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189481                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435101                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384821                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200633                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5790                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15855097                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854004                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585454                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876290                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        342627                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721653                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92227                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7887658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.316678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4528136     57.41%     57.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601947      7.63%     65.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294818      3.74%     68.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222980      2.83%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          179883      2.28%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160507      2.03%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54683      0.69%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195159      2.47%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649545     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7887658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352234                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956797                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3623373                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       319143                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246104                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16221                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682816                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312951                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17726972                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4443                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682816                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3775110                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139624                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39987                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109207                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140907                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17163243                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71454                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        56982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22732390                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78150167                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78150167                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7828942                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2175                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1170                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           360160                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7725                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       180069                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16141775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13768434                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17559                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4656707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12656217                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7887658                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2828583     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1679514     21.29%     57.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       843458     10.69%     67.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998932     12.66%     80.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747194      9.47%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476992      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205979      2.61%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60450      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46556      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7887658                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58209     72.80%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12589     15.74%     88.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9158     11.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804260     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109431      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358539     17.13%     96.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495208      3.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13768434                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.699266                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79956                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005807                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35522036                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20800772                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13848390                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22367                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738280                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155672                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682816                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          81889                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6769                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16143952                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626359                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595430                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1160                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207150                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13467180                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256843                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301249                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2738848                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017232                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482005                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662086                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311931                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286446                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995120                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19695360                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.639781                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405939                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4773868                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187717                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7204842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578131                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290655                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3367509     46.74%     46.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533837     21.29%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838747     11.64%     79.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305332      4.24%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261633      3.63%     87.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115821      1.61%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280664      3.90%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77157      1.07%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424142      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7204842                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424142                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22924647                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32971836                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3151                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 214917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.810257                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.810257                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.234176                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.234176                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62354342                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17438638                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18283182                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8102575                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2942365                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2394819                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198556                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1222273                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1142203                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310363                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8779                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2945707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16268564                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2942365                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1452566                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3583023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1065441                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        577705                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1441296                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7969628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4386605     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          315467      3.96%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          255193      3.20%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          615903      7.73%     69.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          162097      2.03%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222232      2.79%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          154954      1.94%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           88230      1.11%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1768947     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7969628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363139                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007826                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3073432                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       565287                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3445708                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22278                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        862917                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       502503                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19492554                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1450                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        862917                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3298584                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101679                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138640                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3238243                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329560                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18800270                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132512                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       106965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26298315                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87768353                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87768353                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16121270                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10177024                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3982                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2408                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           921189                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1768616                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       915126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18818                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       297546                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17755469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3996                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14080377                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29418                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6121577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18848587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          780                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7969628                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896086                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2773469     34.80%     34.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1716076     21.53%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1105225     13.87%     70.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       827103     10.38%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       721319      9.05%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       372424      4.67%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       321689      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63572      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68751      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7969628                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          83355     69.59%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18252     15.24%     84.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18169     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11702561     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196357      1.39%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1571      0.01%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1407979     10.00%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       771909      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14080377                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.737766                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119778                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008507                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36279574                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23881231                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13716554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14200155                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53670                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       700893                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          350                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       230629                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        862917                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57436                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7882                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17759466                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38134                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1768616                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       915126                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2391                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          195                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233307                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13854367                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1316994                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       226006                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2069063                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1952304                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            752069                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709872                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13726079                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13716554                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8917725                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25340784                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.692864                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351912                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9446622                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11610536                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6149130                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201818                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7106711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146653                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2747423     38.66%     38.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1974516     27.78%     66.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       798166     11.23%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       457408      6.44%     84.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       365274      5.14%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       152339      2.14%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179578      2.53%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88851      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       343156      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7106711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9446622                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11610536                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1752217                       # Number of memory references committed
system.switch_cpus1.commit.loads              1067720                       # Number of loads committed
system.switch_cpus1.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1665390                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10464665                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       236676                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       343156                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24523052                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36382922                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2968                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 132947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9446622                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11610536                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9446622                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857722                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857722                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165879                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165879                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62327183                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18948584                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17969185                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3210                       # number of misc regfile writes
system.l20.replacements                          1373                       # number of replacements
system.l20.tagsinuse                     16383.330176                       # Cycle average of tags in use
system.l20.total_refs                          230104                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17757                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.958495                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          910.226794                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.310944                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   702.646944                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14731.145494                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055556                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002399                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.042886                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.899118                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999959                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4099                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4102                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1259                       # number of Writeback hits
system.l20.Writeback_hits::total                 1259                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   23                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4122                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4125                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4122                       # number of overall hits
system.l20.overall_hits::total                   4125                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1330                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1373                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1330                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1373                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1330                       # number of overall misses
system.l20.overall_misses::total                 1373                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5386949                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    132638638                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      138025587                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5386949                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    132638638                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       138025587                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5386949                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    132638638                       # number of overall miss cycles
system.l20.overall_miss_latency::total      138025587                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5429                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5475                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1259                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1259                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               23                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5452                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5498                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5452                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5498                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.244981                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250776                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.243947                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249727                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.934783                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.243947                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249727                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 125277.883721                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99728.299248                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100528.468318                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 125277.883721                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99728.299248                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100528.468318                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 125277.883721                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99728.299248                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100528.468318                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 239                       # number of writebacks
system.l20.writebacks::total                      239                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1330                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1373                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1330                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1373                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1330                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1373                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5064872                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    122639464                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    127704336                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5064872                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    122639464                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    127704336                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5064872                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    122639464                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    127704336                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.244981                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250776                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.243947                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249727                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.934783                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.243947                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249727                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117787.720930                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92210.123308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93011.169701                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117787.720930                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92210.123308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93011.169701                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117787.720930                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92210.123308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93011.169701                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           679                       # number of replacements
system.l21.tagsinuse                     16382.196818                       # Cycle average of tags in use
system.l21.total_refs                          657195                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17059                       # Sample count of references to valid blocks.
system.l21.avg_refs                         38.524826                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2257.569959                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    37.231539                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   326.298416                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13761.096903                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.137791                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002272                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.019916                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.839911                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999890                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4643                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4644                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2704                       # number of Writeback hits
system.l21.Writeback_hits::total                 2704                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4695                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4696                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4695                       # number of overall hits
system.l21.overall_hits::total                   4696                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          637                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  678                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          638                       # number of demand (read+write) misses
system.l21.demand_misses::total                   679                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          638                       # number of overall misses
system.l21.overall_misses::total                  679                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5676909                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     63071398                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       68748307                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        88634                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        88634                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5676909                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     63160032                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        68836941                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5676909                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     63160032                       # number of overall miss cycles
system.l21.overall_miss_latency::total       68836941                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5280                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5322                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2704                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2704                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5333                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5375                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5333                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5375                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120644                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.127396                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.018868                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.119632                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.126326                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976190                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.119632                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.126326                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 138461.195122                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 99013.183673                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 101398.682891                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        88634                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        88634                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 138461.195122                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 98996.915361                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 101379.883652                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 138461.195122                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 98996.915361                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 101379.883652                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 485                       # number of writebacks
system.l21.writebacks::total                      485                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          637                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             678                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          638                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              679                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          638                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             679                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5364633                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     58161812                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     63526445                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        81304                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        81304                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5364633                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     58243116                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     63607749                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5364633                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     58243116                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     63607749                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120644                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.127396                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.119632                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.126326                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976190                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.119632                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.126326                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130844.707317                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91305.827316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 93696.821534                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        81304                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        81304                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 130844.707317                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 91290.150470                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 93678.569956                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 130844.707317                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 91290.150470                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 93678.569956                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               556.853333                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754118                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1776159.783688                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.803003                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.050331                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066992                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825401                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892393                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721597                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721597                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721597                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721597                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721597                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721597                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6809688                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6809688                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6809688                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6809688                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6809688                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6809688                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721653                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721653                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721653                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721653                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721653                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721653                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121601.571429                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121601.571429                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121601.571429                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121601.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121601.571429                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121601.571429                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5593199                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5593199                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5593199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5593199                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5593199                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5593199                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121591.282609                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121591.282609                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121591.282609                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121591.282609                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121591.282609                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121591.282609                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5452                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251012                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5708                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39111.950245                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.042171                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.957829                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785321                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214679                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056543                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056543                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1133                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1133                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494131                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494131                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494131                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494131                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16231                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16231                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16299                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16299                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16299                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16299                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    969774194                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    969774194                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2072531                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2072531                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    971846725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    971846725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    971846725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    971846725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510430                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510430                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510430                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510430                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007831                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007831                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006493                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006493                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006493                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006493                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59748.271456                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59748.271456                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30478.397059                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30478.397059                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 59626.156513                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59626.156513                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 59626.156513                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59626.156513                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1259                       # number of writebacks
system.cpu0.dcache.writebacks::total             1259                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10802                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10847                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10847                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5429                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5429                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5452                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5452                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5452                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    165063618                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    165063618                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       452269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       452269                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    165515887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    165515887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    165515887                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    165515887                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30404.055627                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30404.055627                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19663.869565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19663.869565                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30358.746698                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30358.746698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30358.746698                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30358.746698                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.211095                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086527154                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105672.779070                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.211095                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061236                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820851                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1441238                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1441238                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1441238                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1441238                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1441238                       # number of overall hits
system.cpu1.icache.overall_hits::total        1441238                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7857974                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7857974                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7857974                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7857974                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7857974                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7857974                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1441296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1441296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1441296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1441296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1441296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1441296                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 135482.310345                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 135482.310345                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 135482.310345                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 135482.310345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 135482.310345                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 135482.310345                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5855462                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5855462                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5855462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5855462                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5855462                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5855462                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 139415.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 139415.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 139415.761905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 139415.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 139415.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 139415.761905                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5333                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170711727                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5589                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30544.234568                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.369689                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.630311                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880350                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119650                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1000053                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1000053                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       680746                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        680746                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1833                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1833                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1605                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1605                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1680799                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1680799                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1680799                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1680799                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13269                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13269                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          375                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          375                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13644                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13644                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13644                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13644                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    490147037                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    490147037                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27198416                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27198416                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    517345453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    517345453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    517345453                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    517345453                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1013322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1013322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       681121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       681121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1833                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1605                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1605                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1694443                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1694443                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1694443                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1694443                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013095                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013095                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000551                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000551                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008052                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008052                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008052                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008052                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36939.259703                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36939.259703                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72529.109333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72529.109333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37917.432791                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37917.432791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37917.432791                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37917.432791                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       102457                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 51228.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2704                       # number of writebacks
system.cpu1.dcache.writebacks::total             2704                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7989                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7989                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          322                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          322                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8311                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8311                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8311                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8311                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5280                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5280                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5333                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5333                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5333                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    103564075                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    103564075                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1222200                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1222200                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    104786275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    104786275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    104786275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    104786275                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005211                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19614.408144                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19614.408144                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23060.377358                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23060.377358                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19648.654603                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19648.654603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19648.654603                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19648.654603                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
