CLK = 0
bus.wrbus = highZ
bus.mar_out = highZ
intr1.imr1 = true
intr1.imr0 = true
intr1.imr3 = true
intr1.imr2 = true
bus.abus = highZ
exec4.grt = true
bus.notemar = true
mem_oper.select_not = true
fetch1.ir19 = true
fetch1.ir14 = true
fetch1.ir13 = true
fetch1.ir12 = true
fetch1.ir11 = true
fetch1.ir18 = true
fetch1.ir17 = true
fetch1.ir16 = true
fetch1.ir15 = true
fetch1.ir20 = true
fetch1.ir21 = true
exec4.grteu = true
fetch1.ir10 = true
exec3.NOT45 = true
exec3.NOT46 = true
mem_uprav.NOT13 = true
exec3.NOT40 = true
exec3.NOT43 = true
exec3.NOT44 = true
exec3.NOT41 = true
exec3.NOT42 = true
fetch2.g1 = true
fetch3.gropr = true
exec3.NOT38 = true
exec3.NOT39 = true
exec3.NOT34 = true
exec3.NOT35 = true
exec3.NOT36 = true
exec3.NOT37 = true
exec3.NOT30 = true
exec3.NOT31 = true
exec3.NOT32 = true
exec3.NOT33 = true
bus.notfcbus = true
fetch1.ir8 = true
fetch1.ir9 = true
fetch1.ir2 = true
fetch1.ir3 = true
fetch1.ir0 = true
fetch1.ir1 = true
fetch1.ir6 = true
fetch1.ir7 = true
fetch1.ir4 = true
fetch1.ir5 = true
bus.onerdbus = highZ
addr.sp = 4096
exec2.NOT17 = true
exec2.NOT18 = true
exec2.NOT19 = true
exec2.NOT14 = true
exec2.NOT15 = true
exec2.NOT16 = true
exec2.NOT22 = true
exec2.NOT23 = true
exec2.NOT20 = true
exec2.NOT21 = true
exec2.NOT26 = true
exec2.NOT27 = true
exec2.NOT24 = true
exec2.NOT25 = true
exec2.NOT28 = true
exec2.NOT29 = true
mem_uprav.time = 4
mem_uprav.cmp_les = true
exec4.brpom = true
mem_oper.notrdbus = true
uprav.NOT10 = true
uprav.NOT11 = true
uprav.kmadr = 65
mem_oper.mem_out = highZ
fetch2.imm = true
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
exec4.novf = true
exec4.neql = true
intr3.uext = 8
exec3.z_and = true
intr1.NOT12 = true
intr2.cmp_eql = true
exec4.mx7 = true
exec4.grte = true
exec4.grtu = true
uprav.NOT4 = true
uprav.NOT2 = true
uprav.NOT7 = true
uprav.NOT8 = true
uprav.NOT6 = true
uprav.NOT9 = true
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 256
exec2.start = true
intr1.imr = 15
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 256
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
fetch1.ir25 = true
fetch1.ir24 = true
fetch1.ir23 = true
fetch1.ir22 = true
fetch1.ir29 = true
fetch1.ir28 = true
fetch1.ir27 = true
fetch1.ir26 = true
bus.notrdbus = highZ
fetch1.ir30 = true
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
exec4.nneg = true
uprav.val0 = true
uprav.t = true
fetch1.ir_bool = true
intr1.imr_bool = true
--------------------------------
CLK = 1
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 2
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 256
bus.mx1 = 257
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 257
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 3
bus.wrbus = highZ
bus.mar_out = 256
bus.abus = 256
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
bus.onerdbus = true
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
bus.abus8 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 4
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 5
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 6
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 7
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_oper.fcbus_one = true
mem_uprav.fcmem = true
--------------------------------
CLK = 8
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
bus.abus8 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 9
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 10
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 11
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 12
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 13
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4097
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4097
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 14
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4097
bus.mx1 = 257
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 15
bus.mar_out = 4097
bus.abus = 4097
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = true
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 16
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 17
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 18
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 19
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 20
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 21
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4098
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4098
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 22
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4098
bus.mx2 = 0
bus.mx1 = 257
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 23
bus.mar_out = 4098
bus.abus = 4098
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 24
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 25
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 26
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 27
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 28
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 29
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4099
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4099
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 30
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4099
bus.mx1 = 257
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 31
bus.mar_out = 4099
bus.abus = 4099
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 32
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 33
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 34
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 35
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 36
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 37
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4100
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4100
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 38
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4100
bus.mx2 = 0
bus.mx1 = 257
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 39
bus.mar_out = 4100
bus.abus = 4100
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus2 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 40
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 41
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 42
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 43
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 44
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 45
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 46
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 47
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 48
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 257
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 49
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 50
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 51
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 52
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 53
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 54
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 55
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 56
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 57
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 58
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 59
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 60
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 61
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 62
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 63
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 64
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 65
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 66
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 67
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 68
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 69
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 70
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 71
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 72
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 73
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 74
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 75
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 76
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4101
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4101
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 77
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4101
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 78
bus.mar_out = 4101
bus.abus = 4101
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus2 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 79
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 80
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 81
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 82
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 83
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus2 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 84
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4102
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4102
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 85
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4102
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 86
bus.mar_out = 4102
bus.abus = 4102
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus2 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 87
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 88
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 89
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 90
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 91
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus2 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 92
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4103
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4103
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 93
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4103
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 94
bus.mar_out = 4103
bus.abus = 4103
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 95
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 96
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 97
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 98
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 99
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 100
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4104
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4104
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 101
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4104
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 102
bus.mar_out = 4104
bus.abus = 4104
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus3 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 103
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 104
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 105
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 106
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 107
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus3 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 108
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 109
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 110
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 111
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 112
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 113
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 114
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 115
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 116
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 117
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 118
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 119
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 120
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 121
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 122
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 123
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 124
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 125
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 126
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 127
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 128
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 129
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 130
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 131
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 132
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 133
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 134
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 135
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 136
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 137
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 138
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 139
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4105
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4105
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 140
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4105
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 141
bus.mar_out = 4105
bus.abus = 4105
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus3 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 142
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 143
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 144
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 145
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 146
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus3 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 147
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4106
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4106
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 148
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4106
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 149
bus.mar_out = 4106
bus.abus = 4106
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus3 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 150
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 151
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 152
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 153
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 154
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus3 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 155
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4107
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4107
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 156
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4107
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 157
bus.mar_out = 4107
bus.abus = 4107
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus3 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 158
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 159
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 160
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 161
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 162
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus3 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 163
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4108
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4108
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 164
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4108
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 165
bus.mar_out = 4108
bus.abus = 4108
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus3 = true
bus.abus2 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 166
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 167
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 168
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 169
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 170
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus3 = false
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 171
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 172
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 173
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 174
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 175
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 176
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 177
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 178
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 179
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 180
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 181
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 182
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 183
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 184
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 185
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 186
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 187
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 188
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 189
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 190
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 191
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 192
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 193
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 194
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 195
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 196
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 197
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 198
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 199
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 200
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 201
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 202
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4109
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4109
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 203
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4109
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 204
bus.mar_out = 4109
bus.abus = 4109
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus3 = true
bus.abus2 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 205
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 206
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 207
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 208
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 209
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus3 = false
bus.abus2 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 210
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4110
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4110
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 211
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4110
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 212
bus.mar_out = 4110
bus.abus = 4110
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 213
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 214
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 215
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 216
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 217
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 218
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4111
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4111
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 219
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4111
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 220
bus.mar_out = 4111
bus.abus = 4111
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 221
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 222
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 223
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 224
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 225
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 226
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4112
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4112
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 227
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4112
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 228
bus.mar_out = 4112
bus.abus = 4112
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 229
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 230
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 231
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 232
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 233
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 234
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 235
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 236
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 237
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 238
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 239
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 240
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 241
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 242
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 243
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 244
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 245
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 246
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 247
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 248
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 249
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 250
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 251
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 252
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 253
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 254
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 255
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 256
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 257
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 258
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 259
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 260
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 261
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 262
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 263
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 264
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 265
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4113
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4113
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 266
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4113
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 267
bus.mar_out = 4113
bus.abus = 4113
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 268
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 269
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 270
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 271
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 272
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 273
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4114
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4114
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 274
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4114
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 275
bus.mar_out = 4114
bus.abus = 4114
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 276
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 277
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 278
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 279
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 280
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 281
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4115
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4115
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 282
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4115
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 283
bus.mar_out = 4115
bus.abus = 4115
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 284
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 285
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 286
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 287
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 288
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 289
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4116
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4116
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 290
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4116
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 291
bus.mar_out = 4116
bus.abus = 4116
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
bus.abus2 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 292
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 293
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 294
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 295
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 296
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 297
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 298
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 299
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 300
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 301
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 302
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 303
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 304
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 305
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 306
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 307
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 308
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 309
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 310
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 311
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 312
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 313
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 314
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 315
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 316
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 317
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 318
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 319
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 320
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 321
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 322
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 323
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 324
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 325
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 326
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 327
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 328
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4117
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4117
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 329
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4117
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 330
bus.mar_out = 4117
bus.abus = 4117
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus2 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 331
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 332
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 333
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 334
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 335
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus2 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 336
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4118
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4118
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 337
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4118
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 338
bus.mar_out = 4118
bus.abus = 4118
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus2 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 339
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 340
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 341
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 342
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 343
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus2 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 344
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4119
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4119
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 345
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4119
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 346
bus.mar_out = 4119
bus.abus = 4119
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 347
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 348
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 349
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 350
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 351
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 352
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4120
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4120
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 353
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4120
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 354
bus.mar_out = 4120
bus.abus = 4120
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
bus.abus3 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 355
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 356
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 357
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 358
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 359
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
bus.abus3 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 360
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 361
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 362
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 363
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 364
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 365
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 366
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 367
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 368
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 369
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 370
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 371
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 372
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 373
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 374
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 375
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 376
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 377
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 378
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 379
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 380
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 381
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 382
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 383
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 384
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 385
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 386
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 387
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 388
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 389
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 390
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 391
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4121
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4121
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 392
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4121
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 393
bus.mar_out = 4121
bus.abus = 4121
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 394
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 395
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 396
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 397
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 398
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 399
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4122
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4122
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 400
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4122
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 401
bus.mar_out = 4122
bus.abus = 4122
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus3 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 402
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 403
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 404
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 405
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 406
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus3 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 407
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4123
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4123
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 408
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4123
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 409
bus.mar_out = 4123
bus.abus = 4123
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 410
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 411
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 412
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 413
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 414
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 415
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4124
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4124
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 416
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4124
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 417
bus.mar_out = 4124
bus.abus = 4124
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
uprav.tD0 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 418
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 419
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 420
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 421
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 422
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 423
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 424
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 425
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 426
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 427
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 428
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 429
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 430
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 431
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 432
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 433
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 434
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 435
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 436
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 437
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 438
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 439
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 440
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 441
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 442
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 443
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 444
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 445
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 446
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 447
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 448
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 449
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 450
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 451
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 452
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 453
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 454
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4125
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4125
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 455
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4125
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 456
bus.mar_out = 4125
bus.abus = 4125
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 457
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 458
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 459
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 460
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 461
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 462
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4126
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4126
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 463
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4126
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 464
bus.mar_out = 4126
bus.abus = 4126
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 465
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 466
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 467
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 468
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 469
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 470
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4127
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4127
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 471
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4127
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 472
bus.mar_out = 4127
bus.abus = 4127
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 473
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 474
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 475
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 476
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 477
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 478
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4128
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4128
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 479
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4128
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 480
bus.mar_out = 4128
bus.abus = 4128
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 481
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 482
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 483
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 484
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 485
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 486
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 487
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 488
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 489
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 490
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 491
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 492
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 493
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 494
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 495
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 496
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 497
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 498
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 499
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 500
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 501
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 502
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 503
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 504
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 505
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 506
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 507
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 508
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 509
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 510
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 511
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 512
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 513
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 514
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 515
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 516
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 517
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4129
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4129
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 518
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4129
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 519
bus.mar_out = 4129
bus.abus = 4129
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 520
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 521
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 522
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 523
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 524
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 525
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4130
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4130
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 526
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4130
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 527
bus.mar_out = 4130
bus.abus = 4130
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 528
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 529
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 530
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 531
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 532
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 533
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4131
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4131
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 534
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4131
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 535
bus.mar_out = 4131
bus.abus = 4131
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 536
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 537
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 538
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 539
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 540
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 541
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4132
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4132
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 542
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4132
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 543
bus.mar_out = 4132
bus.abus = 4132
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus2 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 544
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 545
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 546
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 547
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 548
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 549
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 550
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 551
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 552
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 553
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 554
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 555
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 556
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 557
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 558
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 559
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 560
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 561
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 562
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 563
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 564
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 565
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 566
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 567
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 568
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 569
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 570
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 571
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 572
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 573
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 574
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 575
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 576
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 577
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 578
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 579
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 580
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4133
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4133
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 581
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4133
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 582
bus.mar_out = 4133
bus.abus = 4133
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus2 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 583
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 584
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 585
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 586
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 587
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus2 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 588
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4134
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4134
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 589
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4134
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 590
bus.mar_out = 4134
bus.abus = 4134
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus2 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 591
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 592
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 593
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 594
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 595
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus2 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 596
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4135
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4135
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 597
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4135
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 598
bus.mar_out = 4135
bus.abus = 4135
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 599
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 600
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 601
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 602
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 603
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 604
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4136
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4136
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 605
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4136
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 606
bus.mar_out = 4136
bus.abus = 4136
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus3 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 607
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 608
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 609
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 610
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 611
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus3 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 612
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 613
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 614
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 615
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 616
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 617
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 618
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 619
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 620
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 621
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 622
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 623
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 624
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 625
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 626
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 627
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 628
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 629
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 630
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 631
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 632
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 633
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 634
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 635
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 636
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 637
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 638
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 639
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 640
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 641
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 642
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 643
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4137
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4137
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 644
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4137
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 645
bus.mar_out = 4137
bus.abus = 4137
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus3 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 646
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 647
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 648
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 649
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 650
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus3 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 651
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4138
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4138
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 652
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4138
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 653
bus.mar_out = 4138
bus.abus = 4138
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus3 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 654
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 655
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 656
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 657
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 658
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus3 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 659
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4139
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4139
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 660
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4139
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 661
bus.mar_out = 4139
bus.abus = 4139
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus3 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 662
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 663
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 664
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 665
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 666
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus3 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 667
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4140
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4140
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 668
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4140
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 669
bus.mar_out = 4140
bus.abus = 4140
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus3 = true
bus.abus2 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 670
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 671
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 672
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 673
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 674
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus3 = false
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 675
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 676
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 677
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 678
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 679
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 680
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 681
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 682
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 683
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 684
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 685
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 686
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 687
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 688
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 689
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 690
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 691
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 692
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 693
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 694
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 695
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 696
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 697
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 698
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 699
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 700
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 701
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 702
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 703
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 704
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 705
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 706
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4141
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4141
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 707
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4141
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 708
bus.mar_out = 4141
bus.abus = 4141
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus3 = true
bus.abus2 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 709
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 710
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 711
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 712
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 713
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus3 = false
bus.abus2 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 714
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4142
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4142
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 715
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4142
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 716
bus.mar_out = 4142
bus.abus = 4142
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 717
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 718
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 719
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 720
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 721
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 722
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4143
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4143
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 723
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4143
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 724
bus.mar_out = 4143
bus.abus = 4143
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 725
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 726
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 727
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 728
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 729
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 730
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4144
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4144
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 731
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4144
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 732
bus.mar_out = 4144
bus.abus = 4144
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 733
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 734
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 735
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 736
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 737
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 738
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 739
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 740
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 741
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 742
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 743
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 744
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 745
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 746
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 747
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 748
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 749
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 750
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 751
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 752
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 753
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 754
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 755
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 756
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 757
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 758
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 759
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 760
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 761
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 762
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 763
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 764
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 765
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 766
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 767
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 768
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 769
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4145
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4145
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 770
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4145
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 771
bus.mar_out = 4145
bus.abus = 4145
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 772
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 773
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 774
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 775
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 776
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 777
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4146
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4146
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 778
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4146
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 779
bus.mar_out = 4146
bus.abus = 4146
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 780
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 781
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 782
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 783
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 784
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 785
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4147
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4147
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 786
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4147
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 787
bus.mar_out = 4147
bus.abus = 4147
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 788
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 789
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 790
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 791
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 792
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 793
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4148
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4148
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 794
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4148
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 795
bus.mar_out = 4148
bus.abus = 4148
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
bus.abus2 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 796
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 797
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 798
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 799
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 800
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 801
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 802
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 803
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 804
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 805
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 806
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 807
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 808
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 809
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 810
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 811
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 812
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 813
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 814
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 815
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 816
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 817
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 818
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 819
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 820
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 821
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 822
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 823
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 824
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 825
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 826
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 827
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 828
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 829
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 830
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 831
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 832
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4149
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4149
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 833
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4149
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 834
bus.mar_out = 4149
bus.abus = 4149
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus2 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 835
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 836
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 837
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 838
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 839
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus2 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 840
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4150
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4150
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 841
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4150
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 842
bus.mar_out = 4150
bus.abus = 4150
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus2 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 843
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 844
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 845
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 846
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 847
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus2 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 848
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4151
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4151
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 849
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4151
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 850
bus.mar_out = 4151
bus.abus = 4151
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 851
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 852
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 853
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 854
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 855
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 856
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4152
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4152
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 857
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4152
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 858
bus.mar_out = 4152
bus.abus = 4152
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
bus.abus3 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 859
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 860
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 861
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 862
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 863
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
bus.abus3 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 864
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 865
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 866
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 867
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 868
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 869
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 870
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 871
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 872
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 873
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 874
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 875
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 876
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 877
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 878
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 879
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 880
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 881
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 882
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 883
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 884
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 885
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 886
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 887
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 888
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 889
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 890
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 891
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 892
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 893
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 894
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 895
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4153
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4153
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 896
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4153
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 897
bus.mar_out = 4153
bus.abus = 4153
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 898
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 899
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 900
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 901
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 902
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 903
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4154
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4154
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 904
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4154
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 905
bus.mar_out = 4154
bus.abus = 4154
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus3 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 906
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 907
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 908
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 909
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 910
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus3 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 911
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4155
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4155
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 912
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4155
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 913
bus.mar_out = 4155
bus.abus = 4155
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 914
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 915
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 916
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 917
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 918
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 919
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4156
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4156
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 920
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4156
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 921
bus.mar_out = 4156
bus.abus = 4156
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
uprav.tD0 = true
bus.abus5 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 922
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 923
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 924
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 925
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 926
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
uprav.tD1 = true
uprav.tD0 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 927
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 928
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 929
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 930
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 931
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 932
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 933
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 934
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 935
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 936
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 937
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 224
bus.onerdbus = highZ
uprav.lddwh = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE0 = true
uprav.tDF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt5 = true
uprav.cnt4 = false
uprav.cnt3 = false
bus.onewrbus = highZ
bus.mar = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valE0 = true
--------------------------------
CLK = 938
bus.wrbus = highZ
bus.mar_out = 1
bus.abus = 1
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 225
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 225
uprav.kmbr = 225
uprav.brcnd = true
uprav.tE1 = true
uprav.tE0 = false
bus.abus0 = true
bus.abus_bool = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valE0 = false
uprav.valE1 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 939
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 940
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 941
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 942
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 943
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 226
bus.onerdbus = highZ
uprav.lddwl = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 224
bus.rdbus = highZ
uprav.kmbr = 224
uprav.tE2 = true
uprav.tE1 = false
bus.abus0 = false
bus.mdrin = false
bus.abus_bool = false
uprav.cnt1 = true
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valE1 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 944
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = true
uprav.cnt_bool = true
uprav.cnt = 227
bus.onerdbus = highZ
uprav.lddwl = false
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.tE2 = false
uprav.tE3 = true
exec2.pswt_r = true
uprav.cnt0 = true
uprav.clpswt = true
uprav.clpswi = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = true
--------------------------------
CLK = 945
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
exec2.pswi_r = false
uprav.cnt_bool = false
uprav.cnt = 0
bus.onerdbus = highZ
uprav.cnt_or = false
fetch1.pc7_0 = 0
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.t0 = true
uprav.brnotstart = true
uprav.tE3 = false
exec2.pswt_r = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt6 = false
uprav.cnt5 = false
uprav.cnt7 = false
uprav.clpswt = false
uprav.clpswi = false
bus.onewrbus = highZ
uprav.val50 = true
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.ldpc = false
fetch1.pc = 0
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.t = true
uprav.bruncnd = false
--------------------------------
CLK = 946
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t1 = true
uprav.t0 = false
uprav.brnotstart = false
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.val50 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = false
uprav.t = false
uprav.incpc = true
--------------------------------
CLK = 947
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 2
bus.onerdbus = highZ
fetch1.pc7_0 = 1
mem_oper.mem_out = highZ
uprav.mp = 2
bus.rdbus = highZ
uprav.kmbr = 2
uprav.t1 = false
uprav.t2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
fetch1.pc = 1
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.val2 = true
uprav.incpc = false
--------------------------------
CLK = 948
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = true
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 3
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 3
uprav.kmbr = 3
uprav.t2 = false
uprav.t3 = true
uprav.brcnd = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.val2 = false
uprav.val3 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 949
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 950
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 951
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 952
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 953
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
uprav.ldir0 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 4
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
uprav.mp = 80
bus.rdbus = highZ
uprav.kmbr = 80
uprav.t4 = true
uprav.t3 = false
bus.mdrin = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.val3 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 954
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldir0 = false
uprav.cnt = 5
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mp = 7
bus.rdbus = highZ
uprav.kmbr = 7
uprav.t4 = false
uprav.t5 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.brnotgropr = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = true
--------------------------------
CLK = 955
uprav.stprcod = true
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = false
uprav.cnt = 6
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 192
bus.rdbus = highZ
uprav.kmbr = 192
uprav.t6 = true
uprav.t5 = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.brnotgropr = false
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val7 = false
uprav.bruncnd = true
--------------------------------
CLK = 956
uprav.stprcod = false
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = true
bus.abus = highZ
intr1.prekid = true
uprav.cnt = 192
bus.onerdbus = highZ
uprav.brnotprekid = true
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 0
bus.rdbus = highZ
uprav.kmbr = 0
uprav.t6 = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt6 = true
uprav.cnt7 = true
uprav.NOT8 = false
uprav.NOT6 = false
bus.onewrbus = highZ
uprav.tC0 = true
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC0 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.val0 = true
uprav.bruncnd = false
--------------------------------
CLK = 957
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 193
bus.onerdbus = highZ
uprav.brnotprekid = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC1 = true
uprav.cnt0 = true
bus.onewrbus = highZ
uprav.tC0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
uprav.val0 = false
--------------------------------
CLK = 958
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
bus.ldmdr = true
uprav.cnt = 194
bus.onerdbus = highZ
addr.sp = 4157
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC1 = false
uprav.tC2 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4157
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 959
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
bus.ldmdr = false
uprav.cnt = 195
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 195
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 195
uprav.tC2 = false
uprav.tC3 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4157
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC3 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 960
bus.mar_out = 4157
bus.abus = 4157
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 196
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 196
bus.rdbus = highZ
uprav.kmbr = 196
uprav.brcnd = true
uprav.tC3 = false
uprav.tC4 = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
bus.abus5 = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valC4 = true
mem_oper.fcbus = highZ
uprav.valC3 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 961
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 962
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 963
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 964
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 965
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 197
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC4 = false
uprav.tC5 = true
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
bus.abus5 = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC4 = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 966
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 198
bus.onerdbus = highZ
addr.sp = 4158
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC5 = false
uprav.tC6 = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4158
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 967
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 199
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 199
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 199
uprav.tC6 = false
uprav.tC7 = true
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4158
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valC7 = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 968
bus.mar_out = 4158
bus.abus = 4158
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 200
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 200
bus.rdbus = highZ
uprav.kmbr = 200
uprav.brcnd = true
uprav.tC7 = false
uprav.tC8 = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
bus.abus5 = true
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt3 = true
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
uprav.valC7 = false
mem_oper.fcbus = highZ
uprav.valC8 = true
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 969
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 970
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 971
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 972
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 973
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 201
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
uprav.tC9 = true
uprav.tC8 = false
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
bus.abus5 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.valC8 = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 974
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr1 = true
bus.ldmdr = true
uprav.cnt = 202
bus.onerdbus = highZ
addr.sp = 4159
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tC9 = false
uprav.tCA = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx1 = 4159
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 975
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr1 = false
bus.ldmdr = false
addr.mdr_to_gprar = 0
uprav.cnt = 203
bus.onerdbus = highZ
exec2.NOT16 = true
bus.mdr0 = false
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 203
bus.mdr = 0
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 203
uprav.tCB = true
uprav.tCA = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4159
bus.mx1 = 1
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCB = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
--------------------------------
CLK = 976
bus.mar_out = 4159
bus.abus = 4159
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.brnotfccpu = true
uprav.cnt = 204
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 204
bus.rdbus = highZ
uprav.kmbr = 204
uprav.brcnd = true
bus.abus0 = true
bus.abus4 = true
bus.abus3 = true
bus.abus2 = true
bus.abus1 = true
uprav.tCB = false
bus.abus5 = true
uprav.tCC = true
bus.abus_bool = true
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
uprav.NOT0 = false
bus.abus12 = true
mem_uprav.incmemacc = true
bus.mdr_out = 0
bus.dbus = 0
uprav.emar = true
bus.fcbus = highZ
uprav.valCB = false
uprav.valCC = true
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 977
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 978
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 979
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 980
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 981
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 205
bus.onerdbus = highZ
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.abus0 = false
bus.abus4 = false
bus.abus3 = false
bus.abus2 = false
bus.abus1 = false
uprav.tCD = true
bus.abus5 = false
uprav.tCC = false
bus.abus_bool = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.abus12 = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
uprav.valCC = false
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = true
mem_oper.notwrbus = true
mem_uprav.fcmem = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 982
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = true
bus.abus = highZ
uprav.cnt_bool = false
uprav.ldmdr = true
uprav.mxmdr2 = true
uprav.mxmdr0 = true
bus.ldmdr = true
uprav.cnt = 206
bus.onerdbus = highZ
addr.sp = 4160
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = true
uprav.mxmar0 = true
bus.rdbus = highZ
uprav.tCD = false
uprav.tCE = true
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
bus.mx2 = 1
bus.mx1 = 4160
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.incsp = false
--------------------------------
CLK = 983
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.ldmdr = false
uprav.mxmdr2 = false
uprav.mxmdr0 = false
bus.ldmdr = false
addr.mdr_to_gprar = 1
uprav.cnt = 207
bus.onerdbus = highZ
exec2.NOT16 = false
bus.mdr0 = true
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 207
uprav.ldbr = false
bus.mdr = 1
uprav.mxmar0 = false
bus.rdbus = highZ
uprav.kmbr = 207
uprav.tCF = true
uprav.tCE = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 4160
bus.mx2 = 0
bus.mx1 = 1
bus.mdr_bool = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valCF = true
--------------------------------
CLK = 984
bus.mar_out = 4160
bus.abus = 4160
uprav.wrcpu = true
uprav.cnt_bool = false
mem_oper.notwrbus_not = true
bus.notemar = false
uprav.emdr = true
mem_oper.wrmem = true
uprav.mxbr1 = true
uprav.brnotfccpu = true
uprav.cnt = 208
bus.onerdbus = highZ
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 208
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 208
uprav.brcnd = true
uprav.tD0 = true
bus.abus6 = true
uprav.tCF = false
uprav.cnt2 = false
uprav.cnt1 = false
uprav.cnt0 = false
uprav.cnt4 = true
uprav.cnt3 = false
uprav.NOT0 = false
bus.abus12 = true
bus.mx2 = 1
mem_uprav.incmemacc = true
bus.mdr_out = 1
bus.dbus = 1
uprav.emar = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = false
mem_oper.notwrbus = false
uprav.valCF = false
uprav.valD0 = true
mem_uprav.memacc_or = true
--------------------------------
CLK = 985
mem_uprav.memacc = 1
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 986
mem_uprav.memacc = 2
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 987
mem_uprav.memacc = 3
bus.onerdbus = highZ
mem_oper.mem_out = highZ
bus.rdbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 988
mem_uprav.memacc = 4
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
bus.onerdbus = highZ
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
bus.rdbus = highZ
uprav.brcnd = false
uprav.NOT2 = false
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.notrdbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 989
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = true
bus.abus = highZ
uprav.wrcpu = false
uprav.cnt_bool = true
mem_oper.notwrbus_not = false
bus.notemar = true
mem_uprav.memacc = 0
uprav.emdr = false
mem_uprav.NOT13 = true
mem_oper.wrmem = false
mem_uprav.clmemacc = false
uprav.mxbr1 = false
bus.notfcbus = true
uprav.brnotfccpu = false
uprav.cnt = 209
bus.onerdbus = highZ
uprav.cnt_or = true
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.mem_out = highZ
uprav.mp = 211
uprav.ldbr = false
bus.rdbus = highZ
uprav.kmbr = 211
uprav.brcnd = true
uprav.tD1 = true
uprav.tD0 = false
bus.abus6 = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
uprav.NOT0 = false
bus.abus12 = false
bus.mx2 = 0
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
uprav.brnotprins = true
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_oper.notwrbus = true
mem_uprav.fcmem = false
uprav.valD3 = true
uprav.valD0 = false
mem_uprav.memacc_or = false
--------------------------------
CLK = 990
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brcnd_and15 = false
uprav.brnotprcod = true
bus.abus = highZ
uprav.cnt = 211
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mp = 215
bus.rdbus = highZ
uprav.kmbr = 215
uprav.tD3 = true
uprav.brcnd = false
uprav.tD1 = false
uprav.cnt1 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
uprav.brnotprins = false
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = true
uprav.valD3 = false
--------------------------------
CLK = 991
bus.wrbus = highZ
bus.mar_out = highZ
uprav.brnotprcod = false
bus.abus = highZ
uprav.cnt_bool = false
uprav.clprinm = true
uprav.mxbr1 = true
uprav.clprcod = true
uprav.cnt = 212
bus.onerdbus = highZ
uprav.cnt_or = true
mem_oper.mem_out = highZ
uprav.mp = 220
uprav.ldbr = true
bus.rdbus = highZ
uprav.kmbr = 220
uprav.tD4 = true
uprav.tD3 = false
uprav.cnt2 = true
uprav.cnt1 = false
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valD7 = false
uprav.valDC = true
uprav.bruncnd = true
--------------------------------
CLK = 992
bus.wrbus = highZ
bus.mar_out = highZ
intr1.prcod = false
uprav.ldmar = true
bus.abus = highZ
uprav.clprinm = false
uprav.mxbr1 = false
uprav.clprcod = false
intr1.prekid = false
uprav.cnt = 220
bus.onerdbus = highZ
uprav.cnt_or = false
mem_oper.mem_out = highZ
uprav.mxmar2 = true
uprav.ldbr = false
bus.rdbus = highZ
uprav.tD4 = false
uprav.tDC = true
uprav.cnt3 = true
uprav.NOT8 = true
uprav.NOT6 = true
bus.onewrbus = highZ
uprav.NOT0 = true
bus.mx1 = 0
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.valDC = false
uprav.bruncnd = false
--------------------------------
CLK = 993
bus.wrbus = highZ
bus.mar_out = highZ
uprav.ldmar = false
bus.abus = highZ
uprav.cnt_bool = true
uprav.cnt = 221
bus.onerdbus = highZ
mem_oper.mem_out = highZ
uprav.mxmar2 = false
uprav.mp = 221
bus.rdbus = highZ
uprav.kmbr = 221
uprav.tDD = true
uprav.tDC = false
uprav.cnt0 = true
bus.onewrbus = highZ
bus.mar = 0
bus.mx1 = 1
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
uprav.brhack = true
uprav.valDD = true
--------------------------------
CLK = 994
bus.wrbus = highZ
bus.mar_out = 0
bus.abus = 0
uprav.cnt_bool = false
bus.notemar = false
mem_oper.rdmem = true
uprav.brnotfccpu = true
uprav.cnt = 222
uprav.brcnd_and2 = true
uprav.cnt_or = true
mem_oper.notrdbus = false
mem_oper.notrdbus_not = true
mem_oper.mem_out = highZ
uprav.mp = 222
uprav.kmbr = 222
uprav.brcnd = true
uprav.tDE = true
uprav.tDD = false
uprav.cnt1 = true
uprav.cnt0 = false
bus.onewrbus = highZ
uprav.NOT0 = false
mem_uprav.incmemacc = true
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = true
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.rdcpu = true
mem_oper.fcbus_one = highZ
uprav.brhack = false
uprav.valDE = true
uprav.valDD = false
mem_uprav.memacc_or = true
--------------------------------
CLK = 995
bus.wrbus = highZ
mem_uprav.memacc = 1
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 996
bus.wrbus = highZ
mem_uprav.memacc = 2
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 997
bus.wrbus = highZ
mem_uprav.memacc = 3
mem_oper.mem_out = highZ
bus.onewrbus = highZ
bus.mdr_out = highZ
bus.dbus = highZ
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
mem_oper.fcbus_one = highZ
--------------------------------
CLK = 998
bus.wrbus = highZ
mem_uprav.memacc = 4
bus.ldmdr = true
mem_uprav.NOT13 = false
mem_uprav.clmemacc = true
bus.notfcbus = false
uprav.brcnd_and2 = false
uprav.cnt_or = false
mem_uprav.cmp_les = false
bus.fccpu = true
uprav.brcnd = false
bus.mdrin = true
uprav.NOT2 = false
bus.onewrbus = highZ
uprav.NOT0 = true
mem_uprav.incmemacc = false
bus.mdr_out = highZ
bus.dbus = 0
bus.notwrbus = highZ
mem_uprav.fcmem = true
--------------------------------
CLK = 999
bus.wrbus = highZ
bus.mar_out = highZ
bus.abus = highZ
uprav.cnt_bool = true
bus.notemar = true
mem_uprav.memacc = 0
bus.ldmdr = false
mem_oper.rdmem = false
mem_uprav.NOT13 = true
mem_uprav.clmemacc = false
bus.notfcbus = true
addr.mdr_to_gprar = 0
uprav.brnotfccpu = false
uprav.cnt = 223
bus.onerdbus = highZ
exec2.NOT16 = true
uprav.lddwh = true
bus.mdr0 = false
mem_uprav.cmp_les = true
bus.fccpu = false
mem_oper.notrdbus = true
mem_oper.notrdbus_not = false
mem_oper.mem_out = highZ
bus.mdr = 0
bus.rdbus = highZ
uprav.tDE = false
uprav.tDF = true
bus.mdrin = false
uprav.cnt0 = true
uprav.NOT2 = true
bus.onewrbus = highZ
bus.mdr_bool = false
bus.mdr_out = highZ
bus.dbus = highZ
uprav.emar = false
bus.notwrbus = highZ
bus.fcbus = highZ
mem_oper.fcbus = highZ
uprav.incmar = true
uprav.rdcpu = false
bus.notrdbus = highZ
mem_oper.fcbus_one = highZ
mem_uprav.fcmem = false
uprav.valDE = false
mem_uprav.memacc_or = false
--------------------------------
