Source Block: oh/elink/dv/elink_e16_model.v@1991:2001@HdlIdDef

   // #########
   // # WIRES
   // #########
   wire     fifo_read;
   wire     emesh_fifo_empty;

   //#########
   //# FIFO
   //#########
   assign fifo_read       = mesh_fifo_read;

Diff Content:
- 1996    wire     emesh_fifo_empty;
+ 1996    assign dstaddr_2712_en  = (rxi_assemble_cnt[2:0] == 3'b001);
+ 1996    assign dstaddr_1100_en  = (rxi_assemble_cnt[2:0] == 3'b010);
+ 1996    assign datamode_en      = (rxi_assemble_cnt[2:0] == 3'b010);
+ 1996    assign write_en         = (rxi_assemble_cnt[2:0] == 3'b010);
+ 1996    assign access_en        = (rxi_assemble_cnt[2:0] == 3'b010);
+ 1996    assign data_3116_en     = (rxi_assemble_cnt[2:0] == 3'b011);
+ 1996    assign data_1500_en     = (rxi_assemble_cnt[2:0] == 3'b100);
+ 1996    assign srcaddr_3116_en  = (rxi_assemble_cnt[2:0] == 3'b101);
+ 1996    assign srcaddr_1500_en  = (rxi_assemble_cnt[2:0] == 3'b110);

Clone Blocks:
