Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: CPU8BIT2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU8BIT2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU8BIT2"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : CPU8BIT2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Home/Desktop/lab9/CPU/CPU8BIT2.vhd" in Library work.
Entity <CPU8BIT2> compiled.
Entity <CPU8BIT2> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CPU8BIT2> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CPU8BIT2> in library <work> (Architecture <Behavioral>).
WARNING:Xst:790 - "C:/Users/Home/Desktop/lab9/CPU/CPU8BIT2.vhd" line 72: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "C:/Users/Home/Desktop/lab9/CPU/CPU8BIT2.vhd" line 75: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:2679 - Register <memory<0>> in unit <CPU8BIT2> has a constant value of 00000101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory<1>> in unit <CPU8BIT2> has a constant value of 00011111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory<2>> in unit <CPU8BIT2> has a constant value of 11000101 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory<3>> in unit <CPU8BIT2> has a constant value of 11000010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory<4>> in unit <CPU8BIT2> has a constant value of 01000011 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <memory<5>> in unit <CPU8BIT2> has a constant value of 10011000 during circuit operation. The register is replaced by logic.
Entity <CPU8BIT2> analyzed. Unit <CPU8BIT2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CPU8BIT2>.
    Related source file is "C:/Users/Home/Desktop/lab9/CPU/CPU8BIT2.vhd".
WARNING:Xst:1781 - Signal <memory<15:6>> is used but never assigned. Tied to default value.
    Found 16x8-bit ROM for signal <indata$mux0000> created at line 70.
    Found 16x8-bit ROM for signal <$varindex0000> created at line 72.
    Found 16x8-bit ROM for signal <$varindex0001> created at line 75.
    Found 5-bit register for signal <adreg>.
    Found 8-bit register for signal <akku>.
    Found 8-bit addsub for signal <akku$addsub0000>.
    Found 5-bit register for signal <pc>.
    Found 5-bit adder for signal <pc$add0000> created at line 71.
    Found 3-bit register for signal <states>.
    Summary:
	inferred   3 ROM(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <CPU8BIT2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 4
 3-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x8-bit ROM                                          : 3
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CPU8BIT2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU8BIT2, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU8BIT2.ngr
Top Level Output File Name         : CPU8BIT2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 114
#      INV                         : 2
#      LUT2                        : 1
#      LUT2_D                      : 2
#      LUT3                        : 24
#      LUT3_D                      : 1
#      LUT4                        : 47
#      LUT4_D                      : 7
#      LUT4_L                      : 13
#      MUXCY                       : 7
#      MUXF5                       : 2
#      XORCY                       : 8
# FlipFlops/Latches                : 21
#      FDC                         : 11
#      FDCE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       50  out of   3584     1%  
 Number of Slice Flip Flops:             21  out of   7168     0%  
 Number of 4 input LUTs:                 97  out of   7168     1%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    141    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_inv(rst_inv1_INV_0:O)          | NONE(adreg_0)          | 21    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.870ns (Maximum Frequency: 112.738MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.544ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.870ns (frequency: 112.738MHz)
  Total number of paths / destination ports: 1033 / 31
-------------------------------------------------------------------------
Delay:               8.870ns (Levels of Logic = 12)
  Source:            states_2 (FF)
  Destination:       akku_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: states_2 to akku_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             36   0.626   1.890  states_2 (states_2)
     LUT3:I0->O           17   0.479   1.166  states_mux0001<0>11 (pc_not0001_inv)
     LUT4:I3->O            4   0.479   0.838  Mrom_indata_mux000011 (Mrom_indata_mux0000)
     LUT3:I2->O            1   0.479   0.000  Maddsub_akku_addsub0000_lut<0> (Maddsub_akku_addsub0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Maddsub_akku_addsub0000_cy<0> (Maddsub_akku_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_akku_addsub0000_cy<1> (Maddsub_akku_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_akku_addsub0000_cy<2> (Maddsub_akku_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_akku_addsub0000_cy<3> (Maddsub_akku_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_akku_addsub0000_cy<4> (Maddsub_akku_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Maddsub_akku_addsub0000_cy<5> (Maddsub_akku_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Maddsub_akku_addsub0000_cy<6> (Maddsub_akku_addsub0000_cy<6>)
     XORCY:CI->O           1   0.786   0.704  Maddsub_akku_addsub0000_xor<7> (akku_addsub0000<7>)
     LUT4:I3->O            1   0.479   0.000  akku_mux0000<7>93 (akku_mux0000<7>)
     FDC:D                     0.176          akku_7
    ----------------------------------------
    Total                      8.870ns (4.272ns logic, 4.598ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              6.544ns (Levels of Logic = 1)
  Source:            adreg_0 (FF)
  Destination:       adress<0> (PAD)
  Source Clock:      clk rising

  Data Path: adreg_0 to adress<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.626   1.009  adreg_0 (adreg_0)
     OBUF:I->O                 4.909          adress_0_OBUF (adress<0>)
    ----------------------------------------
    Total                      6.544ns (5.535ns logic, 1.009ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.33 secs
 
--> 

Total memory usage is 226040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    9 (   0 filtered)

