{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520079572412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520079572416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 03 13:19:32 2018 " "Processing started: Sat Mar 03 13:19:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520079572416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079572416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hdmi_top -c hdmi_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off hdmi_top -c hdmi_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079572416 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520079574144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520079574144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file video_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_controller-video_controller_arch " "Found design unit 1: video_controller-video_controller_arch" {  } { { "video_controller.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/video_controller.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594244 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/video_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594244 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" av_hdmi_controller.vhd(186) " "VHDL syntax error at av_hdmi_controller.vhd(186) near text \"when\";  expecting \";\"" {  } { { "av_hdmi_controller.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd" 186 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594271 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" av_hdmi_controller.vhd(192) " "VHDL syntax error at av_hdmi_controller.vhd(192) near text \"when\";  expecting \";\"" {  } { { "av_hdmi_controller.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd" 192 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594271 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" av_hdmi_controller.vhd(195) " "VHDL syntax error at av_hdmi_controller.vhd(195) near text \"when\";  expecting \";\"" {  } { { "av_hdmi_controller.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/av_hdmi_controller.vhd" 195 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "av_hdmi_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file av_hdmi_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/hdmi_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/hdmi_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_top_tb-hdmi_top_tb_arch " "Found design unit 1: hdmi_top_tb-hdmi_top_tb_arch" {  } { { "simulation/modelsim/hdmi_top_tb.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594290 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top_tb " "Found entity 1: hdmi_top_tb" {  } { { "simulation/modelsim/hdmi_top_tb.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/simulation/modelsim/hdmi_top_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdmi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hdmi_top-hdmi_top_arch " "Found design unit 1: hdmi_top-hdmi_top_arch" {  } { { "hdmi_top.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594304 ""} { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top " "Found entity 1: hdmi_top" {  } { { "hdmi_top.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/hdmi_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-encoder_arch " "Found design unit 1: encoder-encoder_arch" {  } { { "encoder.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594324 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "D:/intelFPGA_lite/17.0/test_hdmi/encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520079594324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594324 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520079594711 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 03 13:19:54 2018 " "Processing ended: Sat Mar 03 13:19:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520079594711 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520079594711 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520079594711 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520079594711 ""}
