0.7
2020.2
Nov 14 2025
19:37:27
C:/Users/exspe/Acads/ECE-YourCupOfChai/FPGA/TX/crc32_4bit.v,1766236280,verilog,,C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_4/project_4.srcs/sources_1/new/CRC32_4bit_tb.v,,crc32_4bit,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,,,,,,,
C:/Users/exspe/Acads/ECE_YourCupOfChai/PROJECTS/imageProcessing/project_4/project_4.srcs/sources_1/new/CRC32_4bit_tb.v,1766671782,verilog,,,,CRC32_4bit_tb,,,../../../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
