// Seed: 727918937
module module_0 (
    input wor id_0
    , id_13,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    input uwire id_11
    , id_14
);
  assign id_1 = id_3;
  uwire id_15 = 1'b0 != id_13;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri id_3
    , id_12,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    output tri1 id_7,
    output supply1 id_8,
    output wor id_9,
    output uwire id_10
);
  assign id_12 = 1;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_4,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_10,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.type_19 = 0;
  wire id_13;
endmodule
