m255
K4
z2
!s11f vlog 2020.1_3 2020.04, Apr 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/20.2/modelsim_ase/win32aloem
vadc_ctrl
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 DXx4 work 12 rfsoc_config 0 22 hHh=SmMKoL<3FbPIL<hm>2
DXx4 work 16 adc_ctrl_sv_unit 0 22 1;?CKNQRRo1^HTL:DNNN:3
Z2 !s110 1608320330
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 5;Q=b5MgfliLjl;6kCON60
INdY4P7mbL`ehO>]cUCe9b1
!s105 adc_ctrl_sv_unit
S1
Z4 dD:/repos/RFSoC_Controller_V2/modelsim_project
Z5 w1602648467
Z6 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv
Z7 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv
!i122 172
L0 8 221
Z8 OV;L;2020.1_3;71
31
Z9 !s108 1608320330.000000
Z10 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv|
Z11 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_ctrl.sv|
!i113 1
Z12 o-work work -sv
Z13 tCvgOpt 0
Xadc_ctrl_sv_unit
R0
R1
R2
V1;?CKNQRRo1^HTL:DNNN:3
r1
!s85 0
!i10b 1
!s100 84i9`QmVTiE^7d<U96[:c3
I1;?CKNQRRo1^HTL:DNNN:3
!i103 1
S1
R4
R5
R6
R7
!i122 172
Z14 L0 3 0
R8
31
R9
R10
R11
!i113 1
R12
R13
vadc_driver
R0
R1
DXx4 work 18 adc_driver_sv_unit 0 22 @5?BLGQD8IfobUPcLC3gg2
Z15 !s110 1608580876
R3
r1
!s85 0
!i10b 1
!s100 cC^[HN0FNC9GgH5kCCT`L3
I8mgi?=A0^g1ac]57Tc5JT2
!s105 adc_driver_sv_unit
S1
R4
Z16 w1608580353
Z17 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv
Z18 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv
!i122 197
L0 5 140
R8
31
Z19 !s108 1608580876.000000
Z20 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv|
Z21 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/adc_driver.sv|
!i113 1
R12
R13
Xadc_driver_sv_unit
R0
R1
R15
V@5?BLGQD8IfobUPcLC3gg2
r1
!s85 0
!i10b 1
!s100 _XL3O9oEU077ooeE4G4l@3
I@5?BLGQD8IfobUPcLC3gg2
!i103 1
S1
R4
R16
R17
R18
!i122 197
R14
R8
31
R19
R20
R21
!i113 1
R12
R13
vadc_driver_tb
R0
R1
DXx4 work 21 adc_driver_tb_sv_unit 0 22 2QAc5d3D1<kge>5;N?SWz1
Z22 !s110 1608320332
R3
r1
!s85 0
!i10b 1
!s100 m`klCJWz]Cl2a[Ql8T^MR3
I@zGZ8dRC99<o7eR6FJSHz2
!s105 adc_driver_tb_sv_unit
S1
R4
Z23 w1602538186
Z24 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv
Z25 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv
!i122 189
L0 5 188
R8
31
Z26 !s108 1608320332.000000
Z27 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv|
Z28 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/adc_driver_tb.sv|
!i113 1
R12
R13
Xadc_driver_tb_sv_unit
R0
R1
R22
V2QAc5d3D1<kge>5;N?SWz1
r1
!s85 0
!i10b 1
!s100 lXQzak?Z0U?N8VD<RD[Fl0
I2QAc5d3D1<kge>5;N?SWz1
!i103 1
S1
R4
R23
R24
R25
!i122 189
R14
R8
31
R26
R27
R28
!i113 1
R12
R13
vasync_fifo_tb
R0
R1
Z29 DXx4 work 15 fifo_tb_sv_unit 0 22 RIk5@DRZ4Ik:So=SEoHE<2
Z30 !s110 1608320333
R3
r1
!s85 0
!i10b 1
!s100 F;9d=l0kfz678^k<Nh@6A0
IBDiXRHPm_nFF:YRkUg_V23
Z31 !s105 fifo_tb_sv_unit
S1
R4
Z32 w1601917560
Z33 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv
Z34 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv
!i122 193
L0 134 120
R8
31
Z35 !s108 1608320333.000000
Z36 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv|
Z37 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/fifo_tb.sv|
!i113 1
R12
R13
vaxis_async_fifo
R0
R1
Z38 DXx4 work 21 fifo_wrappers_sv_unit 0 22 ]@hdD5R;V4[Vn7<THhZMh3
Z39 !s110 1608320331
R3
r1
!s85 0
!i10b 1
!s100 ESUY9Pg8KK6zBnk2Tf2W50
IOUfCEYP<zHim]XehV5;z^2
Z40 !s105 fifo_wrappers_sv_unit
S1
R4
Z41 w1602617450
Z42 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv
Z43 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv
!i122 184
L0 110 109
R8
31
Z44 !s108 1608320331.000000
Z45 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv|
Z46 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/fifo_wrappers.sv|
!i113 1
R12
R13
vaxis_async_fifo_def
R0
R2
!i10b 1
!s100 H?[9Tz>ClOH?T3T0JYYoi2
Z47 !s11b Dg1SIo80bB@j0V0VzS_@n1
Izag1GXalV7lSFd1bU8coF2
R3
S1
R4
Z48 w1602613079
Z49 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv
Z50 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv
!i122 175
L0 329 483
R8
r1
!s85 0
31
R9
Z51 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv|
Z52 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_fifos.sv|
!i113 1
R12
R13
vaxis_cpu_readback_tester
R0
R1
Z53 DXx4 work 32 axis_cpu_readback_tester_sv_unit 0 22 V0YB7jWHK5DaG5YF0o18=3
R2
R3
r1
!s85 0
!i10b 1
!s100 aPSD5MV6k_<]]7T5F=akX1
ITGG^d955?V]NbCMBn5dQS1
Z54 !s105 axis_cpu_readback_tester_sv_unit
S1
R4
Z55 w1601939516
Z56 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv
Z57 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv
!i122 174
L0 10 87
R8
31
R9
Z58 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv|
Z59 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_cpu_readback_tester.sv|
!i113 1
R12
R13
Xaxis_cpu_readback_tester_sv_unit
R0
R1
R2
VV0YB7jWHK5DaG5YF0o18=3
r1
!s85 0
!i10b 1
!s100 N@PC[_]1VXQ65d:QYkhX51
IV0YB7jWHK5DaG5YF0o18=3
!i103 1
S1
R4
R55
R56
R57
!i122 174
L0 7 0
R8
31
R9
R58
R59
!i113 1
R12
R13
vaxis_cpu_readback_tester_tb
R0
R1
R53
R2
R3
r1
!s85 0
!i10b 1
!s100 ]@M2fNbC0?2D23bdQMTPX3
I<`W;EKVAAJmVj670L6]h]0
R54
S1
R4
R55
R56
R57
!i122 174
L0 99 69
R8
31
R9
R58
R59
!i113 1
R12
R13
vaxis_fifo
R0
R2
!i10b 1
!s100 R677DdiRP^W3Hb<QOlS0Y2
R47
IgC[[=ePUij?1z@a4]^Of61
R3
S1
R4
R48
R49
R50
!i122 175
L0 27 268
R8
r1
!s85 0
31
R9
R51
R52
!i113 1
R12
R13
vaxis_mux
R0
R1
DXx4 work 16 axis_mux_sv_unit 0 22 D^MLFfe=Tm^N?NXf_6Z7@0
R2
R3
r1
!s85 0
!i10b 1
!s100 A^:Bfm@9ILEP<GcV4g<c71
I^S@Q8n=kH^1^oiO4HYIDE1
!s105 axis_mux_sv_unit
S1
R4
Z60 w1600969616
Z61 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv
Z62 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv
!i122 176
L0 24 48
R8
31
R9
Z63 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv|
Z64 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_mux.sv|
!i113 1
R12
R13
Xaxis_mux_sv_unit
R0
R1
R2
VD^MLFfe=Tm^N?NXf_6Z7@0
r1
!s85 0
!i10b 1
!s100 18?JCB5Ag0JNHEgio^5`z0
ID^MLFfe=Tm^N?NXf_6Z7@0
!i103 1
S1
R4
R60
R61
R62
!i122 176
L0 22 0
R8
31
R9
R63
R64
!i113 1
R12
R13
vaxis_n_mux
R0
R1
DXx4 work 18 axis_n_mux_sv_unit 0 22 I>GKY073LjK1FMX=j`]3_1
R39
R3
r1
!s85 0
!i10b 1
!s100 =4OU<V]4:cQABH[j79Gk02
IR4D4X7E`c6P>Kle4JUL4I3
!s105 axis_n_mux_sv_unit
S1
R4
Z65 w1602648287
Z66 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv
Z67 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv
!i122 177
L0 4 54
R8
31
R44
Z68 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv|
Z69 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_n_mux.sv|
!i113 1
R12
R13
Xaxis_n_mux_sv_unit
R0
R1
R39
VI>GKY073LjK1FMX=j`]3_1
r1
!s85 0
!i10b 1
!s100 E>U>bcA=dfKldT?dUj4J_0
II>GKY073LjK1FMX=j`]3_1
!i103 1
S1
R4
R65
R66
R67
!i122 177
R14
R8
31
R44
R68
R69
!i113 1
R12
R13
vaxis_pl_to_ps
R0
R1
DXx4 work 21 axis_pl_to_ps_sv_unit 0 22 TUj8^0BEm;hE9;_389lnL2
Z70 !s110 1608589236
R3
r1
!s85 0
!i10b 1
!s100 6mI?3e:XZmcBcb8[Yi:am1
I^Y7omj`bmo7X8RdISRIB@1
!s105 axis_pl_to_ps_sv_unit
S1
R4
Z71 w1608589188
Z72 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv
Z73 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv
!i122 207
L0 6 149
R8
31
Z74 !s108 1608589236.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv|
Z75 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_sv_unit
R0
R1
R70
VTUj8^0BEm;hE9;_389lnL2
r1
!s85 0
!i10b 1
!s100 cl7;VZmDNZc96hb<:1kHC2
ITUj8^0BEm;hE9;_389lnL2
!i103 1
S1
R4
R71
R72
R73
!i122 207
R14
R8
31
R74
Z76 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_pl_to_ps.sv|
R75
!i113 1
R12
R13
vaxis_pl_to_ps_tb
R0
R1
DXx4 work 24 axis_pl_to_ps_tb_sv_unit 0 22 NmB@W`9h3Wf2>oj`hYG[]3
R22
R3
r1
!s85 0
!i10b 1
!s100 h6MNQfo4GZVLbNhziLQN>2
IG3LkFUhU@kenEBBbo6n911
!s105 axis_pl_to_ps_tb_sv_unit
S1
R4
Z77 w1601919363
Z78 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv
Z79 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv
!i122 190
L0 8 151
R8
31
R26
Z80 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv|
Z81 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_pl_to_ps_tb.sv|
!i113 1
R12
R13
Xaxis_pl_to_ps_tb_sv_unit
R0
R1
R22
VNmB@W`9h3Wf2>oj`hYG[]3
r1
!s85 0
!i10b 1
!s100 D:GFKoJ_H=IZ02>oWR?n11
INmB@W`9h3Wf2>oj`hYG[]3
!i103 1
S1
R4
R77
R78
R79
!i122 190
R14
R8
31
R26
R80
R81
!i113 1
R12
R13
vaxis_ps_to_pl
R0
R1
DXx4 work 21 axis_ps_to_pl_sv_unit 0 22 L:UGQQ:nTU[5MWDzVV21?3
R39
R3
r1
!s85 0
!i10b 1
!s100 mz=8lLO]7iAI^<]QEeZVG0
Iac?Wzm=kGG9YAoN>gHQPc0
!s105 axis_ps_to_pl_sv_unit
S1
R4
Z82 w1602644224
Z83 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv
Z84 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv
!i122 179
L0 6 101
R8
31
R44
Z85 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv|
Z86 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_ps_to_pl.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_sv_unit
R0
R1
R39
VL:UGQQ:nTU[5MWDzVV21?3
r1
!s85 0
!i10b 1
!s100 XT;7l38?HKhU;W:Cb7fHa3
IL:UGQQ:nTU[5MWDzVV21?3
!i103 1
S1
R4
R82
R83
R84
!i122 179
R14
R8
31
R44
R85
R86
!i113 1
R12
R13
vaxis_ps_to_pl_tb
R0
R1
DXx4 work 24 axis_ps_to_pl_tb_sv_unit 0 22 H`O8^YaKkoFL>9kTz:8OM2
R22
R3
r1
!s85 0
!i10b 1
!s100 Pc6N>3TcSh3<836=2<gFb0
IUd[ijaMk`>b7?:Sm<7_<>1
!s105 axis_ps_to_pl_tb_sv_unit
S1
R4
Z87 w1601485140
Z88 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv
Z89 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv
!i122 191
L0 6 106
R8
31
R26
Z90 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv|
Z91 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/axis_ps_to_pl_tb.sv|
!i113 1
R12
R13
Xaxis_ps_to_pl_tb_sv_unit
R0
R1
R22
VH`O8^YaKkoFL>9kTz:8OM2
r1
!s85 0
!i10b 1
!s100 ROQ@Rka@8>DQQVfHS:n:Q1
IH`O8^YaKkoFL>9kTz:8OM2
!i103 1
S1
R4
R87
R88
R89
!i122 191
R14
R8
31
R26
R90
R91
!i113 1
R12
R13
vaxis_selector
R0
R39
!i10b 1
!s100 P;_3]>iYMQ^<?O1E^I<FL0
R47
I=@5j6H3?<IhJ6d^ZVzRmB3
R3
S1
R4
w1602648324
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv
!i122 180
L0 6 50
R8
r1
!s85 0
31
R44
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/axis_selector.sv|
!i113 1
R12
R13
vaxis_sync_fifo
R0
R1
R38
R39
R3
r1
!s85 0
!i10b 1
!s100 AzeVi:[khFaz^WDB>:`8E0
I;mm6Wb]b88gFoU_c4j[[d0
R40
S1
R4
R41
R42
R43
!i122 184
L0 3 105
R8
31
R44
R45
R46
!i113 1
R12
R13
vchannel_selector
R0
R1
DXx4 work 24 channel_selector_sv_unit 0 22 >a849YCkPnFMnITo2RG:G2
R39
R3
r1
!s85 0
!i10b 1
!s100 aS0[>AD0<Pfa35^1@5S^X0
IDXkSz1=RkKZ310?a40k]81
!s105 channel_selector_sv_unit
S1
R4
Z92 w1601572227
Z93 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv
Z94 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv
!i122 181
L0 8 29
R8
31
R44
Z95 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv|
Z96 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/channel_selector.sv|
!i113 1
R12
R13
Xchannel_selector_sv_unit
R0
R1
R39
V>a849YCkPnFMnITo2RG:G2
r1
!s85 0
!i10b 1
!s100 Vc:8W0>YliW3SJ8d]FLn<0
I>a849YCkPnFMnITo2RG:G2
!i103 1
S1
R4
R92
R93
R94
!i122 181
Z97 L0 1 0
R8
31
R44
R95
R96
!i113 1
R12
R13
vdac_ctrl
R0
R1
DXx4 work 16 dac_ctrl_sv_unit 0 22 jWC7c:9W]iEfOG9b4=z1T2
R39
R3
r1
!s85 0
!i10b 1
!s100 4i9UKDcFmDk5Ml<z;1=6F2
Ibjb=dzZIK?OzbflYA[NZE3
!s105 dac_ctrl_sv_unit
S1
R4
Z98 w1602688039
Z99 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv
Z100 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv
!i122 182
L0 11 296
R8
31
R44
Z101 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv|
Z102 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_ctrl.sv|
!i113 1
R12
R13
Xdac_ctrl_sv_unit
R0
R1
R39
VjWC7c:9W]iEfOG9b4=z1T2
r1
!s85 0
!i10b 1
!s100 YPFbWASUL>DDV8[Fz@XmU0
IjWC7c:9W]iEfOG9b4=z1T2
!i103 1
S1
R4
R98
R99
R100
!i122 182
L0 9 0
R8
31
R44
R101
R102
!i113 1
R12
R13
vdac_driver
R0
R1
DXx4 work 18 dac_driver_sv_unit 0 22 h^gz1X9JSge4G02aaMjE00
R39
R3
r1
!s85 0
!i10b 1
!s100 hH6Cl?7fU;b2cZ`_?AMid2
I8jDgP52ABdDML:RFie]Y62
!s105 dac_driver_sv_unit
S1
R4
Z103 w1602974142
Z104 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv
Z105 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv
!i122 183
L0 4 115
R8
31
R44
Z106 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv|
Z107 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/dac_driver.sv|
!i113 1
R12
R13
Xdac_driver_sv_unit
R0
R1
R39
Vh^gz1X9JSge4G02aaMjE00
r1
!s85 0
!i10b 1
!s100 NNd`E?PF5HXZV>227G[Ue1
Ih^gz1X9JSge4G02aaMjE00
!i103 1
S1
R4
R103
R104
R105
!i122 183
Z108 L0 2 0
R8
31
R44
R106
R107
!i113 1
R12
R13
vdac_driver_tb
R0
R1
DXx4 work 21 dac_driver_tb_sv_unit 0 22 GkDE4R8@aYbHbNoH2]<Wh3
R22
R3
r1
!s85 0
!i10b 1
!s100 Icg[3LAXW3AQAaBclc0Ro3
Igle<[V3KTEZVl0IiG4A_l2
!s105 dac_driver_tb_sv_unit
S1
R4
Z109 w1601918102
Z110 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv
Z111 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv
!i122 192
L0 7 342
R8
31
R26
Z112 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv|
Z113 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/dac_driver_tb.sv|
!i113 1
R12
R13
Xdac_driver_tb_sv_unit
R0
R1
R22
VGkDE4R8@aYbHbNoH2]<Wh3
r1
!s85 0
!i10b 1
!s100 I`V;M9jC;RXXYfC>BG4<Q2
IGkDE4R8@aYbHbNoH2]<Wh3
!i103 1
S1
R4
R109
R110
R111
!i122 192
Z114 L0 4 0
R8
31
R26
R112
R113
!i113 1
R12
R13
Xfifo_tb_sv_unit
R0
R1
R30
VRIk5@DRZ4Ik:So=SEoHE<2
r1
!s85 0
!i10b 1
!s100 aoJ_`;]V8mPgTYeMY:mU00
IRIk5@DRZ4Ik:So=SEoHE<2
!i103 1
S1
R4
R32
R33
R34
!i122 193
R114
R8
31
R35
R36
R37
!i113 1
R12
R13
Xfifo_wrappers_sv_unit
R0
R1
R39
V]@hdD5R;V4[Vn7<THhZMh3
r1
!s85 0
!i10b 1
!s100 _Wd<0CY]NBIlj1XW9`8O60
I]@hdD5R;V4[Vn7<THhZMh3
!i103 1
S1
R4
R41
R42
R43
!i122 184
R97
R8
31
R44
R45
R46
!i113 1
R12
R13
vgpio_fifo
R0
R1
R38
R39
R3
r1
!s85 0
!i10b 1
!s100 W9>Ji^ngV2NR4XVF?682@0
I^i0ZJ=idZn]F^]oWgdY2Y3
R40
S1
R4
R41
R42
R43
!i122 184
L0 222 29
R8
31
R44
R45
R46
!i113 1
R12
R13
Xrfsoc_config
R0
!s110 1608581172
!i10b 1
!s100 ^b4iKab9Aa3oTlWD^;m]62
R47
IhHh=SmMKoL<3FbPIL<hm>2
VhHh=SmMKoL<3FbPIL<hm>2
S1
R4
w1608581033
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv
!i122 199
L0 5 0
R8
r1
!s85 0
31
!s108 1608581172.000000
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_config.sv|
!i113 1
R12
R13
vrfsoc_pl_ctrl
R0
R1
DXx4 work 21 rfsoc_pl_ctrl_sv_unit 0 22 EY?5eEWkVcNj]X62H2A3E1
R22
R3
r1
!s85 0
!i10b 1
!s100 [7QdfD_YOYV3:06U>=NG]1
I:?Jb`Qa2Xo[3OjRaBmTdh0
!s105 rfsoc_pl_ctrl_sv_unit
S1
R4
Z115 w1602648247
Z116 8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv
Z117 FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv
!i122 186
L0 4 503
R8
31
R26
Z118 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv|
Z119 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_sv_unit
R0
R1
R22
VEY?5eEWkVcNj]X62H2A3E1
r1
!s85 0
!i10b 1
!s100 nD?WUB<7UUk0fn<j3nYah2
IEY?5eEWkVcNj]X62H2A3E1
!i103 1
S1
R4
R115
R116
R117
!i122 186
R108
R8
31
R26
R118
R119
!i113 1
R12
R13
vrfsoc_pl_ctrl_tb
R0
R1
DXx4 work 24 rfsoc_pl_ctrl_tb_sv_unit 0 22 LQhj5Y0MdLbY32^8Qe]R83
Z120 !s110 1608587553
R3
r1
!s85 0
!i10b 1
!s100 5N^QBifl9>4OV]7zM;ZC60
IBBldUao4e^^jfbFaV4F2V2
!s105 rfsoc_pl_ctrl_tb_sv_unit
S1
R4
Z121 w1608587545
Z122 8D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv
Z123 FD:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv
!i122 204
L0 5 818
R8
31
Z124 !s108 1608587553.000000
Z125 !s107 D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv|
Z126 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/test_benches/rfsoc_pl_ctrl_tb.sv|
!i113 1
R12
R13
Xrfsoc_pl_ctrl_tb_sv_unit
R0
R1
R120
VLQhj5Y0MdLbY32^8Qe]R83
r1
!s85 0
!i10b 1
!s100 >^PUglGQVS[An7XMkR6=m1
ILQhj5Y0MdLbY32^8Qe]R83
!i103 1
S1
R4
R121
R122
R123
!i122 204
R108
R8
31
R124
R125
R126
!i113 1
R12
R13
vrfsoc_pl_ctrl_verilog_wrapper
R22
!i10b 1
!s100 NRi1?g3Kh[^@AMQJl8L>g3
R47
I9>TIMIZ<f_ZNKUS:^zLB21
R3
R4
w1602620061
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v
!i122 187
L0 5 314
R8
r1
!s85 0
31
R26
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/rfsoc_pl_ctrl_verilog_wrapper.v|
!i113 1
o-work work
R13
vshift_register
R0
R22
!i10b 1
!s100 fReS;adkji;3C?Ym=[J202
R47
ITmf;mN]bh?MWDO==Q;z>Y1
R3
S1
R4
w1602647965
8D:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv
FD:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv
!i122 188
L0 3 71
R8
r1
!s85 0
31
R26
!s107 D:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/repos/RFSoC_Controller_V2/verilog_source/rtl/shift_register.sv|
!i113 1
R12
R13
vsync_fifo_tb
R0
R1
R29
R30
R3
r1
!s85 0
!i10b 1
!s100 m;TN8PkVz]bQ<[T0ED?Jh1
ISgTC[?F?BHcPJI1eM_9U13
R31
S1
R4
R32
R33
R34
!i122 193
L0 7 123
R8
31
R35
R36
R37
!i113 1
R12
R13
