Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Sat Dec  2 01:17:13 2017
| Host         : A205-29 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 89 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.090     -472.856                     64                  179        0.055        0.000                      0                  179        3.000        0.000                       0                    94  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -8.090     -472.856                     64                  179        0.263        0.000                      0                  179        4.196        0.000                       0                    90  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -8.088     -472.728                     64                  179        0.263        0.000                      0                  179        4.196        0.000                       0                    90  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -8.090     -472.856                     64                  179        0.055        0.000                      0                  179  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -8.090     -472.856                     64                  179        0.055        0.000                      0                  179  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack       -8.090ns,  Total Violation     -472.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.090ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.134ns  (logic 11.022ns (64.329%)  route 6.112ns (35.671%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[5]
                         net (fo=2, routed)           0.526    16.300    draw_mod/aMinecraftDirt0_n_100
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.093     8.210    draw_mod/aBlackHole_reg[5]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -8.090    

Slack (VIOLATED) :        -8.080ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 11.022ns (64.176%)  route 6.153ns (35.824%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[6]
                         net (fo=2, routed)           0.567    16.341    draw_mod/aMinecraftDirt0_n_99
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.043     8.261    draw_mod/aBlackHole_reg[6]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 -8.080    

Slack (VIOLATED) :        -8.070ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_104
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.047     8.257    draw_mod/aBlackHole_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.070    

Slack (VIOLATED) :        -8.067ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[9]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_96
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.043     8.260    draw_mod/aBlackHole_reg[9]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.067    

Slack (VIOLATED) :        -8.065ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_97
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.040     8.263    draw_mod/aBlackHole_reg[8]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.065    

Slack (VIOLATED) :        -8.064ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[0]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_105
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.040     8.264    draw_mod/aBlackHole_reg[0]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.064    

Slack (VIOLATED) :        -8.061ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.112ns  (logic 11.022ns (64.411%)  route 6.090ns (35.589%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.504    16.278    draw_mod/aMinecraftDirt0_n_104
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.093     8.217    draw_mod/aMinecraftDirt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 -8.061    

Slack (VIOLATED) :        -8.047ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[2]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_103
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.043     8.267    draw_mod/aMinecraftDirt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.047    

Slack (VIOLATED) :        -8.045ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_97
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.586     7.958    draw_mod/CLK
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.208     8.309    
    SLICE_X81Y107        FDRE (Setup_fdre_C_D)       -0.040     8.269    draw_mod/aMinecraftDirt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.045    

Slack (VIOLATED) :        -8.044ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[4]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_101
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)       -0.040     8.270    draw_mod/aBlackHole_reg[4]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[4]/Q
                         net (fo=9, routed)           0.168    -0.263    display/vcount[4]
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.218    display/curr_y0[4]
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.091    -0.481    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[8]/Q
                         net (fo=12, routed)          0.197    -0.225    display/hcount_reg_n_0_[8]
    SLICE_X82Y102        LUT4 (Prop_lut4_I3_O)        0.042    -0.183 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    display/data0[8]
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105    -0.458    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.715%)  route 0.209ns (50.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT5 (Prop_lut5_I3_O)        0.043    -0.156 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    display/vcount[8]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.131    -0.441    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.028%)  route 0.267ns (58.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[2]/Q
                         net (fo=11, routed)          0.267    -0.164    display/vcount[2]
    SLICE_X80Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.119 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    display/curr_y0[5]
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.121    -0.409    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.955%)  route 0.209ns (50.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.154 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    display/vcount[7]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.120    -0.452    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.962%)  route 0.274ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.569    draw_mod/CLK
    SLICE_X79Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.154    display/draw_r_reg[3]_0[1]
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.070    -0.456    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 display/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[10]/Q
                         net (fo=8, routed)           0.208    -0.214    display/hcount_reg_n_0_[10]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    display/data0[10]
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.091    -0.472    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.597    -0.567    draw_mod/CLK
    SLICE_X81Y101        FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.293    -0.133    display/draw_g_reg[3]_0[1]
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.070    -0.456    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.814%)  route 0.247ns (54.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.247    -0.161    display/vcount[9]
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    display/curr_y[9]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.806    display/clk_out1
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.091    -0.440    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.949%)  route 0.246ns (54.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.246    -0.162    display/vcount[7]
    SLICE_X74Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.117 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.117    display/vcount[9]_i_2_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.451    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y107    draw_mod/aMinecraftDirt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y104    draw_mod/aMinecraftDirt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y107    draw_mod/aMinecraftDirt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y106    draw_mod/aMinecraftDirt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y106    draw_mod/aMinecraftDirt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/R_pix_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/R_pix_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/R_pix_g_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y103    display/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y103    display/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y103    display/curr_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y104    display/curr_y_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y104    display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y104    display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y103    display/R_pix_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y104    display/R_pix_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -8.088ns,  Total Violation     -472.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.088ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.134ns  (logic 11.022ns (64.329%)  route 6.112ns (35.671%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[5]
                         net (fo=2, routed)           0.526    16.300    draw_mod/aMinecraftDirt0_n_100
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.206     8.305    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.093     8.212    draw_mod/aBlackHole_reg[5]
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -8.088    

Slack (VIOLATED) :        -8.078ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 11.022ns (64.176%)  route 6.153ns (35.824%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[6]
                         net (fo=2, routed)           0.567    16.341    draw_mod/aMinecraftDirt0_n_99
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.206     8.306    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.043     8.263    draw_mod/aBlackHole_reg[6]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 -8.078    

Slack (VIOLATED) :        -8.068ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_104
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.206     8.306    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.047     8.259    draw_mod/aBlackHole_reg[1]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.068    

Slack (VIOLATED) :        -8.065ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[9]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_96
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.206     8.305    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.043     8.262    draw_mod/aBlackHole_reg[9]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.065    

Slack (VIOLATED) :        -8.063ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_97
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.206     8.305    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.040     8.265    draw_mod/aBlackHole_reg[8]
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.063    

Slack (VIOLATED) :        -8.062ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[0]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_105
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.206     8.306    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.040     8.266    draw_mod/aBlackHole_reg[0]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.062    

Slack (VIOLATED) :        -8.059ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.112ns  (logic 11.022ns (64.411%)  route 6.090ns (35.589%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.504    16.278    draw_mod/aMinecraftDirt0_n_104
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.206     8.312    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.093     8.219    draw_mod/aMinecraftDirt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.219    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 -8.059    

Slack (VIOLATED) :        -8.045ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[2]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_103
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.206     8.312    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.043     8.269    draw_mod/aMinecraftDirt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.045    

Slack (VIOLATED) :        -8.043ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_97
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.586     7.958    draw_mod/CLK
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.206     8.311    
    SLICE_X81Y107        FDRE (Setup_fdre_C_D)       -0.040     8.271    draw_mod/aMinecraftDirt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.043    

Slack (VIOLATED) :        -8.042ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[4]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_101
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.206     8.312    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)       -0.040     8.272    draw_mod/aBlackHole_reg[4]
  -------------------------------------------------------------------
                         required time                          8.272    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[4]/Q
                         net (fo=9, routed)           0.168    -0.263    display/vcount[4]
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.218    display/curr_y0[4]
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.091    -0.481    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[8]/Q
                         net (fo=12, routed)          0.197    -0.225    display/hcount_reg_n_0_[8]
    SLICE_X82Y102        LUT4 (Prop_lut4_I3_O)        0.042    -0.183 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    display/data0[8]
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105    -0.458    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.715%)  route 0.209ns (50.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT5 (Prop_lut5_I3_O)        0.043    -0.156 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    display/vcount[8]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.131    -0.441    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.028%)  route 0.267ns (58.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[2]/Q
                         net (fo=11, routed)          0.267    -0.164    display/vcount[2]
    SLICE_X80Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.119 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    display/curr_y0[5]
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.121    -0.409    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.955%)  route 0.209ns (50.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.154 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    display/vcount[7]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.120    -0.452    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.962%)  route 0.274ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.569    draw_mod/CLK
    SLICE_X79Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.154    display/draw_r_reg[3]_0[1]
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.070    -0.456    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 display/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[10]/Q
                         net (fo=8, routed)           0.208    -0.214    display/hcount_reg_n_0_[10]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    display/data0[10]
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.091    -0.472    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.597    -0.567    draw_mod/CLK
    SLICE_X81Y101        FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.293    -0.133    display/draw_g_reg[3]_0[1]
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.275    -0.526    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.070    -0.456    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.814%)  route 0.247ns (54.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.247    -0.161    display/vcount[9]
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    display/curr_y[9]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.806    display/clk_out1
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.091    -0.440    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.949%)  route 0.246ns (54.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.246    -0.162    display/vcount[7]
    SLICE_X74Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.117 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.117    display/vcount[9]_i_2_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.236    -0.572    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.451    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y107    draw_mod/aMinecraftDirt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y104    draw_mod/aMinecraftDirt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y107    draw_mod/aMinecraftDirt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y106    draw_mod/aMinecraftDirt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X78Y106    draw_mod/aMinecraftDirt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/R_pix_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/R_pix_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/R_pix_g_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y103    display/curr_y_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y103    display/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y103    display/curr_y_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y104    display/curr_y_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y104    display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y104    display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y103    display/R_pix_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y104    display/R_pix_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y104    display/R_pix_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    draw_mod/aMinecraftDirt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack       -8.090ns,  Total Violation     -472.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.090ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.134ns  (logic 11.022ns (64.329%)  route 6.112ns (35.671%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[5]
                         net (fo=2, routed)           0.526    16.300    draw_mod/aMinecraftDirt0_n_100
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.093     8.210    draw_mod/aBlackHole_reg[5]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -8.090    

Slack (VIOLATED) :        -8.080ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 11.022ns (64.176%)  route 6.153ns (35.824%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[6]
                         net (fo=2, routed)           0.567    16.341    draw_mod/aMinecraftDirt0_n_99
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.043     8.261    draw_mod/aBlackHole_reg[6]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 -8.080    

Slack (VIOLATED) :        -8.070ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_104
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.047     8.257    draw_mod/aBlackHole_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.070    

Slack (VIOLATED) :        -8.067ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[9]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_96
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.043     8.260    draw_mod/aBlackHole_reg[9]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.067    

Slack (VIOLATED) :        -8.065ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_97
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.040     8.263    draw_mod/aBlackHole_reg[8]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.065    

Slack (VIOLATED) :        -8.064ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[0]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_105
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.040     8.264    draw_mod/aBlackHole_reg[0]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.064    

Slack (VIOLATED) :        -8.061ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.112ns  (logic 11.022ns (64.411%)  route 6.090ns (35.589%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.504    16.278    draw_mod/aMinecraftDirt0_n_104
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.093     8.217    draw_mod/aMinecraftDirt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 -8.061    

Slack (VIOLATED) :        -8.047ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[2]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_103
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.043     8.267    draw_mod/aMinecraftDirt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.047    

Slack (VIOLATED) :        -8.045ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_97
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.586     7.958    draw_mod/CLK
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.208     8.309    
    SLICE_X81Y107        FDRE (Setup_fdre_C_D)       -0.040     8.269    draw_mod/aMinecraftDirt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.045    

Slack (VIOLATED) :        -8.044ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[4]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_101
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)       -0.040     8.270    draw_mod/aBlackHole_reg[4]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[4]/Q
                         net (fo=9, routed)           0.168    -0.263    display/vcount[4]
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.218    display/curr_y0[4]
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.091    -0.273    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[8]/Q
                         net (fo=12, routed)          0.197    -0.225    display/hcount_reg_n_0_[8]
    SLICE_X82Y102        LUT4 (Prop_lut4_I3_O)        0.042    -0.183 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    display/data0[8]
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.208    -0.355    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105    -0.250    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.715%)  route 0.209ns (50.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT5 (Prop_lut5_I3_O)        0.043    -0.156 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    display/vcount[8]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.131    -0.233    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.028%)  route 0.267ns (58.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[2]/Q
                         net (fo=11, routed)          0.267    -0.164    display/vcount[2]
    SLICE_X80Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.119 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    display/curr_y0[5]
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.208    -0.322    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.121    -0.201    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.955%)  route 0.209ns (50.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.154 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    display/vcount[7]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.120    -0.244    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.962%)  route 0.274ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.569    draw_mod/CLK
    SLICE_X79Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.154    display/draw_r_reg[3]_0[1]
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.208    -0.318    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.070    -0.248    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 display/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[10]/Q
                         net (fo=8, routed)           0.208    -0.214    display/hcount_reg_n_0_[10]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    display/data0[10]
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.208    -0.355    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.091    -0.264    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.597    -0.567    draw_mod/CLK
    SLICE_X81Y101        FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.293    -0.133    display/draw_g_reg[3]_0[1]
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.208    -0.318    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.070    -0.248    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.814%)  route 0.247ns (54.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.247    -0.161    display/vcount[9]
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    display/curr_y[9]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.806    display/clk_out1
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.208    -0.323    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.091    -0.232    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.949%)  route 0.246ns (54.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.246    -0.162    display/vcount[7]
    SLICE_X74Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.117 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.117    display/vcount[9]_i_2_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.243    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           64  Failing Endpoints,  Worst Slack       -8.090ns,  Total Violation     -472.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.090ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.134ns  (logic 11.022ns (64.329%)  route 6.112ns (35.671%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[5]
                         net (fo=2, routed)           0.526    16.300    draw_mod/aMinecraftDirt0_n_100
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[5]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.093     8.210    draw_mod/aBlackHole_reg[5]
  -------------------------------------------------------------------
                         required time                          8.210    
                         arrival time                         -16.300    
  -------------------------------------------------------------------
                         slack                                 -8.090    

Slack (VIOLATED) :        -8.080ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.175ns  (logic 11.022ns (64.176%)  route 6.153ns (35.824%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[6]
                         net (fo=2, routed)           0.567    16.341    draw_mod/aMinecraftDirt0_n_99
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[6]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.043     8.261    draw_mod/aBlackHole_reg[6]
  -------------------------------------------------------------------
                         required time                          8.261    
                         arrival time                         -16.341    
  -------------------------------------------------------------------
                         slack                                 -8.080    

Slack (VIOLATED) :        -8.070ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_104
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[1]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.047     8.257    draw_mod/aBlackHole_reg[1]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.070    

Slack (VIOLATED) :        -8.067ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.161ns  (logic 11.022ns (64.227%)  route 6.139ns (35.773%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[9]
                         net (fo=2, routed)           0.553    16.327    draw_mod/aMinecraftDirt0_n_96
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[9]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.043     8.260    draw_mod/aBlackHole_reg[9]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                 -8.067    

Slack (VIOLATED) :        -8.065ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 7.952 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_97
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.580     7.952    draw_mod/CLK
    SLICE_X77Y107        FDRE                                         r  draw_mod/aBlackHole_reg[8]/C
                         clock pessimism              0.560     8.511    
                         clock uncertainty           -0.208     8.303    
    SLICE_X77Y107        FDRE (Setup_fdre_C_D)       -0.040     8.263    draw_mod/aBlackHole_reg[8]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.065    

Slack (VIOLATED) :        -8.064ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.162ns  (logic 11.022ns (64.223%)  route 6.140ns (35.777%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 7.953 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[0]
                         net (fo=2, routed)           0.554    16.328    draw_mod/aMinecraftDirt0_n_105
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.581     7.953    draw_mod/CLK
    SLICE_X77Y105        FDRE                                         r  draw_mod/aBlackHole_reg[0]/C
                         clock pessimism              0.560     8.512    
                         clock uncertainty           -0.208     8.304    
    SLICE_X77Y105        FDRE (Setup_fdre_C_D)       -0.040     8.264    draw_mod/aBlackHole_reg[0]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                         -16.328    
  -------------------------------------------------------------------
                         slack                                 -8.064    

Slack (VIOLATED) :        -8.061ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.112ns  (logic 11.022ns (64.411%)  route 6.090ns (35.589%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[1]
                         net (fo=2, routed)           0.504    16.278    draw_mod/aMinecraftDirt0_n_104
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[1]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.093     8.217    draw_mod/aMinecraftDirt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                         -16.278    
  -------------------------------------------------------------------
                         slack                                 -8.061    

Slack (VIOLATED) :        -8.047ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[2]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_103
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y105        FDRE                                         r  draw_mod/aMinecraftDirt_reg[2]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y105        FDRE (Setup_fdre_C_D)       -0.043     8.267    draw_mod/aMinecraftDirt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.047    

Slack (VIOLATED) :        -8.045ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aMinecraftDirt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 7.958 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[8]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_97
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.586     7.958    draw_mod/CLK
    SLICE_X81Y107        FDRE                                         r  draw_mod/aMinecraftDirt_reg[8]/C
                         clock pessimism              0.560     8.517    
                         clock uncertainty           -0.208     8.309    
    SLICE_X81Y107        FDRE (Setup_fdre_C_D)       -0.040     8.269    draw_mod/aMinecraftDirt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.045    

Slack (VIOLATED) :        -8.044ns  (required time - arrival time)
  Source:                 display/curr_y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/aBlackHole_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.148ns  (logic 11.022ns (64.276%)  route 6.126ns (35.724%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 7.959 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.706    -0.834    display/clk_out1
    SLICE_X79Y102        FDRE                                         r  display/curr_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  display/curr_y_reg[4]/Q
                         net (fo=17, routed)          0.729     0.351    display/curr_y[4]
    SLICE_X79Y101        LUT3 (Prop_lut3_I2_O)        0.124     0.475 r  display/aMinecraftDirt1_i_63/O
                         net (fo=1, routed)           0.330     0.806    display/aMinecraftDirt1_i_63_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     1.326 r  display/aMinecraftDirt1_i_37/CO[3]
                         net (fo=1, routed)           0.000     1.326    display/aMinecraftDirt1_i_37_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.443 r  display/aMinecraftDirt1_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.443    display/aMinecraftDirt1_i_22_n_0
    SLICE_X78Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.766 r  display/draw_r_reg[3]_i_46/O[1]
                         net (fo=20, routed)          1.027     2.793    draw_mod/curr_y_reg[8][1]
    SLICE_X78Y106        LUT5 (Prop_lut5_I0_O)        0.306     3.099 r  draw_mod/aMinecraftDirt1_i_57/O
                         net (fo=1, routed)           0.000     3.099    draw_mod/aMinecraftDirt1_i_57_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.742 r  draw_mod/aMinecraftDirt1_i_24/O[3]
                         net (fo=12, routed)          0.642     4.384    display/curr_y_reg[8]_0[3]
    SLICE_X79Y104        LUT4 (Prop_lut4_I2_O)        0.307     4.691 r  display/aMinecraftDirt1_i_49/O
                         net (fo=1, routed)           0.000     4.691    display/aMinecraftDirt1_i_49_n_0
    SLICE_X79Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     5.182 r  display/aMinecraftDirt1_i_23/CO[1]
                         net (fo=11, routed)          0.379     5.562    display/aMinecraftDirt1_i_23_n_2
    SLICE_X81Y104        LUT5 (Prop_lut5_I1_O)        0.329     5.891 r  display/aMinecraftDirt1_i_20/O
                         net (fo=10, routed)          0.695     6.586    display/aMinecraftDirt1_i_20_n_0
    SLICE_X80Y105        LUT5 (Prop_lut5_I2_O)        0.124     6.710 r  display/aMinecraftDirt1_i_35/O
                         net (fo=1, routed)           0.000     6.710    display/aMinecraftDirt1_i_35_n_0
    SLICE_X80Y105        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.288 f  display/aMinecraftDirt1_i_18/O[2]
                         net (fo=3, routed)           0.512     7.799    display/draw_mod/aMinecraftDirt3[4]
    SLICE_X81Y105        LUT6 (Prop_lut6_I0_O)        0.301     8.100 r  display/aMinecraftDirt1_i_17/O
                         net (fo=5, routed)           0.747     8.847    display/aMinecraftDirt1_i_17_n_0
    SLICE_X79Y107        LUT5 (Prop_lut5_I3_O)        0.124     8.971 r  display/aMinecraftDirt1_i_6/O
                         net (fo=1, routed)           0.000     8.971    display/aMinecraftDirt1_i_6_n_0
    SLICE_X79Y107        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.518 r  display/aMinecraftDirt1_i_1/O[2]
                         net (fo=1, routed)           0.522    10.040    draw_mod/curr_y_reg[9][10]
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    14.254 r  draw_mod/aMinecraftDirt1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.256    draw_mod/aMinecraftDirt1_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    15.774 r  draw_mod/aMinecraftDirt0/P[4]
                         net (fo=2, routed)           0.540    16.314    draw_mod/aMinecraftDirt0_n_101
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          1.587     7.959    draw_mod/CLK
    SLICE_X81Y106        FDRE                                         r  draw_mod/aBlackHole_reg[4]/C
                         clock pessimism              0.560     8.518    
                         clock uncertainty           -0.208     8.310    
    SLICE_X81Y106        FDRE (Setup_fdre_C_D)       -0.040     8.270    draw_mod/aBlackHole_reg[4]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                         -16.314    
  -------------------------------------------------------------------
                         slack                                 -8.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 display/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[4]/Q
                         net (fo=9, routed)           0.168    -0.263    display/vcount[4]
    SLICE_X75Y101        LUT5 (Prop_lut5_I4_O)        0.045    -0.218 r  display/vcount[4]_i_1/O
                         net (fo=2, routed)           0.000    -0.218    display/curr_y0[4]
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X75Y101        FDRE                                         r  display/vcount_reg[4]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X75Y101        FDRE (Hold_fdre_C_D)         0.091    -0.273    display/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 display/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[8]/Q
                         net (fo=12, routed)          0.197    -0.225    display/hcount_reg_n_0_[8]
    SLICE_X82Y102        LUT4 (Prop_lut4_I3_O)        0.042    -0.183 r  display/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    display/data0[8]
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y102        FDRE                                         r  display/hcount_reg[8]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.208    -0.355    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105    -0.250    display/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.715%)  route 0.209ns (50.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT5 (Prop_lut5_I3_O)        0.043    -0.156 r  display/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    display/vcount[8]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[8]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.131    -0.233    display/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 display/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.028%)  route 0.267ns (58.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X77Y100        FDRE                                         r  display/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  display/vcount_reg[2]/Q
                         net (fo=11, routed)          0.267    -0.164    display/vcount[2]
    SLICE_X80Y103        LUT6 (Prop_lut6_I2_O)        0.045    -0.119 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    display/curr_y0[5]
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y103        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.208    -0.322    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.121    -0.201    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.955%)  route 0.209ns (50.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.209    -0.199    display/vcount[7]
    SLICE_X74Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.154 r  display/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    display/vcount[7]_i_1_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.120    -0.244    display/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.962%)  route 0.274ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.595    -0.569    draw_mod/CLK
    SLICE_X79Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.154    display/draw_r_reg[3]_0[1]
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X83Y104        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.208    -0.318    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.070    -0.248    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 display/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.601    -0.563    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  display/hcount_reg[10]/Q
                         net (fo=8, routed)           0.208    -0.214    display/hcount_reg_n_0_[10]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.169 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.169    display/data0[10]
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.873    -0.800    display/clk_out1
    SLICE_X82Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.237    -0.563    
                         clock uncertainty            0.208    -0.355    
    SLICE_X82Y101        FDRE (Hold_fdre_C_D)         0.091    -0.264    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 draw_mod/draw_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.460%)  route 0.293ns (67.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.597    -0.567    draw_mod/CLK
    SLICE_X81Y101        FDRE                                         r  draw_mod/draw_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_g_reg[1]/Q
                         net (fo=1, routed)           0.293    -0.133    display/draw_g_reg[3]_0[1]
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.871    -0.801    display/clk_out1
    SLICE_X82Y104        FDRE                                         r  display/R_pix_g_reg[1]/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.208    -0.318    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.070    -0.248    display/R_pix_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 display/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.814%)  route 0.247ns (54.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[9]/Q
                         net (fo=7, routed)           0.247    -0.161    display/vcount[9]
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.116 r  display/curr_y[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    display/curr_y[9]_i_1_n_0
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.867    -0.806    display/clk_out1
    SLICE_X79Y101        FDRE                                         r  display/curr_y_reg[9]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.208    -0.323    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.091    -0.232    display/curr_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.949%)  route 0.246ns (54.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.592    -0.572    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.246    -0.162    display/vcount[7]
    SLICE_X74Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.117 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.117    display/vcount[9]_i_2_n_0
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=89, routed)          0.865    -0.808    display/clk_out1
    SLICE_X74Y101        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.236    -0.572    
                         clock uncertainty            0.208    -0.364    
    SLICE_X74Y101        FDRE (Hold_fdre_C_D)         0.121    -0.243    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.126    





