<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4OJJTR2

# Wed Jun  1 22:45:16 2022

#Implementation: fsmoore0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore00.vhdl":8:7:8:15|Top entity is set to fsmoore00.
File C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\packageosc00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\contRead00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\memrom00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\packagefsm00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\osc00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore00.vhdl changed - recompiling
VHDL syntax check successful!
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\contRead00.vhdl changed - recompiling
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl changed - recompiling
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore00.vhdl":8:7:8:15|Synthesizing work.fsmoore00.fsmoore0.
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":6:7:6:11|Synthesizing work.fsm00.fsm0.
@N: CD231 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":15:13:15:14|Using onehot encoding for type estados. For example, enumeration a is mapped to "10000000".
@W: CG296 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":19:6:19:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":22:8:22:12|Referenced variable enfsm is not in sensitivity list.
@W: CG296 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":39:6:39:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":45:10:45:14|Referenced variable e_act is not in sensitivity list.
@W: CG290 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":41:8:41:12|Referenced variable enfsm is not in sensitivity list.
Post processing for work.fsm00.fsm0
Running optimization stage 1 on fsm00 .......
@W: CL117 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsm00.vhdl":41:3:41:6|Latch generated from process for signal E_sig(0 to 7); possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\memrom00.vhdl":8:7:8:14|Synthesizing work.memrom00.memrom0.
@W: CG296 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\memrom00.vhdl":51:7:51:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\memrom00.vhdl":53:9:53:13|Referenced variable encro is not in sensitivity list.
Post processing for work.memrom00.memrom0
Running optimization stage 1 on memrom00 .......
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\contRead00.vhdl":11:7:11:16|Synthesizing work.contread00.contread0.
Post processing for work.contread00.contread0
Running optimization stage 1 on contRead00 .......
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\osc00.vhdl":7:7:7:11|Synthesizing work.osc00.osc0.
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":28:3:28:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":36:3:36:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":44:3:44:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":52:3:52:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":60:3:60:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":68:3:68:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":76:3:76:8|Removing redundant assignment.
@N: CD364 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\div00.vhdl":84:3:84:8|Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\source\oscint00.vhdl":6:7:6:14|Synthesizing work.oscint00.oscint0.
@W: CD276 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.fsmoore00.fsmoore0
Running optimization stage 1 on fsmoore00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on contRead00 .......
Running optimization stage 2 on memrom00 .......
Running optimization stage 2 on fsm00 .......
Running optimization stage 2 on fsmoore00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 98MB peak: 99MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun  1 22:45:20 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun  1 22:45:21 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\synwork\fsmoore00_fsmoore0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun  1 22:45:21 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\synwork\fsmoore00_fsmoore0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun  1 22:45:23 2022

###########################################################]
Premap Report

# Wed Jun  1 22:45:24 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\fsmoore00_fsmoore0_scck.rpt 
See clock summary report "C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\fsmoore00_fsmoore0_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

@N: FX493 |Applying initial value "0" on instance var0.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 171MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 171MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=26 on top level netlist fsmoore00 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_1     23   
1 .         div00|oscout_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_1     20   
                                                                                                                                                          
0 -       fsmoore00|en0                       100.0 MHz     10.000        inferred                                           Inferred_clkgroup_0     13   
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                          Clock Pin             Non-clock Pin         Non-clock Pin           
Clock                               Load      Pin                             Seq Example           Seq Example           Comb Example            
--------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        FS00.D00.OSCInst0.OSC(OSCH)     FS00.D01.oscout.C     -                     -                       
div00|oscout_derived_clock          20        FS00.D01.oscout.Q[0](dffe)      FS03.E_act[0:7].C     -                     -                       
                                                                                                                                                  
fsmoore00|en0                       13        en0(port)                       FS03.E_sig[7].C       FS01.outcr[4:0].R     FS03.un1_enfsm.I[0](inv)
==================================================================================================================================================

@W: MT529 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\contread00.vhdl":22:3:22:4|Found inferred clock fsmoore00|en0 which controls 13 sequential elements including FS01.outcr[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsmoore0\source\div00.vhdl":20:4:20:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including FS00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
0 instances converted, 20 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element           Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------------
@KP:ckid0_0       en0                       port                   8          FS03.E_sig[0]      
@KP:ckid0_3       FS00.D00.OSCInst0.OSC     OSCH                   23         FS00.D01.sdiv[21:0]
=================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       FS00.D01.oscout.Q[0]     dffe                   20                     FS03.var0           Derived clock on input (not legal for GCC)
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 171MB peak: 171MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 172MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 91MB peak: 173MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Jun  1 22:45:27 2022

###########################################################]
Map & Optimize Report

# Wed Jun  1 22:45:28 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-4OJJTR2

Implementation : fsmoore0
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 167MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\memrom00.vhdl":58:16:58:22|ROM prom\.outro_2[5:0] (in view: work.memrom00(memrom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\memrom00.vhdl":58:16:58:22|ROM prom\.outro_2[5:0] (in view: work.memrom00(memrom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\memrom00.vhdl":58:16:58:22|Found ROM prom\.outro_2[5:0] (in view: work.memrom00(memrom0)) with 32 words by 6 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)

@N: BN362 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsm00.vhdl":22:3:22:6|Removing sequential instance E_act[0] (in view: work.fsm00(fsm0)) because it does not drive other instances.
@A: BN291 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsm00.vhdl":22:3:22:6|Boundary register E_act[0] (in view: work.fsm00(fsm0)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\braya\downloads\arquitectura de computadoras\09-project3erparcial\fsmoore00\fsm00.vhdl":41:3:41:6|Removing sequential instance E_sig[0] (in view: work.fsm00(fsm0)) of type view:PrimLib.lat(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   467.83ns		  97 /        42

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 181MB)

Writing Analyst data base C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\synwork\fsmoore00_fsmoore0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 181MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\braya\Downloads\Arquitectura de computadoras\09-Project3erParcial\fsmoore00\fsmoore0\fsmoore00_fsmoore0.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 185MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 185MB peak: 186MB)

@W: MT420 |Found inferred clock fsmoore00|en0 with period 10.00ns. Please declare a user-defined clock on port en0.
@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net FS00.D00.sclk.
@N: MT615 |Found clock div00|oscout_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Jun  1 22:45:32 2022
#


Top view:               fsmoore00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 467.485

                                    Requested     Estimated     Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type                                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock          2.1 MHz       634.3 MHz     480.769       1.577         958.385     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_1
fsmoore00|en0                       100.0 MHz     NA            10.000        NA            NA          inferred                                           Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       75.3 MHz      480.769       13.284        467.485     inferred                                           Inferred_clkgroup_1
==============================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
fsmoore00|en0                    div00|oscout_derived_clock       |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     467.485  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock       fsmoore00|en0                    |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock       div00|oscout_derived_clock       |  480.769     958.385  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|oscout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                             Arrival            
Instance          Reference                      Type        Pin     Net               Time        Slack  
                  Clock                                                                                   
----------------------------------------------------------------------------------------------------------
FS01.outcr[1]     div00|oscout_derived_clock     FD1S3IX     Q       address0_c[1]     1.232       958.385
FS01.outcr[2]     div00|oscout_derived_clock     FD1S3IX     Q       address0_c[2]     1.228       958.389
FS01.outcr[4]     div00|oscout_derived_clock     FD1S3IX     Q       address0_c[4]     1.204       958.413
FS01.outcr[3]     div00|oscout_derived_clock     FD1S3IX     Q       address0_c[3]     1.236       958.686
FS01.outcr[0]     div00|oscout_derived_clock     FD1S3IX     Q       address0_c[0]     1.244       958.750
FS03.var0         div00|oscout_derived_clock     FD1S3DX     Q       var0              1.204       959.863
==========================================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                                Required            
Instance          Reference                      Type        Pin     Net                  Time         Slack  
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
FS02.outro[0]     div00|oscout_derived_clock     FD1S3DX     D       outro_2[0]           962.001      958.385
FS02.outro[4]     div00|oscout_derived_clock     FD1S3DX     D       outro_2[4]           961.627      958.626
FS02.outro[5]     div00|oscout_derived_clock     FD1S3DX     D       N_23_i               961.627      958.626
FS02.outro[2]     div00|oscout_derived_clock     FD1S3DX     D       N_16_i               961.627      958.686
FS02.outro[3]     div00|oscout_derived_clock     FD1S3DX     D       N_17_i               961.627      958.686
FS01.outcr[4]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcr_axbxc4     961.627      958.750
FS02.outro[1]     div00|oscout_derived_clock     FD1S3DX     D       outro_2[1]           961.627      958.758
FS01.outcr[0]     div00|oscout_derived_clock     FD1S3IX     D       address0_c_i[0]      961.433      959.621
FS01.outcr[1]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcr_axbxc1     961.627      959.767
FS01.outcr[2]     div00|oscout_derived_clock     FD1S3IX     D       un2_outcr_axbxc2     961.627      959.767
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            -0.462
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         962.001

    - Propagation time:                      3.616
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 958.385

    Number of logic level(s):                3
    Starting point:                          FS01.outcr[1] / Q
    Ending point:                            FS02.outro[0] / D
    The start point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscout_derived_clock to c:div00|oscout_derived_clock)

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
FS01.outcr[1]                     FD1S3IX      Q        Out     1.232     1.232 r     -         
address0_c[1]                     Net          -        -       -         -           10        
FS02.prom\.outro_2_5_0_.m3        ORCALUT4     A        In      0.000     1.232 r     -         
FS02.prom\.outro_2_5_0_.m3        ORCALUT4     Z        Out     1.153     2.385 r     -         
N_4                               Net          -        -       -         -           3         
FS02.prom\.outro_2_5_0_.m9_am     ORCALUT4     A        In      0.000     2.385 r     -         
FS02.prom\.outro_2_5_0_.m9_am     ORCALUT4     Z        Out     1.017     3.401 f     -         
m9_am                             Net          -        -       -         -           1         
FS02.prom\.outro_2_5_0_.m9        PFUMX        BLUT     In      0.000     3.401 f     -         
FS02.prom\.outro_2_5_0_.m9        PFUMX        Z        Out     0.214     3.616 f     -         
outro_2[0]                        Net          -        -       -         -           1         
FS02.outro[0]                     FD1S3DX      D        In      0.000     3.616 f     -         
================================================================================================




====================================
Detailed Report for Clock: oscint00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                             Arrival            
Instance              Reference                           Type        Pin     Net          Time        Slack  
                      Clock                                                                                   
--------------------------------------------------------------------------------------------------------------
FS00.D01.sdiv[8]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]      1.108       467.485
FS00.D01.sdiv[9]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]      1.108       467.485
FS00.D01.sdiv[10]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[10]     1.108       467.485
FS00.D01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[11]     1.108       467.485
FS00.D01.sdiv[12]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[12]     1.148       467.517
FS00.D01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[13]     1.148       467.517
FS00.D01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[14]     1.148       467.517
FS00.D01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[15]     1.148       467.517
FS00.D01.sdiv[0]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       467.549
FS00.D01.sdiv[1]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       467.549
==============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                Required            
Instance              Reference                           Type        Pin     Net             Time         Slack  
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
FS00.D01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      467.485
FS00.D01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      467.627
FS00.D01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      467.627
FS00.D01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      467.770
FS00.D01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      467.770
FS00.D01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      467.913
FS00.D01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      467.913
FS00.D01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      468.056
FS00.D01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      468.056
FS00.D01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      468.199
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.179
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     467.485

    Number of logic level(s):                19
    Starting point:                          FS00.D01.sdiv[8] / Q
    Ending point:                            FS00.D01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                      Pin      Pin               Arrival      No. of    
Name                                   Type         Name     Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
FS00.D01.sdiv[8]                       FD1S3IX      Q        Out     1.108     1.108 r      -         
sdiv[8]                                Net          -        -       -         -            3         
FS00.D01.pdiv\.sdiv15lto19_i_a2_13     ORCALUT4     D        In      0.000     1.108 r      -         
FS00.D01.pdiv\.sdiv15lto19_i_a2_13     ORCALUT4     Z        Out     1.089     2.197 f      -         
N_3_13                                 Net          -        -       -         -            2         
FS00.D01.pdiv\.sdiv15lto19_i_a2_18     ORCALUT4     B        In      0.000     2.197 f      -         
FS00.D01.pdiv\.sdiv15lto19_i_a2_18     ORCALUT4     Z        Out     1.233     3.429 f      -         
N_3_19                                 Net          -        -       -         -            6         
FS00.D01.pdiv\.sdiv22lto19             ORCALUT4     A        In      0.000     3.429 f      -         
FS00.D01.pdiv\.sdiv22lto19             ORCALUT4     Z        Out     1.017     4.446 r      -         
sdiv22lt21                             Net          -        -       -         -            1         
FS00.D01.oscout_0_sqmuxa_2             ORCALUT4     B        In      0.000     4.446 r      -         
FS00.D01.oscout_0_sqmuxa_2             ORCALUT4     Z        Out     1.089     5.535 r      -         
oscout_0_sqmuxa_2                      Net          -        -       -         -            2         
FS00.D01.un1_sdiv69_2_0                ORCALUT4     A        In      0.000     5.535 r      -         
FS00.D01.un1_sdiv69_2_0                ORCALUT4     Z        Out     1.017     6.552 r      -         
un1_sdiv69_2_0                         Net          -        -       -         -            1         
FS00.D01.un1_sdiv69_4                  ORCALUT4     D        In      0.000     6.552 r      -         
FS00.D01.un1_sdiv69_4                  ORCALUT4     Z        Out     1.089     7.641 r      -         
un1_sdiv69_4                           Net          -        -       -         -            2         
FS00.D01.un1_sdiv69_i                  ORCALUT4     B        In      0.000     7.641 r      -         
FS00.D01.un1_sdiv69_i                  ORCALUT4     Z        Out     1.017     8.657 f      -         
un1_sdiv69_i                           Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_0_0              CCU2D        B0       In      0.000     8.657 f      -         
FS00.D01.un1_sdiv_cry_0_0              CCU2D        COUT     Out     1.544     10.202 r     -         
un1_sdiv_cry_0                         Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_1_0              CCU2D        CIN      In      0.000     10.202 r     -         
FS00.D01.un1_sdiv_cry_1_0              CCU2D        COUT     Out     0.143     10.345 r     -         
un1_sdiv_cry_2                         Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_3_0              CCU2D        CIN      In      0.000     10.345 r     -         
FS00.D01.un1_sdiv_cry_3_0              CCU2D        COUT     Out     0.143     10.488 r     -         
un1_sdiv_cry_4                         Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_5_0              CCU2D        CIN      In      0.000     10.488 r     -         
FS00.D01.un1_sdiv_cry_5_0              CCU2D        COUT     Out     0.143     10.630 r     -         
un1_sdiv_cry_6                         Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_7_0              CCU2D        CIN      In      0.000     10.630 r     -         
FS00.D01.un1_sdiv_cry_7_0              CCU2D        COUT     Out     0.143     10.773 r     -         
un1_sdiv_cry_8                         Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_9_0              CCU2D        CIN      In      0.000     10.773 r     -         
FS00.D01.un1_sdiv_cry_9_0              CCU2D        COUT     Out     0.143     10.916 r     -         
un1_sdiv_cry_10                        Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_11_0             CCU2D        CIN      In      0.000     10.916 r     -         
FS00.D01.un1_sdiv_cry_11_0             CCU2D        COUT     Out     0.143     11.059 r     -         
un1_sdiv_cry_12                        Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_13_0             CCU2D        CIN      In      0.000     11.059 r     -         
FS00.D01.un1_sdiv_cry_13_0             CCU2D        COUT     Out     0.143     11.201 r     -         
un1_sdiv_cry_14                        Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_15_0             CCU2D        CIN      In      0.000     11.201 r     -         
FS00.D01.un1_sdiv_cry_15_0             CCU2D        COUT     Out     0.143     11.344 r     -         
un1_sdiv_cry_16                        Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_17_0             CCU2D        CIN      In      0.000     11.344 r     -         
FS00.D01.un1_sdiv_cry_17_0             CCU2D        COUT     Out     0.143     11.487 r     -         
un1_sdiv_cry_18                        Net          -        -       -         -            1         
FS00.D01.un1_sdiv_cry_19_0             CCU2D        CIN      In      0.000     11.487 r     -         
FS00.D01.un1_sdiv_cry_19_0             CCU2D        COUT     Out     0.143     11.630 r     -         
un1_sdiv_cry_20                        Net          -        -       -         -            1         
FS00.D01.un1_sdiv_s_21_0               CCU2D        CIN      In      0.000     11.630 r     -         
FS00.D01.un1_sdiv_s_21_0               CCU2D        S0       Out     1.549     13.179 r     -         
sdiv_11[21]                            Net          -        -       -         -            1         
FS00.D01.sdiv[21]                      FD1S3IX      D        In      0.000     13.179 r     -         
======================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 185MB peak: 186MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 185MB peak: 186MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 42 of 6864 (1%)
Latch bits:      7
PIC Latch:       0
I/O cells:       21


Details:
CCU2D:          12
FD1P3BX:        1
FD1P3DX:        6
FD1S1AY:        7
FD1S3AX:        1
FD1S3DX:        7
FD1S3IX:        27
GSR:            1
IB:             6
INV:            2
OB:             15
ORCALUT4:       94
OSCH:           1
PFUMX:          1
PUR:            1
VHI:            5
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 66MB peak: 186MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Wed Jun  1 22:45:32 2022

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
