// Seed: 1613813211
module module_0 ();
  logic id_1;
  ;
  always @(~id_1 or posedge 1 or posedge id_1) id_1 = {id_1, 1'b0};
endmodule
module module_1 #(
    parameter id_2 = 32'd68,
    parameter id_4 = 32'd29
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout supply1 id_1;
  assign id_1 = -1;
  parameter id_3 = 1;
  parameter id_4 = -1;
  logic ["" : id_2  -  1] id_5;
  always @(negedge 1) #1;
  logic [1 : id_4] id_6;
  ;
  module_0 modCall_1 ();
endmodule
