Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Nov 27 07:51:30 2022
| Host         : amd running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -file cksum_utilization_placed.rpt -pb cksum_utilization_placed.pb
| Design       : cksum
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   |  502 |     0 |          0 |    242400 |  0.21 |
|   LUT as Logic             |  501 |     0 |          0 |    242400 |  0.21 |
|   LUT as Memory            |    1 |     0 |          0 |    112800 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |    1 |     0 |            |           |       |
| CLB Registers              |  298 |     0 |          0 |    484800 |  0.06 |
|   Register as Flip Flop    |  298 |     0 |          0 |    484800 |  0.06 |
|   Register as Latch        |    0 |     0 |          0 |    484800 |  0.00 |
| CARRY8                     |   54 |     0 |          0 |     30300 |  0.18 |
| F7 Muxes                   |    0 |     0 |          0 |    121200 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     60600 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 298   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  115 |     0 |          0 |     30300 |  0.38 |
|   CLBL                                     |   43 |     0 |            |           |       |
|   CLBM                                     |   72 |     0 |            |           |       |
| LUT as Logic                               |  501 |     0 |          0 |    242400 |  0.21 |
|   using O5 output only                     |   16 |       |            |           |       |
|   using O6 output only                     |  449 |       |            |           |       |
|   using O5 and O6                          |   36 |       |            |           |       |
| LUT as Memory                              |    1 |     0 |          0 |    112800 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |    1 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    1 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
| CLB Registers                              |  298 |     0 |          0 |    484800 |  0.06 |
|   Register driven from within the CLB      |  145 |       |            |           |       |
|   Register driven from outside the CLB     |  153 |       |            |           |       |
|     LUT in front of the register is unused |  145 |       |            |           |       |
|     LUT in front of the register is used   |    8 |       |            |           |       |
| Unique Control Sets                        |    9 |       |          0 |     60600 |  0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       600 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       600 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1200 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1920 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  155 |     0 |          0 |       520 | 29.81 |
| HPIOB            |   56 |     0 |          0 |       416 | 13.46 |
|   INPUT          |   56 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HRIO             |   99 |     0 |          0 |       104 | 95.19 |
|   INPUT          |   82 |       |            |           |       |
|   OUTPUT         |   17 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |          0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3120 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       480 |  0.42 |
|   BUFGCE             |    2 |     0 |          0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    1 |     0 |          0 |        10 | 10.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |          0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       |  298 |            Register |
| LUT2       |  263 |                 CLB |
| LUT3       |  207 |                 CLB |
| INBUF      |  138 |                 I/O |
| IBUFCTRL   |  138 |              Others |
| CARRY8     |   54 |                 CLB |
| LUT6       |   46 |                 CLB |
| OBUF       |   17 |                 I/O |
| LUT5       |   17 |                 CLB |
| LUT4       |    4 |                 CLB |
| BUFGCE     |    2 |               Clock |
| SRL16E     |    1 |                 CLB |
| MMCME3_ADV |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| clk_gen  |    1 |
+----------+------+


