
<html><head><title>Verifying Power Intent of a Design</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600389175" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso Power Manager that describes the power intent information of the designs." />
<meta name="DocTitle" content="Virtuoso Power Manager User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verifying Power Intent of a Design" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vpm" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600389175" />
<meta name="NextFile" content="VPM_envVars.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design,Custom IC Design,Custom IC Design" />
<meta name="PrevFile" content="chap3.html" />
<meta name="c_product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Analog Design Environment,Virtuoso Layout Suite,Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso Power Manager User Guide -- Verifying Power Intent of a Design" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vpmICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpmTOC.html">Contents</a></li><li><a class="prev" href="chap3.html" title="Exporting Power Intent of a Design">Exporting Power Intent of a De ...</a></li><li style="float: right;"><a class="viewPrint" href="vpm.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="VPM_envVars.html" title="Environment Variables for Virtuoso Power Manager">Environment Variables for Virt ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso Power Manager User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>7
<a id="pgfId-857691"></a></h1>
<h1>
<a id="pgfId-878194"></a><hr />
<a id="57685"></a>Verifying Power Intent of a Design<hr />
</h1>

<p>
<a id="pgfId-940058"></a>After completing the power intent specification for your design, you need to verify the correctness of the power intent as per the design. When you verify the design by using Power Manager, the tool automatically runs CLP that reads the power intent and generates a report with appropriate messages.</p>
<p>
<a id="pgfId-940829"></a>The chapter includes the following sections:</p>
<ul><li>
<a id="pgfId-940874"></a><a href="chap4.html#19359">Preparing and Running CLP</a></li><li>
<a id="pgfId-940825"></a><a href="chap4.html#49409">Checking Design Hierarchy</a></li><li>
<a id="pgfId-940850"></a><a href="chap4.html#58058">Checking Power Intent</a></li><li>
<a id="pgfId-942027"></a><a href="chap4.html#43310">Power Intent Verification Requirements</a></li></ul>




<h2>
<a id="pgfId-940856"></a>Preparing and <a id="19359"></a>Runnin<a id="vpmUIRunClpForm"></a>g CLP</h2>

<p>
<a id="pgfId-940059"></a>Ensure that the following setup is done before you start verification using CLP:</p>
<ul><li>
<a id="pgfId-940060"></a>You have set the license for the Mixed-signal Option to Conformal Low Power (95127).</li><li>
<a id="pgfId-940061"></a>You have set the path to the binary file of CLP, <code>lec</code>, in the UNIX path.</li><li>
<a id="pgfId-940062"></a>You have checked the design hierarchy and ensured that there are no errors in the design. For more details about the recommended checks to be done, refer to <a href="chap4.html#58058">Checking Power Intent</a>.</li><li>
<a id="pgfId-940066"></a>You have checked the power intent of the design to ensure its completeness. For more details about checking the completeness of power intent, refer to <a href="chap4.html#58058">Checking Power Intent</a>.</li><li>
<a id="pgfId-940070"></a>You have defined the reference Verilog and Liberty files by including <code>read library</code> statements in the dofile (a file with set of commands required as inputs for power intent verification). This ensures that Conformal Low Power does not report the missing reference libraries. For more information on Conformal Low Power, refer to <em>Conformal Low Power User Guide</em>.</li></ul>




<p>
<a id="pgfId-940091"></a>To ve<a id="cpfPicOptionsForm"></a>rify the power intent, click <em>Power Manager </em>&#8211; <em>Run CLP </em>if you already have the required dofiles. </p>

<p>
<a id="pgfId-940377"></a></p>
<div class="webflare-div-image">
<img width="668" height="187" src="images/chap4-2.gif" /></div>

<p>
<a id="pgfId-940374"></a><a id="vpmUIPrepareClpForm"></a>Otherwise, before running the CLP, use <em>Prepare CLP</em> to generate the 1801 file, Verilog netlist, and CLP dofile at the specified path. </p>

<p>
<a id="pgfId-940395"></a></p>
<div class="webflare-div-image">
<img width="668" height="287" src="images/chap4-3.gif" /></div>

<ul><li>
<a id="pgfId-940093"></a><em>1801 File </em>- This field is optional and only required if you want the tool to use a specific 1801 file for the CLP run. If the field is blank, you need to first extract the power intent to ensure that a new 1801 file is available to be exported and placed in the prepareCLP form.</li><li>
<a id="pgfId-943814"></a><em>Liberty Files </em>- This field is optional and only required if you want to include a Liberty file that is not a part of the setup. If the setup already has all the required Liberty files, these files are referred from the setup. </li><li>
<a id="pgfId-943895"></a><em>Netlist Control File </em>- Specify a control file for netlisting. This file contains flags used for netlist customization. The netlist customizations ensure that the power or ground information is available in the netlist in the desired format. </li><li>
<a id="pgfId-940105"></a><em>Netlist View List</em>- Specify a user switch view name list that is to be used for netlisting for the hierarchical designs. </li><li>
<a id="pgfId-940107"></a><em>Output Directory</em>- Specify the path to store a 1801 file, netlist, and dofile.</li><li>
<a id="pgfId-940114"></a><em>Overwrite Existing Directory</em>- Select this check box if you want to overwrite the existing output directory. If this option is deselected, the output directory is created with a unique name on each successive run.</li></ul>





<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-941312"></a>The <em>1801 File</em> and <em>Liberty Files</em> field do not require explicit user inputs, if a setup template file already exists and is loaded for the cellview to extract and verify the power intent.</div>
<p>
<a id="pgfId-940115"></a>The netlist generated by <em>Prepare CLP</em> is different from the general netlist created by NC-Verilog. This netlist includes a list of Verilog stub views for the macro models, single supply analog modules along with their power and ground pins, and the blocks that are binded to the existing power intent (1801). This makes the netlist more compatible with CLP. The log file generated, after the preparations for the CLP run are over, displays the results along with the following details: </p>
<ul><li>
<a id="pgfId-940116"></a>Date and time</li><li>
<a id="pgfId-940117"></a>Design details </li><li>
<a id="pgfId-940118"></a>Form field values </li><li>
<a id="pgfId-940119"></a>Netlist/1801/dofile file paths </li><li>
<a id="pgfId-940120"></a>Netlist error/warnings </li><li>
<a id="pgfId-940121"></a>The &#8216;si.env&#8217; file used for netlisting</li><li>
<a id="pgfId-940122"></a>CLP log file path </li><li>
<a id="pgfId-940123"></a>The CLP Run command for command line<br />
<a id="pgfId-941412"></a><div class="webflare-div-image">
<img width="668" height="669" src="images/chap4-4.gif" /></div></li></ul>











<p>
<a id="pgfId-940126"></a>Then, <a id="cpfRicForm"></a>click <em>Run CLP</em> to start CLP and use the files created during CLP preparation, for power verification. The CLP run initiates when you click <em>OK</em>. </p>
<ul><li>
<a id="pgfId-940131"></a><em>dofile Path </em>- Specify the path of the dofile. </li><li>
<a id="pgfId-940132"></a><em>Run Directory </em>- Specify the CLP run directory. The default value for this field is the current working directory. </li></ul>

<p>
<a id="pgfId-940136"></a>This two-step process, which includes preparing for CLP and running CLP, lets you check the input files and resolve issues, if any, before proceeding for the CLP run. You can also run CLP from Power Manager by specifying a run directory and a CLP dofile. In addition, you can run CLP from the command line once the input files are generated using Power Manager.</p>
<ul><li>
<a id="pgfId-940692"></a><em>Command </em>- <code>lec-nogui-lp-verify -pic -do dofile</code></li></ul>
<p>
<a id="pgfId-941479"></a>After the verification is complete, the generated report is displayed in a separate log window as shown below.</p>

<p>
<a id="pgfId-941446"></a></p>
<div class="webflare-div-image">
<img width="668" height="412" src="images/chap4-5.gif" /></div>
<h2>
<a id="pgfId-940160"></a><a id="49409"></a>Checking Design Hierarchy</h2>

<p>
<a id="pgfId-940161"></a>Before verifying the power intent for your design, it is recommended that you check the connectivity information in the design hierarchy by choosing <em>Check &#8211; Hierarchy</em>. The <strong>
Check Hierarchy</strong>
 form is displayed. Select the appropriate check options on this form and click <em>OK</em>.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-940163"></a>
For more details about the check options, refer to <a actuate="user" class="URL" href="../comphelp/appD.html#schCheckHierForm" show="replace" xml:link="simple">Check Hierarchy Form</a> in the Virtuoso Schematic Editor user guide.This check is not run if you remove netSet properties from the design. </div>
<h2>
<a id="pgfId-940169"></a><a id="58058"></a><a id="40891"></a>Check<a id="cpfFileOverwrite"></a>ing <a id="_summaryForm"></a>Power I<a id="_summaryForm"></a>ntent</h2>

<p>
<a id="pgfId-940170"></a>Power intent can be defined as incomplete in any of the following scenarios:</p>
<ul><li>
<a id="pgfId-940171"></a>Incomplete power domains<ul><li>
<a id="pgfId-940172"></a>Missing power net or ground net</li><li>
<a id="pgfId-940173"></a>Power or ground net is an internal net in a macro model</li><li>
<a id="pgfId-940174"></a>Missing base domain, when shut-off condition is present</li><li>
<a id="pgfId-940175"></a>Specified power or ground nets are not a part of design</li></ul></li><li>
<a id="pgfId-940176"></a>Incomplete low power rules<ul><li>
<a id="pgfId-940177"></a>Incomplete isolation rules</li><li>
<a id="pgfId-940178"></a>Incomplete power switch rules</li></ul></li><li>
<a id="pgfId-940179"></a>Incomplete low power cells<ul><li>
<a id="pgfId-940180"></a>Missing power or ground pins</li><li>
<a id="pgfId-940181"></a>Missing enable pins, specific for the isolation cells</li></ul></li><li>
<a id="pgfId-940182"></a>Missing off conditions<ul><li>
<a id="pgfId-940184"></a>Missing off condition, when switchable domains are present</li></ul></li><li>
<a id="pgfId-940185"></a>Missing power modes<ul><li>
<a id="pgfId-940186"></a>No power mode</li><li>
<a id="pgfId-940187"></a>Missing power mode in which all domains are on</li><li>
<a id="pgfId-940188"></a>Missing power mode in which software domains are off</li></ul></li><li>
<a id="pgfId-940189"></a>Unmapped ports of the design&#8212;All ports of the design must either belong to a power domain, floating ports, or feed-through port list, or the power intent is treated as incomplete</li><li>
<a id="pgfId-940190"></a>Unmapped supply nets in the design&#8212;All supply nets must be a part of some power domain (either as direct Power/Ground net or as equivalent power/ground net), or the power intent is treated as incomplete</li></ul>



















<h2>
<a id="pgfId-941647"></a><a id="43310"></a>Power Intent Verification Requirements</h2>

<p>
<a id="pgfId-941585"></a>The accurate power intent verification using CLP has the following mandatory requirements before proceeding for preparing and subsequently running CLP. </p>
<ul><li>
<a id="pgfId-941586"></a><code>cmos_sch</code>, <code>schematic</code>, or <code>Verilog_PG</code> (Non-text) required as stop views for PDK cells (Standard/Special cells).<ul><li>
<a id="pgfId-941587"></a>If <code>cmos_sch</code>, <code>schematic</code>, or <code>Verilog_PG</code> (symbol) exists with power and ground pins, they can be consumed as it is.</li></ul><br />
<a id="pgfId-941591"></a>A Verilog symbol view with the PG information is illustrated below.<br />
<a id="pgfId-941592"></a><div class="webflare-div-image">
<img width="668" height="182" src="images/chap4-7.gif" /></div></li><li>
<a id="pgfId-941595"></a>A netlist control file having flags for specific netlist customizations. <br />
<a id="pgfId-941596"></a>If you explicitly specify a netlist control file during preparation for running CLP, set the following flags appropriately:<ul><li>
<a id="pgfId-941597"></a>To ensure that the power and ground information is correctly captured in the netlist. This is required for correct power intent verification of the design. <ul><li>
<a id="pgfId-941598"></a><code>hnlInhConnUseDefSigName=&#39;t</code></li><li>
<a id="pgfId-941599"></a><code>vlogifDeclareGlobalNetLocal=&#39;t</code></li><li>
<a id="pgfId-941600"></a><code>hnlPrintInhConAtTop=&#39;t</code></li><li>
<a id="pgfId-941601"></a><code>hnlHonorInhConnEscapeName=&#39;t</code></li><li>
<a id="pgfId-941602"></a><code>hnlVerilogDeclareScalarSig=&#39;t</code></li><li>
<a id="pgfId-941603"></a><code>simVerilogEnableEscapeNameMapping= &#39;t</code></li><li>
<a id="pgfId-941604"></a><code>hnlMapNetInName</code></li><li>
<a id="pgfId-941605"></a><code>hnlMapTermInName</code></li></ul></li><li>
<a id="pgfId-941606"></a>To ensure that redundant information does not show at the module or instance level in the netlist. For example, information of primitive devices (mos/resistor/capacitors and diodes).<br />
<a id="pgfId-941607"></a><code>hnlUserIgnoreCVList</code></li><li>
<a id="pgfId-941609"></a>For creating the stub view (no module definition) for macro Liberty blocks, just an instance line with power/ground nets that is identified by traversing the schematic.<br />
<a id="pgfId-941610"></a><code>hnlUserStubCVList</code></li></ul></li></ul>



























<p>
<a id="pgfId-941611"></a>For more information about the flags used for netlist customization, refer to <em><a actuate="user" class="URL" href="../ncveruser/ncveruserTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso NC Verilog Environment User Guide</a></em> and <em><a actuate="user" class="URL" href="../ossref/ossrefTOC.html#firstpage" show="replace" xml:link="simple">Open Simulation System Reference</a></em>.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap3.html" id="prev" title="Exporting Power Intent of a Design">Exporting Power Intent of a De ...</a></em></b><b><em><a href="VPM_envVars.html" id="nex" title="Environment Variables for Virtuoso Power Manager">Environment Variables for Virt ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>