5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel7.vcd -o mbit_sel7.cdd -v mbit_sel7.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel7.v 1 22 1
2 1 6 120012 3 1 c 0 0 b
2 2 6 d000d 0 0 20404 0 0 32 64 0 0 0 0 0 0 0 0
2 3 6 b000b 0 0 20408 0 0 32 64 1 0 0 0 0 0 0 0
2 4 6 90009 0 0 20408 0 0 32 64 4 0 0 0 0 0 0 0
2 5 6 9000b 0 7 20608 3 4 32 2 21caa faa faa faa faa faa faa faa
2 6 6 7000e 0 24 400 2 5 a
2 7 6 70012 3 35 f00e 1 6
1 a 3 3000c 1 0 31 0 32 1 13aa aa aa aa aa aa aa aa
1 b 4 3000c 1 0 1 0 2 1 130a
4 7 7 7
3 1 main.$u0 "main.$u0" mbit_sel7.v 0 20 1
