

================================================================
== Vivado HLS Report for 'doImgProc'
================================================================
* Date:           Tue Jun 21 16:42:06 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        convolution_2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2359816|  2359816|  2359817|  2359817|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  2359301|  2359301|        15|          9|          1|  262144|    yes   |
        |- Loop 2  |      513|      513|         1|          -|          -|     513|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 9, D = 15, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	17  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	2  / true
17 --> 
	17  / (!exitcond)
* FSM state operations: 

 <State 1>: 3.52ns
ST_1: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_data_V), !map !118

ST_1: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_keep_V), !map !122

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_strb_V), !map !126

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !130

ST_1: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !134

ST_1: stg_23 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !138

ST_1: stg_24 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !142

ST_1: stg_25 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_data_V), !map !146

ST_1: stg_26 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_keep_V), !map !150

ST_1: stg_27 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_strb_V), !map !154

ST_1: stg_28 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !158

ST_1: stg_29 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !162

ST_1: stg_30 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !166

ST_1: stg_31 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !170

ST_1: stg_32 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %kernel), !map !174

ST_1: stg_33 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %operation), !map !180

ST_1: stg_34 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @doImgProc_str) nounwind

ST_1: operation_read [1/1] 1.00ns
:17  %operation_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %operation)

ST_1: lineBuff_val_0 [1/1] 2.71ns
:18  %lineBuff_val_0 = alloca [512 x i8], align 1

ST_1: lineBuff_val_1 [1/1] 2.71ns
:19  %lineBuff_val_1 = alloca [512 x i8], align 1

ST_1: lineBuff_val_2 [1/1] 2.71ns
:20  %lineBuff_val_2 = alloca [512 x i8], align 1

ST_1: stg_39 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_40 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_41 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: stg_42 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i32 %operation, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: empty [1/1] 0.00ns
:25  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i8]* %kernel, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_44 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface([9 x i8]* %kernel, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1809, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind

ST_1: rbegin_i [1/1] 0.00ns
:27  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffer_MD_3_MC_s) nounwind

ST_1: rend_i [1/1] 0.00ns
:28  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffer_MD_3_MC_s, i32 %rbegin_i) nounwind

ST_1: kernel_addr [1/1] 0.00ns
:29  %kernel_addr = getelementptr [9 x i8]* %kernel, i64 0, i64 0

ST_1: kernel_addr_1 [1/1] 0.00ns
:30  %kernel_addr_1 = getelementptr [9 x i8]* %kernel, i64 0, i64 1

ST_1: kernel_addr_2 [1/1] 0.00ns
:31  %kernel_addr_2 = getelementptr [9 x i8]* %kernel, i64 0, i64 2

ST_1: kernel_addr_3 [1/1] 0.00ns
:32  %kernel_addr_3 = getelementptr [9 x i8]* %kernel, i64 0, i64 3

ST_1: kernel_addr_4 [1/1] 0.00ns
:33  %kernel_addr_4 = getelementptr [9 x i8]* %kernel, i64 0, i64 4

ST_1: kernel_addr_5 [1/1] 0.00ns
:34  %kernel_addr_5 = getelementptr [9 x i8]* %kernel, i64 0, i64 5

ST_1: kernel_addr_6 [1/1] 0.00ns
:35  %kernel_addr_6 = getelementptr [9 x i8]* %kernel, i64 0, i64 6

ST_1: kernel_addr_7 [1/1] 0.00ns
:36  %kernel_addr_7 = getelementptr [9 x i8]* %kernel, i64 0, i64 7

ST_1: kernel_addr_8 [1/1] 0.00ns
:37  %kernel_addr_8 = getelementptr [9 x i8]* %kernel, i64 0, i64 8

ST_1: sel_tmp2 [1/1] 2.52ns
:38  %sel_tmp2 = icmp eq i32 %operation_read, 2

ST_1: sel_tmp5 [1/1] 2.52ns
:39  %sel_tmp5 = icmp eq i32 %operation_read, 1

ST_1: sel_tmp8 [1/1] 2.52ns
:40  %sel_tmp8 = icmp eq i32 %operation_read, 0

ST_1: stg_59 [1/1] 1.57ns
:41  br label %1


 <State 2>: 3.90ns
ST_2: tmp_id_V [1/1] 0.00ns
:0  %tmp_id_V = phi i5 [ undef, %0 ], [ %tmp_id_V_1, %._crit_edge75 ]

ST_2: tmp_user_V [1/1] 0.00ns
:1  %tmp_user_V = phi i2 [ undef, %0 ], [ %tmp_user_V_1, %._crit_edge75 ]

ST_2: tmp_strb_V [1/1] 0.00ns
:2  %tmp_strb_V = phi i1 [ undef, %0 ], [ %tmp_strb_V_1, %._crit_edge75 ]

ST_2: tmp_keep_V [1/1] 0.00ns
:3  %tmp_keep_V = phi i1 [ undef, %0 ], [ %tmp_keep_V_1, %._crit_edge75 ]

ST_2: tmp_dest_V [1/1] 0.00ns
:4  %tmp_dest_V = phi i6 [ undef, %0 ], [ %tmp_dest_V_1, %._crit_edge75 ]

ST_2: col_assign [1/1] 0.00ns
:5  %col_assign = phi i32 [ 0, %0 ], [ %idxCol_1, %._crit_edge75 ]

ST_2: idxRow [1/1] 0.00ns
:6  %idxRow = phi i32 [ 0, %0 ], [ %idxRow_1, %._crit_edge75 ]

ST_2: pixConvolved [1/1] 0.00ns
:7  %pixConvolved = phi i32 [ 0, %0 ], [ %pixConvolved_2, %._crit_edge75 ]

ST_2: countWait [1/1] 0.00ns
:8  %countWait = phi i19 [ 1, %0 ], [ %phitmp, %._crit_edge75 ]

ST_2: exitcond1 [1/1] 2.33ns
:9  %exitcond1 = icmp eq i19 %countWait, -262143

ST_2: stg_70 [1/1] 1.57ns
:10  br i1 %exitcond1, label %.preheader, label %.preheader.preheader.i.i_ifconv

ST_2: tmp [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1810)

ST_2: tmp_s [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:10  %tmp_s = zext i32 %col_assign to i64

ST_2: lineBuff_val_1_addr [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:11  %lineBuff_val_1_addr = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_s

ST_2: lineBuff_val_1_load [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:12  %lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1

ST_2: lineBuff_val_2_addr [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:15  %lineBuff_val_2_addr = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_s

ST_2: lineBuff_val_2_load [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:16  %lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1

ST_2: kernel_load [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:23  %kernel_load = load i8* %kernel_addr, align 1

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:78  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)

ST_2: icmp [1/1] 2.50ns
.preheader.preheader.i.i_ifconv:79  %icmp = icmp sgt i31 %tmp_3, 0

ST_2: tmp_4 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:80  %tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)

ST_2: icmp4 [1/1] 2.50ns
.preheader.preheader.i.i_ifconv:81  %icmp4 = icmp sgt i31 %tmp_4, 0

ST_2: or_cond [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:82  %or_cond = and i1 %icmp, %icmp4

ST_2: tmp_11 [1/1] 2.52ns
.preheader.preheader.i.i_ifconv:155  %tmp_11 = icmp slt i32 %col_assign, 511

ST_2: idxCol [1/1] 2.44ns
.preheader.preheader.i.i_ifconv:156  %idxCol = add nsw i32 1, %col_assign

ST_2: idxRow_2 [1/1] 2.44ns
.preheader.preheader.i.i_ifconv:157  %idxRow_2 = add nsw i32 1, %idxRow

ST_2: idxCol_1 [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:158  %idxCol_1 = select i1 %tmp_11, i32 %idxCol, i32 0

ST_2: idxRow_1 [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:159  %idxRow_1 = select i1 %tmp_11, i32 %idxRow, i32 %idxRow_2

ST_2: tmp_12 [1/1] 2.33ns
.preheader.preheader.i.i_ifconv:161  %tmp_12 = icmp ugt i19 %countWait, 513

ST_2: stg_89 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:162  br i1 %tmp_12, label %2, label %._crit_edge75

ST_2: empty_11 [1/1] 0.00ns
._crit_edge75:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1810, i32 %tmp)

ST_2: phitmp [1/1] 2.08ns
._crit_edge75:1  %phitmp = add i19 %countWait, 1

ST_2: stg_92 [1/1] 0.00ns
._crit_edge75:2  br label %1


 <State 3>: 5.42ns
ST_3: empty_10 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:3  %empty_10 = call { i8, i1, i1, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %inStream_V_data_V, i1* %inStream_V_keep_V, i1* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_3: tmp_data_V_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:4  %tmp_data_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 0

ST_3: tmp_keep_V_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:5  %tmp_keep_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 1

ST_3: tmp_strb_V_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:6  %tmp_strb_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 2

ST_3: tmp_user_V_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:7  %tmp_user_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 3

ST_3: tmp_id_V_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:8  %tmp_id_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 5

ST_3: tmp_dest_V_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:9  %tmp_dest_V_1 = extractvalue { i8, i1, i1, i2, i1, i5, i6 } %empty_10, 6

ST_3: lineBuff_val_1_load [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:12  %lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1

ST_3: lineBuff_val_0_addr [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:13  %lineBuff_val_0_addr = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_s

ST_3: stg_102 [1/1] 2.71ns
.preheader.preheader.i.i_ifconv:14  store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1

ST_3: lineBuff_val_2_load [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:16  %lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1

ST_3: stg_104 [1/1] 2.71ns
.preheader.preheader.i.i_ifconv:17  store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1

ST_3: stg_105 [1/1] 2.71ns
.preheader.preheader.i.i_ifconv:18  store i8 %tmp_data_V_1, i8* %lineBuff_val_2_addr, align 1

ST_3: kernel_load [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:23  %kernel_load = load i8* %kernel_addr, align 1

ST_3: kernel_load_1 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:31  %kernel_load_1 = load i8* %kernel_addr_1, align 1


 <State 4>: 5.18ns
ST_4: tmp_7 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:19  %tmp_7 = zext i32 %pixConvolved to i64

ST_4: lineBuff_val_0_addr_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:20  %lineBuff_val_0_addr_1 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_7

ST_4: lineBuff_val_0_load [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:21  %lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1

ST_4: pixConvolved_3 [1/1] 2.44ns
.preheader.preheader.i.i_ifconv:26  %pixConvolved_3 = add nsw i32 1, %pixConvolved

ST_4: tmp_25_0_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:27  %tmp_25_0_1 = zext i32 %pixConvolved_3 to i64

ST_4: lineBuff_val_0_addr_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:28  %lineBuff_val_0_addr_2 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_25_0_1

ST_4: lineBuff_val_0_load_1 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:29  %lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1

ST_4: kernel_load_1 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:31  %kernel_load_1 = load i8* %kernel_addr_1, align 1

ST_4: col_assign_1_0_2 [1/1] 2.44ns
.preheader.preheader.i.i_ifconv:34  %col_assign_1_0_2 = add nsw i32 2, %pixConvolved

ST_4: kernel_load_2 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:39  %kernel_load_2 = load i8* %kernel_addr_2, align 1

ST_4: lineBuff_val_1_addr_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:42  %lineBuff_val_1_addr_1 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_7

ST_4: lineBuff_val_1_load_1 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:43  %lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1

ST_4: lineBuff_val_1_addr_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:48  %lineBuff_val_1_addr_2 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_25_0_1

ST_4: lineBuff_val_1_load_2 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:49  %lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1

ST_4: lineBuff_val_2_addr_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:60  %lineBuff_val_2_addr_1 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_7

ST_4: lineBuff_val_2_load_1 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:61  %lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1

ST_4: lineBuff_val_2_addr_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:66  %lineBuff_val_2_addr_2 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_25_0_1

ST_4: lineBuff_val_2_load_2 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:67  %lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1

ST_4: sel_tmp1 [1/1] 0.00ns (grouped into LUT with out node sel_tmp4)
.preheader.preheader.i.i_ifconv:145  %sel_tmp1 = select i1 %or_cond, i32 %pixConvolved_3, i32 %pixConvolved

ST_4: sel_tmp3 [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:146  %sel_tmp3 = and i1 %or_cond, %sel_tmp2

ST_4: sel_tmp4 [1/1] 1.37ns (out node of the LUT)
.preheader.preheader.i.i_ifconv:147  %sel_tmp4 = select i1 %sel_tmp3, i32 %pixConvolved_3, i32 %sel_tmp1

ST_4: sel_tmp6 [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:148  %sel_tmp6 = and i1 %or_cond, %sel_tmp5

ST_4: sel_tmp7 [1/1] 0.00ns (grouped into LUT with out node pixConvolved_2)
.preheader.preheader.i.i_ifconv:149  %sel_tmp7 = select i1 %sel_tmp6, i32 %pixConvolved_3, i32 %sel_tmp4

ST_4: sel_tmp9 [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:150  %sel_tmp9 = and i1 %or_cond, %sel_tmp8

ST_4: pixConvolved_1 [1/1] 0.00ns (grouped into LUT with out node pixConvolved_2)
.preheader.preheader.i.i_ifconv:151  %pixConvolved_1 = select i1 %sel_tmp9, i32 %pixConvolved_3, i32 %sel_tmp7

ST_4: pixConvolved_2 [1/1] 1.37ns (out node of the LUT)
.preheader.preheader.i.i_ifconv:160  %pixConvolved_2 = select i1 %tmp_11, i32 %pixConvolved_1, i32 0


 <State 5>: 2.71ns
ST_5: lineBuff_val_0_load [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:21  %lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1

ST_5: lineBuff_val_0_load_1 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:29  %lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1

ST_5: tmp_25_0_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:35  %tmp_25_0_2 = zext i32 %col_assign_1_0_2 to i64

ST_5: lineBuff_val_0_addr_3 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:36  %lineBuff_val_0_addr_3 = getelementptr [512 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_25_0_2

ST_5: lineBuff_val_0_load_2 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:37  %lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1

ST_5: kernel_load_2 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:39  %kernel_load_2 = load i8* %kernel_addr_2, align 1

ST_5: lineBuff_val_1_load_1 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:43  %lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1

ST_5: kernel_load_3 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:45  %kernel_load_3 = load i8* %kernel_addr_3, align 1

ST_5: lineBuff_val_1_load_2 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:49  %lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1

ST_5: lineBuff_val_1_addr_3 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:54  %lineBuff_val_1_addr_3 = getelementptr [512 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_25_0_2

ST_5: lineBuff_val_1_load_3 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:55  %lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1

ST_5: lineBuff_val_2_load_1 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:61  %lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1

ST_5: lineBuff_val_2_load_2 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:67  %lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1

ST_5: lineBuff_val_2_addr_3 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:72  %lineBuff_val_2_addr_3 = getelementptr [512 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_25_0_2

ST_5: lineBuff_val_2_load_3 [2/2] 2.71ns
.preheader.preheader.i.i_ifconv:73  %lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1


 <State 6>: 6.38ns
ST_6: val [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:22  %val = zext i8 %lineBuff_val_0_load to i16

ST_6: tmp_5 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:24  %tmp_5 = sext i8 %kernel_load to i16

ST_6: window_val_0_0 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:25  %window_val_0_0 = mul i16 %tmp_5, %val

ST_6: lineBuff_val_0_load_2 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:37  %lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1

ST_6: kernel_load_3 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:45  %kernel_load_3 = load i8* %kernel_addr_3, align 1

ST_6: kernel_load_4 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:51  %kernel_load_4 = load i8* %kernel_addr_4, align 1

ST_6: lineBuff_val_1_load_3 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:55  %lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1

ST_6: lineBuff_val_2_load_3 [1/2] 2.71ns
.preheader.preheader.i.i_ifconv:73  %lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1

ST_6: tmp_14 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:104  %tmp_14 = trunc i16 %window_val_0_0 to i8


 <State 7>: 8.34ns
ST_7: val_0_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:30  %val_0_1 = zext i8 %lineBuff_val_0_load_1 to i16

ST_7: tmp_29_0_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:32  %tmp_29_0_1 = sext i8 %kernel_load_1 to i16

ST_7: window_val_0_1 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:33  %window_val_0_1 = mul i16 %tmp_29_0_1, %val_0_1

ST_7: kernel_load_4 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:51  %kernel_load_4 = load i8* %kernel_addr_4, align 1

ST_7: kernel_load_5 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:57  %kernel_load_5 = load i8* %kernel_addr_5, align 1

ST_7: tmp4 [1/1] 1.96ns
.preheader.preheader.i.i_ifconv:86  %tmp4 = add i16 %window_val_0_0, %window_val_0_1

ST_7: tmp_15 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:105  %tmp_15 = trunc i16 %window_val_0_1 to i8


 <State 8>: 6.38ns
ST_8: val_0_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:38  %val_0_2 = zext i8 %lineBuff_val_0_load_2 to i16

ST_8: tmp_29_0_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:40  %tmp_29_0_2 = sext i8 %kernel_load_2 to i16

ST_8: window_val_0_2 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:41  %window_val_0_2 = mul i16 %tmp_29_0_2, %val_0_2

ST_8: kernel_load_5 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:57  %kernel_load_5 = load i8* %kernel_addr_5, align 1

ST_8: kernel_load_6 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:63  %kernel_load_6 = load i8* %kernel_addr_6, align 1

ST_8: tmp_16 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:108  %tmp_16 = trunc i16 %window_val_0_2 to i8


 <State 9>: 6.74ns
ST_9: val_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:44  %val_1 = zext i8 %lineBuff_val_1_load_1 to i16

ST_9: tmp_29_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:46  %tmp_29_1 = sext i8 %kernel_load_3 to i16

ST_9: window_val_1_0 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:47  %window_val_1_0 = mul i16 %tmp_29_1, %val_1

ST_9: kernel_load_6 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:63  %kernel_load_6 = load i8* %kernel_addr_6, align 1

ST_9: kernel_load_7 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:69  %kernel_load_7 = load i8* %kernel_addr_7, align 1

ST_9: tmp_5_0_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:106  %tmp_5_0_1_i = icmp ult i8 %tmp_15, %tmp_14

ST_9: valInWindow_0_minVal_1_0_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:107  %valInWindow_0_minVal_1_0_1_i = select i1 %tmp_5_0_1_i, i8 %tmp_15, i8 %tmp_14

ST_9: tmp_5_0_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:109  %tmp_5_0_2_i = icmp ult i8 %tmp_16, %valInWindow_0_minVal_1_0_1_i

ST_9: valInWindow_0_minVal_1_0_2_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:110  %valInWindow_0_minVal_1_0_2_i = select i1 %tmp_5_0_2_i, i8 %tmp_16, i8 %valInWindow_0_minVal_1_0_1_i

ST_9: tmp_17 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:111  %tmp_17 = trunc i16 %window_val_1_0 to i8

ST_9: tmp_11_0_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:129  %tmp_11_0_1_i = icmp ugt i8 %tmp_15, %tmp_14

ST_9: valInWindow_0_maxVal_1_0_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:130  %valInWindow_0_maxVal_1_0_1_i = select i1 %tmp_11_0_1_i, i8 %tmp_15, i8 %tmp_14

ST_9: tmp_11_0_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:131  %tmp_11_0_2_i = icmp ugt i8 %tmp_16, %valInWindow_0_maxVal_1_0_1_i

ST_9: valInWindow_0_maxVal_1_0_2_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:132  %valInWindow_0_maxVal_1_0_2_i = select i1 %tmp_11_0_2_i, i8 %tmp_16, i8 %valInWindow_0_maxVal_1_0_1_i


 <State 10>: 6.38ns
ST_10: val_1_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:50  %val_1_1 = zext i8 %lineBuff_val_1_load_2 to i16

ST_10: tmp_29_1_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:52  %tmp_29_1_1 = sext i8 %kernel_load_4 to i16

ST_10: window_val_1_1 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:53  %window_val_1_1 = mul i16 %tmp_29_1_1, %val_1_1

ST_10: kernel_load_7 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:69  %kernel_load_7 = load i8* %kernel_addr_7, align 1

ST_10: kernel_load_8 [2/2] 2.39ns
.preheader.preheader.i.i_ifconv:75  %kernel_load_8 = load i8* %kernel_addr_8, align 1

ST_10: tmp_5_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:112  %tmp_5_1_i = icmp ult i8 %tmp_17, %valInWindow_0_minVal_1_0_2_i

ST_10: valInWindow_0_minVal_1_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:113  %valInWindow_0_minVal_1_1_i = select i1 %tmp_5_1_i, i8 %tmp_17, i8 %valInWindow_0_minVal_1_0_2_i

ST_10: tmp_18 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:114  %tmp_18 = trunc i16 %window_val_1_1 to i8

ST_10: tmp_11_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:133  %tmp_11_1_i = icmp ugt i8 %tmp_17, %valInWindow_0_maxVal_1_0_2_i

ST_10: valInWindow_0_maxVal_1_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:134  %valInWindow_0_maxVal_1_1_i = select i1 %tmp_11_1_i, i8 %tmp_17, i8 %valInWindow_0_maxVal_1_0_2_i


 <State 11>: 6.38ns
ST_11: val_1_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:56  %val_1_2 = zext i8 %lineBuff_val_1_load_3 to i16

ST_11: tmp_29_1_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:58  %tmp_29_1_2 = sext i8 %kernel_load_5 to i16

ST_11: window_val_1_2 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:59  %window_val_1_2 = mul i16 %tmp_29_1_2, %val_1_2

ST_11: kernel_load_8 [1/2] 2.39ns
.preheader.preheader.i.i_ifconv:75  %kernel_load_8 = load i8* %kernel_addr_8, align 1

ST_11: tmp_5_1_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:115  %tmp_5_1_1_i = icmp ult i8 %tmp_18, %valInWindow_0_minVal_1_1_i

ST_11: valInWindow_0_minVal_1_1_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:116  %valInWindow_0_minVal_1_1_1_i = select i1 %tmp_5_1_1_i, i8 %tmp_18, i8 %valInWindow_0_minVal_1_1_i

ST_11: tmp_19 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:117  %tmp_19 = trunc i16 %window_val_1_2 to i8

ST_11: tmp_11_1_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:135  %tmp_11_1_1_i = icmp ugt i8 %tmp_18, %valInWindow_0_maxVal_1_1_i

ST_11: valInWindow_0_maxVal_1_1_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:136  %valInWindow_0_maxVal_1_1_1_i = select i1 %tmp_11_1_1_i, i8 %tmp_18, i8 %valInWindow_0_maxVal_1_1_i


 <State 12>: 6.38ns
ST_12: val_s [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:62  %val_s = zext i8 %lineBuff_val_2_load_1 to i16

ST_12: tmp_29_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:64  %tmp_29_2 = sext i8 %kernel_load_6 to i16

ST_12: window_val_2_0 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:65  %window_val_2_0 = mul i16 %tmp_29_2, %val_s

ST_12: tmp_5_1_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:118  %tmp_5_1_2_i = icmp ult i8 %tmp_19, %valInWindow_0_minVal_1_1_1_i

ST_12: valInWindow_0_minVal_1_1_2_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:119  %valInWindow_0_minVal_1_1_2_i = select i1 %tmp_5_1_2_i, i8 %tmp_19, i8 %valInWindow_0_minVal_1_1_1_i

ST_12: tmp_20 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:120  %tmp_20 = trunc i16 %window_val_2_0 to i8

ST_12: tmp_11_1_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:137  %tmp_11_1_2_i = icmp ugt i8 %tmp_19, %valInWindow_0_maxVal_1_1_1_i

ST_12: valInWindow_0_maxVal_1_1_2_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:138  %valInWindow_0_maxVal_1_1_2_i = select i1 %tmp_11_1_2_i, i8 %tmp_19, i8 %valInWindow_0_maxVal_1_1_1_i


 <State 13>: 8.34ns
ST_13: val_233_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:68  %val_233_1 = zext i8 %lineBuff_val_2_load_2 to i16

ST_13: tmp_29_2_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:70  %tmp_29_2_1 = sext i8 %kernel_load_7 to i16

ST_13: window_val_2_1 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:71  %window_val_2_1 = mul i16 %tmp_29_2_1, %val_233_1

ST_13: tmp1 [1/1] 1.96ns
.preheader.preheader.i.i_ifconv:83  %tmp1 = add i16 %window_val_2_1, %window_val_2_0

ST_13: tmp_5_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:121  %tmp_5_2_i = icmp ult i8 %tmp_20, %valInWindow_0_minVal_1_1_2_i

ST_13: valInWindow_0_minVal_1_2_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:122  %valInWindow_0_minVal_1_2_i = select i1 %tmp_5_2_i, i8 %tmp_20, i8 %valInWindow_0_minVal_1_1_2_i

ST_13: tmp_21 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:123  %tmp_21 = trunc i16 %window_val_2_1 to i8

ST_13: tmp_11_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:139  %tmp_11_2_i = icmp ugt i8 %tmp_20, %valInWindow_0_maxVal_1_1_2_i

ST_13: valInWindow_0_maxVal_1_2_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:140  %valInWindow_0_maxVal_1_2_i = select i1 %tmp_11_2_i, i8 %tmp_20, i8 %valInWindow_0_maxVal_1_1_2_i


 <State 14>: 6.38ns
ST_14: val_233_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:74  %val_233_2 = zext i8 %lineBuff_val_2_load_3 to i16

ST_14: tmp_29_2_2 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:76  %tmp_29_2_2 = sext i8 %kernel_load_8 to i16

ST_14: window_val_2_2 [1/1] 6.38ns
.preheader.preheader.i.i_ifconv:77  %window_val_2_2 = mul i16 %tmp_29_2_2, %val_233_2

ST_14: tmp2 [1/1] 1.73ns
.preheader.preheader.i.i_ifconv:84  %tmp2 = add i16 %window_val_1_1, %window_val_1_2

ST_14: tmp3 [1/1] 1.73ns
.preheader.preheader.i.i_ifconv:85  %tmp3 = add i16 %tmp1, %tmp2

ST_14: tmp_5_2_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:124  %tmp_5_2_1_i = icmp ult i8 %tmp_21, %valInWindow_0_minVal_1_2_i

ST_14: valInWindow_0_minVal_1_2_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:125  %valInWindow_0_minVal_1_2_1_i = select i1 %tmp_5_2_1_i, i8 %tmp_21, i8 %valInWindow_0_minVal_1_2_i

ST_14: tmp_22 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:126  %tmp_22 = trunc i16 %window_val_2_2 to i8

ST_14: tmp_11_2_1_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:141  %tmp_11_2_1_i = icmp ugt i8 %tmp_21, %valInWindow_0_maxVal_1_2_i

ST_14: valInWindow_0_maxVal_1_2_1_i [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:142  %valInWindow_0_maxVal_1_2_1_i = select i1 %tmp_11_2_1_i, i8 %tmp_21, i8 %valInWindow_0_maxVal_1_2_i


 <State 15>: 6.92ns
ST_15: tmp5 [1/1] 1.73ns
.preheader.preheader.i.i_ifconv:87  %tmp5 = add i16 %window_val_2_2, %window_val_0_2

ST_15: tmp6 [1/1] 1.73ns
.preheader.preheader.i.i_ifconv:88  %tmp6 = add i16 %window_val_1_0, %tmp5

ST_15: tmp7 [1/1] 1.73ns
.preheader.preheader.i.i_ifconv:89  %tmp7 = add i16 %tmp4, %tmp6

ST_15: valOutput [1/1] 1.73ns
.preheader.preheader.i.i_ifconv:90  %valOutput = add i16 %tmp3, %tmp7

ST_15: tmp_6 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:92  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %valOutput, i32 15)

ST_15: tmp_9 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:96  %tmp_9 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %valOutput, i32 3, i32 15)

ST_15: tmp_5_2_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:127  %tmp_5_2_2_i = icmp ult i8 %tmp_22, %valInWindow_0_minVal_1_2_1_i

ST_15: valInWindow_0_minVal_1_2_2_i [1/1] 0.00ns (grouped into LUT with out node sel_tmp10)
.preheader.preheader.i.i_ifconv:128  %valInWindow_0_minVal_1_2_2_i = select i1 %tmp_5_2_2_i, i8 %tmp_22, i8 %valInWindow_0_minVal_1_2_1_i

ST_15: tmp_11_2_2_i [1/1] 2.00ns
.preheader.preheader.i.i_ifconv:143  %tmp_11_2_2_i = icmp ugt i8 %tmp_22, %valInWindow_0_maxVal_1_2_1_i

ST_15: valInWindow_0_maxVal_1_2_2_i [1/1] 0.00ns (grouped into LUT with out node sel_tmp)
.preheader.preheader.i.i_ifconv:144  %valInWindow_0_maxVal_1_2_2_i = select i1 %tmp_11_2_2_i, i8 %tmp_22, i8 %valInWindow_0_maxVal_1_2_1_i

ST_15: sel_tmp [1/1] 1.37ns (out node of the LUT)
.preheader.preheader.i.i_ifconv:152  %sel_tmp = select i1 %sel_tmp3, i8 %valInWindow_0_maxVal_1_2_2_i, i8 0

ST_15: sel_tmp10 [1/1] 1.37ns (out node of the LUT)
.preheader.preheader.i.i_ifconv:153  %sel_tmp10 = select i1 %sel_tmp6, i8 %valInWindow_0_minVal_1_2_2_i, i8 %sel_tmp


 <State 16>: 6.66ns
ST_16: empty_9 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)

ST_16: stg_244 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_16: tmp_18_tr [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:91  %tmp_18_tr = sext i16 %valOutput to i17

ST_16: p_neg [1/1] 1.96ns
.preheader.preheader.i.i_ifconv:93  %p_neg = sub i17 0, %tmp_18_tr

ST_16: tmp_8 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:94  %tmp_8 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %p_neg, i32 3, i32 16)

ST_16: tmp_7_cast [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:95  %tmp_7_cast = zext i14 %tmp_8 to i15

ST_16: tmp_1 [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:97  %tmp_1 = sext i13 %tmp_9 to i14

ST_16: tmp_2 [1/1] 1.96ns
.preheader.preheader.i.i_ifconv:98  %tmp_2 = sub i15 0, %tmp_7_cast

ST_16: tmp_10_cast [1/1] 0.00ns
.preheader.preheader.i.i_ifconv:99  %tmp_10_cast = zext i14 %tmp_1 to i15

ST_16: valOutput_1 [1/1] 1.37ns
.preheader.preheader.i.i_ifconv:100  %valOutput_1 = select i1 %tmp_6, i15 %tmp_2, i15 %tmp_10_cast

ST_16: tmp_10 [1/1] 0.00ns (grouped into LUT with out node tmp_data_V)
.preheader.preheader.i.i_ifconv:101  %tmp_10 = trunc i15 %valOutput_1 to i8

ST_16: tmp_13 [1/1] 0.00ns (grouped into LUT with out node tmp_data_V)
.preheader.preheader.i.i_ifconv:102  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %valOutput_1, i32 14)

ST_16: p_s [1/1] 0.00ns (grouped into LUT with out node tmp_data_V)
.preheader.preheader.i.i_ifconv:103  %p_s = select i1 %tmp_13, i8 0, i8 %tmp_10

ST_16: tmp_data_V [1/1] 1.37ns (out node of the LUT)
.preheader.preheader.i.i_ifconv:154  %tmp_data_V = select i1 %sel_tmp9, i8 %p_s, i8 %sel_tmp10

ST_16: stg_257 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 %tmp_data_V, i1 %tmp_keep_V_1, i1 %tmp_strb_V_1, i2 %tmp_user_V_1, i1 false, i5 %tmp_id_V_1, i6 %tmp_dest_V_1)

ST_16: stg_258 [1/1] 0.00ns
:1  br label %._crit_edge75


 <State 17>: 2.07ns
ST_17: countWait_1 [1/1] 0.00ns
.preheader:0  %countWait_1 = phi i10 [ %countWait_2, %3 ], [ 0, %1 ]

ST_17: exitcond [1/1] 2.07ns
.preheader:1  %exitcond = icmp eq i10 %countWait_1, -511

ST_17: empty_12 [1/1] 0.00ns
.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 513, i64 513, i64 513)

ST_17: countWait_2 [1/1] 1.84ns
.preheader:3  %countWait_2 = add i10 %countWait_1, 1

ST_17: stg_263 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %4, label %3

ST_17: tmp_last_V [1/1] 0.00ns
:0  %tmp_last_V = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %countWait_1, i32 9)

ST_17: stg_265 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P(i8* %outStream_V_data_V, i1* %outStream_V_keep_V, i1* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i8 0, i1 %tmp_keep_V, i1 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_17: stg_266 [1/1] 0.00ns
:2  br label %.preheader

ST_17: stg_267 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_18                       (specbitsmap      ) [ 000000000000000000]
stg_19                       (specbitsmap      ) [ 000000000000000000]
stg_20                       (specbitsmap      ) [ 000000000000000000]
stg_21                       (specbitsmap      ) [ 000000000000000000]
stg_22                       (specbitsmap      ) [ 000000000000000000]
stg_23                       (specbitsmap      ) [ 000000000000000000]
stg_24                       (specbitsmap      ) [ 000000000000000000]
stg_25                       (specbitsmap      ) [ 000000000000000000]
stg_26                       (specbitsmap      ) [ 000000000000000000]
stg_27                       (specbitsmap      ) [ 000000000000000000]
stg_28                       (specbitsmap      ) [ 000000000000000000]
stg_29                       (specbitsmap      ) [ 000000000000000000]
stg_30                       (specbitsmap      ) [ 000000000000000000]
stg_31                       (specbitsmap      ) [ 000000000000000000]
stg_32                       (specbitsmap      ) [ 000000000000000000]
stg_33                       (specbitsmap      ) [ 000000000000000000]
stg_34                       (spectopmodule    ) [ 000000000000000000]
operation_read               (read             ) [ 000000000000000000]
lineBuff_val_0               (alloca           ) [ 001111111111111110]
lineBuff_val_1               (alloca           ) [ 001111111111111110]
lineBuff_val_2               (alloca           ) [ 001111111111111110]
stg_39                       (specinterface    ) [ 000000000000000000]
stg_40                       (specinterface    ) [ 000000000000000000]
stg_41                       (specinterface    ) [ 000000000000000000]
stg_42                       (specinterface    ) [ 000000000000000000]
empty                        (specmemcore      ) [ 000000000000000000]
stg_44                       (specinterface    ) [ 000000000000000000]
rbegin_i                     (specregionbegin  ) [ 000000000000000000]
rend_i                       (specregionend    ) [ 000000000000000000]
kernel_addr                  (getelementptr    ) [ 001111111111111110]
kernel_addr_1                (getelementptr    ) [ 001111111111111110]
kernel_addr_2                (getelementptr    ) [ 001111111111111110]
kernel_addr_3                (getelementptr    ) [ 001111111111111110]
kernel_addr_4                (getelementptr    ) [ 001111111111111110]
kernel_addr_5                (getelementptr    ) [ 001111111111111110]
kernel_addr_6                (getelementptr    ) [ 001111111111111110]
kernel_addr_7                (getelementptr    ) [ 001111111111111110]
kernel_addr_8                (getelementptr    ) [ 001111111111111110]
sel_tmp2                     (icmp             ) [ 001111111111111110]
sel_tmp5                     (icmp             ) [ 001111111111111110]
sel_tmp8                     (icmp             ) [ 001111111111111110]
stg_59                       (br               ) [ 011111111111111110]
tmp_id_V                     (phi              ) [ 001111111111111111]
tmp_user_V                   (phi              ) [ 001111111111111111]
tmp_strb_V                   (phi              ) [ 001111111111111111]
tmp_keep_V                   (phi              ) [ 001111111111111111]
tmp_dest_V                   (phi              ) [ 001111111111111111]
col_assign                   (phi              ) [ 001111111111111110]
idxRow                       (phi              ) [ 001111111111111110]
pixConvolved                 (phi              ) [ 001111111111111110]
countWait                    (phi              ) [ 001111111111111110]
exitcond1                    (icmp             ) [ 001111111111111110]
stg_70                       (br               ) [ 001111111111111111]
tmp                          (specregionbegin  ) [ 000000000000000000]
tmp_s                        (zext             ) [ 000100000000000000]
lineBuff_val_1_addr          (getelementptr    ) [ 000100000000000000]
lineBuff_val_2_addr          (getelementptr    ) [ 000100000000000000]
tmp_3                        (partselect       ) [ 000000000000000000]
icmp                         (icmp             ) [ 000000000000000000]
tmp_4                        (partselect       ) [ 000000000000000000]
icmp4                        (icmp             ) [ 000000000000000000]
or_cond                      (and              ) [ 000110000000000000]
tmp_11                       (icmp             ) [ 000110000000000000]
idxCol                       (add              ) [ 000000000000000000]
idxRow_2                     (add              ) [ 000000000000000000]
idxCol_1                     (select           ) [ 011111111111111110]
idxRow_1                     (select           ) [ 011111111111111110]
tmp_12                       (icmp             ) [ 001111111111111110]
stg_89                       (br               ) [ 000000000000000000]
empty_11                     (specregionend    ) [ 000000000000000000]
phitmp                       (add              ) [ 011111111111111110]
stg_92                       (br               ) [ 011111111111111110]
empty_10                     (read             ) [ 000000000000000000]
tmp_data_V_1                 (extractvalue     ) [ 000000000000000000]
tmp_keep_V_1                 (extractvalue     ) [ 011111111111111110]
tmp_strb_V_1                 (extractvalue     ) [ 011111111111111110]
tmp_user_V_1                 (extractvalue     ) [ 011111111111111110]
tmp_id_V_1                   (extractvalue     ) [ 011111111111111110]
tmp_dest_V_1                 (extractvalue     ) [ 011111111111111110]
lineBuff_val_1_load          (load             ) [ 000000000000000000]
lineBuff_val_0_addr          (getelementptr    ) [ 000000000000000000]
stg_102                      (store            ) [ 000000000000000000]
lineBuff_val_2_load          (load             ) [ 000000000000000000]
stg_104                      (store            ) [ 000000000000000000]
stg_105                      (store            ) [ 000000000000000000]
kernel_load                  (load             ) [ 000011100000000000]
tmp_7                        (zext             ) [ 000000000000000000]
lineBuff_val_0_addr_1        (getelementptr    ) [ 000001000000000000]
pixConvolved_3               (add              ) [ 000000000000000000]
tmp_25_0_1                   (zext             ) [ 000000000000000000]
lineBuff_val_0_addr_2        (getelementptr    ) [ 000001000000000000]
kernel_load_1                (load             ) [ 000001110000000000]
col_assign_1_0_2             (add              ) [ 000001000000000000]
lineBuff_val_1_addr_1        (getelementptr    ) [ 000001000000000000]
lineBuff_val_1_addr_2        (getelementptr    ) [ 000001000000000000]
lineBuff_val_2_addr_1        (getelementptr    ) [ 000001000000000000]
lineBuff_val_2_addr_2        (getelementptr    ) [ 000001000000000000]
sel_tmp1                     (select           ) [ 000000000000000000]
sel_tmp3                     (and              ) [ 001111111111111100]
sel_tmp4                     (select           ) [ 000000000000000000]
sel_tmp6                     (and              ) [ 001111111111111100]
sel_tmp7                     (select           ) [ 000000000000000000]
sel_tmp9                     (and              ) [ 001111111111111110]
pixConvolved_1               (select           ) [ 000000000000000000]
pixConvolved_2               (select           ) [ 011111111111111110]
lineBuff_val_0_load          (load             ) [ 000000100000000000]
lineBuff_val_0_load_1        (load             ) [ 000000110000000000]
tmp_25_0_2                   (zext             ) [ 000000000000000000]
lineBuff_val_0_addr_3        (getelementptr    ) [ 000000100000000000]
kernel_load_2                (load             ) [ 000000111000000000]
lineBuff_val_1_load_1        (load             ) [ 000000111100000000]
lineBuff_val_1_load_2        (load             ) [ 000000111110000000]
lineBuff_val_1_addr_3        (getelementptr    ) [ 000000100000000000]
lineBuff_val_2_load_1        (load             ) [ 001100111111100000]
lineBuff_val_2_load_2        (load             ) [ 001110111111110000]
lineBuff_val_2_addr_3        (getelementptr    ) [ 000000100000000000]
val                          (zext             ) [ 000000000000000000]
tmp_5                        (sext             ) [ 000000000000000000]
window_val_0_0               (mul              ) [ 000000010000000000]
lineBuff_val_0_load_2        (load             ) [ 000000011000000000]
kernel_load_3                (load             ) [ 000000011100000000]
lineBuff_val_1_load_3        (load             ) [ 001000011111000000]
lineBuff_val_2_load_3        (load             ) [ 001111011111111000]
tmp_14                       (trunc            ) [ 000000011100000000]
val_0_1                      (zext             ) [ 000000000000000000]
tmp_29_0_1                   (sext             ) [ 000000000000000000]
window_val_0_1               (mul              ) [ 000000000000000000]
kernel_load_4                (load             ) [ 000000001110000000]
tmp4                         (add              ) [ 001111101111111100]
tmp_15                       (trunc            ) [ 000000001100000000]
val_0_2                      (zext             ) [ 000000000000000000]
tmp_29_0_2                   (sext             ) [ 000000000000000000]
window_val_0_2               (mul              ) [ 001111100111111100]
kernel_load_5                (load             ) [ 001000000111000000]
tmp_16                       (trunc            ) [ 000000000100000000]
val_1                        (zext             ) [ 000000000000000000]
tmp_29_1                     (sext             ) [ 000000000000000000]
window_val_1_0               (mul              ) [ 001111100011111100]
kernel_load_6                (load             ) [ 001100000011100000]
tmp_5_0_1_i                  (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_0_1_i (select           ) [ 000000000000000000]
tmp_5_0_2_i                  (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_0_2_i (select           ) [ 000000000010000000]
tmp_17                       (trunc            ) [ 000000000010000000]
tmp_11_0_1_i                 (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_0_1_i (select           ) [ 000000000000000000]
tmp_11_0_2_i                 (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_0_2_i (select           ) [ 000000000010000000]
val_1_1                      (zext             ) [ 000000000000000000]
tmp_29_1_1                   (sext             ) [ 000000000000000000]
window_val_1_1               (mul              ) [ 001111000001111000]
kernel_load_7                (load             ) [ 001110000001110000]
tmp_5_1_i                    (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_1_i   (select           ) [ 001000000001000000]
tmp_18                       (trunc            ) [ 001000000001000000]
tmp_11_1_i                   (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_1_i   (select           ) [ 001000000001000000]
val_1_2                      (zext             ) [ 000000000000000000]
tmp_29_1_2                   (sext             ) [ 000000000000000000]
window_val_1_2               (mul              ) [ 000111000000111000]
kernel_load_8                (load             ) [ 000111000000111000]
tmp_5_1_1_i                  (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_1_1_i (select           ) [ 000100000000100000]
tmp_19                       (trunc            ) [ 000100000000100000]
tmp_11_1_1_i                 (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_1_1_i (select           ) [ 000100000000100000]
val_s                        (zext             ) [ 000000000000000000]
tmp_29_2                     (sext             ) [ 000000000000000000]
window_val_2_0               (mul              ) [ 000010000000010000]
tmp_5_1_2_i                  (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_1_2_i (select           ) [ 000010000000010000]
tmp_20                       (trunc            ) [ 000010000000010000]
tmp_11_1_2_i                 (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_1_2_i (select           ) [ 000010000000010000]
val_233_1                    (zext             ) [ 000000000000000000]
tmp_29_2_1                   (sext             ) [ 000000000000000000]
window_val_2_1               (mul              ) [ 000000000000000000]
tmp1                         (add              ) [ 000001000000001000]
tmp_5_2_i                    (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_2_i   (select           ) [ 000001000000001000]
tmp_21                       (trunc            ) [ 000001000000001000]
tmp_11_2_i                   (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_2_i   (select           ) [ 000001000000001000]
val_233_2                    (zext             ) [ 000000000000000000]
tmp_29_2_2                   (sext             ) [ 000000000000000000]
window_val_2_2               (mul              ) [ 000000100000000100]
tmp2                         (add              ) [ 000000000000000000]
tmp3                         (add              ) [ 000000100000000100]
tmp_5_2_1_i                  (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_2_1_i (select           ) [ 000000100000000100]
tmp_22                       (trunc            ) [ 000000100000000100]
tmp_11_2_1_i                 (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_2_1_i (select           ) [ 000000100000000100]
tmp5                         (add              ) [ 000000000000000000]
tmp6                         (add              ) [ 000000000000000000]
tmp7                         (add              ) [ 000000000000000000]
valOutput                    (add              ) [ 000000010000000010]
tmp_6                        (bitselect        ) [ 000000010000000010]
tmp_9                        (partselect       ) [ 000000010000000010]
tmp_5_2_2_i                  (icmp             ) [ 000000000000000000]
valInWindow_0_minVal_1_2_2_i (select           ) [ 000000000000000000]
tmp_11_2_2_i                 (icmp             ) [ 000000000000000000]
valInWindow_0_maxVal_1_2_2_i (select           ) [ 000000000000000000]
sel_tmp                      (select           ) [ 000000000000000000]
sel_tmp10                    (select           ) [ 000000010000000010]
empty_9                      (speclooptripcount) [ 000000000000000000]
stg_244                      (specpipeline     ) [ 000000000000000000]
tmp_18_tr                    (sext             ) [ 000000000000000000]
p_neg                        (sub              ) [ 000000000000000000]
tmp_8                        (partselect       ) [ 000000000000000000]
tmp_7_cast                   (zext             ) [ 000000000000000000]
tmp_1                        (sext             ) [ 000000000000000000]
tmp_2                        (sub              ) [ 000000000000000000]
tmp_10_cast                  (zext             ) [ 000000000000000000]
valOutput_1                  (select           ) [ 000000000000000000]
tmp_10                       (trunc            ) [ 000000000000000000]
tmp_13                       (bitselect        ) [ 000000000000000000]
p_s                          (select           ) [ 000000000000000000]
tmp_data_V                   (select           ) [ 000000000000000000]
stg_257                      (write            ) [ 000000000000000000]
stg_258                      (br               ) [ 000000000000000000]
countWait_1                  (phi              ) [ 000000000000000001]
exitcond                     (icmp             ) [ 000000000000000001]
empty_12                     (speclooptripcount) [ 000000000000000000]
countWait_2                  (add              ) [ 001000000000000001]
stg_263                      (br               ) [ 000000000000000000]
tmp_last_V                   (bitselect        ) [ 000000000000000000]
stg_265                      (write            ) [ 000000000000000000]
stg_266                      (br               ) [ 001000000000000001]
stg_267                      (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="operation">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="doImgProc_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffer_MD_3_MC_s"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1810"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="lineBuff_val_0_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="lineBuff_val_1_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="lineBuff_val_2_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuff_val_2/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="operation_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_10_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="0" index="4" bw="2" slack="0"/>
<pin id="184" dir="0" index="5" bw="1" slack="0"/>
<pin id="185" dir="0" index="6" bw="5" slack="0"/>
<pin id="186" dir="0" index="7" bw="6" slack="0"/>
<pin id="187" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_10/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="0" index="3" bw="1" slack="0"/>
<pin id="201" dir="0" index="4" bw="2" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="5" slack="0"/>
<pin id="204" dir="0" index="7" bw="6" slack="0"/>
<pin id="205" dir="0" index="8" bw="8" slack="0"/>
<pin id="206" dir="0" index="9" bw="1" slack="1"/>
<pin id="207" dir="0" index="10" bw="1" slack="1"/>
<pin id="208" dir="0" index="11" bw="2" slack="1"/>
<pin id="209" dir="0" index="12" bw="1" slack="0"/>
<pin id="210" dir="0" index="13" bw="5" slack="1"/>
<pin id="211" dir="0" index="14" bw="6" slack="1"/>
<pin id="212" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_257/16 stg_265/17 "/>
</bind>
</comp>

<comp id="223" class="1004" name="kernel_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="kernel_addr_1_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="kernel_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="kernel_addr_3_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="kernel_addr_4_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="kernel_addr_5_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="4" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="kernel_addr_6_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="kernel_addr_7_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="4" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="kernel_addr_8_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="lineBuff_val_1_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="3" bw="9" slack="0"/>
<pin id="365" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="5" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_1_load/2 stg_104/3 lineBuff_val_1_load_1/4 lineBuff_val_1_load_2/4 lineBuff_val_1_load_3/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="lineBuff_val_2_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="0" index="3" bw="9" slack="0"/>
<pin id="382" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="5" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuff_val_2_load/2 stg_105/3 lineBuff_val_2_load_1/4 lineBuff_val_2_load_2/4 lineBuff_val_2_load_3/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="1"/>
<pin id="319" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="320" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/3 kernel_load_2/4 kernel_load_3/5 kernel_load_4/6 kernel_load_5/7 kernel_load_6/8 kernel_load_7/9 kernel_load_8/10 "/>
</bind>
</comp>

<comp id="321" class="1004" name="lineBuff_val_0_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="32" slack="1"/>
<pin id="325" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="3" bw="9" slack="0"/>
<pin id="348" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="330" dir="1" index="2" bw="8" slack="1"/>
<pin id="349" dir="1" index="5" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_102/3 lineBuff_val_0_load/4 lineBuff_val_0_load_1/4 lineBuff_val_0_load_2/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="lineBuff_val_0_addr_1_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="0"/>
<pin id="338" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lineBuff_val_0_addr_2_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_2/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lineBuff_val_1_addr_1_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="lineBuff_val_1_addr_2_gep_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_2/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lineBuff_val_2_addr_1_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_1/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="lineBuff_val_2_addr_2_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_2/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="lineBuff_val_0_addr_3_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_0_addr_3/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="lineBuff_val_1_addr_3_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="32" slack="0"/>
<pin id="396" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_1_addr_3/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="lineBuff_val_2_addr_3_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuff_val_2_addr_3/5 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_id_V_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_id_V_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="5" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_user_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="1"/>
<pin id="421" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V (phireg) "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_user_V_phi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="2" bw="2" slack="1"/>
<pin id="428" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="tmp_strb_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_strb_V_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="1" slack="1"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_keep_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_keep_V_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="1" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_dest_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="1"/>
<pin id="460" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V (phireg) "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_dest_V_phi_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="2" bw="6" slack="1"/>
<pin id="467" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="col_assign_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="col_assign_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_assign/2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="idxRow_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idxRow (phireg) "/>
</bind>
</comp>

<comp id="486" class="1004" name="idxRow_phi_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idxRow/2 "/>
</bind>
</comp>

<comp id="493" class="1005" name="pixConvolved_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved (phireg) "/>
</bind>
</comp>

<comp id="497" class="1004" name="pixConvolved_phi_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="32" slack="1"/>
<pin id="501" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixConvolved/2 "/>
</bind>
</comp>

<comp id="505" class="1005" name="countWait_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="19" slack="1"/>
<pin id="507" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="countWait (phireg) "/>
</bind>
</comp>

<comp id="509" class="1004" name="countWait_phi_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="19" slack="0"/>
<pin id="513" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait/2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="countWait_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="1"/>
<pin id="518" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="countWait_1 (phireg) "/>
</bind>
</comp>

<comp id="520" class="1004" name="countWait_1_phi_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="1" slack="1"/>
<pin id="524" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="countWait_1/17 "/>
</bind>
</comp>

<comp id="527" class="1005" name="reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="3"/>
<pin id="529" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_3 kernel_load_6 "/>
</bind>
</comp>

<comp id="531" class="1005" name="reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="3"/>
<pin id="533" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_4 kernel_load_7 "/>
</bind>
</comp>

<comp id="535" class="1005" name="reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="1"/>
<pin id="537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load lineBuff_val_0_load_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="3"/>
<pin id="542" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_2 kernel_load_5 kernel_load_8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sel_tmp2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="3" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="sel_tmp5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sel_tmp8_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="exitcond1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="19" slack="0"/>
<pin id="564" dir="0" index="1" bw="19" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_s_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="31" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_cond_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_11_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="10" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="idxCol_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxCol/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="idxRow_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idxRow_2/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="idxCol_1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxCol_1/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="idxRow_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="0" index="2" bw="32" slack="0"/>
<pin id="642" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idxRow_1/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_12_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="19" slack="0"/>
<pin id="648" dir="0" index="1" bw="11" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="phitmp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="19" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_data_V_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="24" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_keep_V_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="24" slack="0"/>
<pin id="665" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_1/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_strb_V_1_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="24" slack="0"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_user_V_1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="0"/>
<pin id="673" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_id_V_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="24" slack="0"/>
<pin id="677" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_dest_V_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_1/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_7_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="2"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="pixConvolved_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="32" slack="2"/>
<pin id="693" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixConvolved_3/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_25_0_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_0_1/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="col_assign_1_0_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="2"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_assign_1_0_2/4 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sel_tmp1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="2"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="32" slack="2"/>
<pin id="713" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/4 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sel_tmp3_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="2"/>
<pin id="718" dir="0" index="1" bw="1" slack="3"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="sel_tmp4_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="32" slack="0"/>
<pin id="724" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sel_tmp6_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="2"/>
<pin id="730" dir="0" index="1" bw="1" slack="3"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sel_tmp7_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="32" slack="0"/>
<pin id="735" dir="0" index="2" bw="32" slack="0"/>
<pin id="736" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="sel_tmp9_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="2"/>
<pin id="742" dir="0" index="1" bw="1" slack="3"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="pixConvolved_1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="0"/>
<pin id="747" dir="0" index="2" bw="32" slack="0"/>
<pin id="748" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_1/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="pixConvolved_2_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="2"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="1" slack="0"/>
<pin id="756" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixConvolved_2/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_25_0_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_0_2/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="val_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="1"/>
<pin id="767" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_5_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="3"/>
<pin id="771" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="window_val_0_0_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_0/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_14_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="val_0_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="2"/>
<pin id="785" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_1/7 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_29_0_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="3"/>
<pin id="788" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_0_1/7 "/>
</bind>
</comp>

<comp id="790" class="1004" name="window_val_0_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="8" slack="0"/>
<pin id="792" dir="0" index="1" bw="8" slack="0"/>
<pin id="793" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_1/7 "/>
</bind>
</comp>

<comp id="796" class="1004" name="tmp4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="1"/>
<pin id="798" dir="0" index="1" bw="16" slack="0"/>
<pin id="799" dir="1" index="2" bw="16" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/7 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_15_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="805" class="1004" name="val_0_2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="8" slack="2"/>
<pin id="807" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_0_2/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_29_0_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="3"/>
<pin id="811" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_0_2/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="window_val_0_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="0"/>
<pin id="816" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_0_2/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_16_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="val_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="8" slack="4"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1/9 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_29_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="3"/>
<pin id="828" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_1/9 "/>
</bind>
</comp>

<comp id="830" class="1004" name="window_val_1_0_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="8" slack="0"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_0/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_5_0_1_i_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="2"/>
<pin id="838" dir="0" index="1" bw="8" slack="3"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_0_1_i/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="valInWindow_0_minVal_1_0_1_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="8" slack="2"/>
<pin id="843" dir="0" index="2" bw="8" slack="3"/>
<pin id="844" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_0_1_i/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_5_0_2_i_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="0" index="1" bw="8" slack="0"/>
<pin id="849" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_0_2_i/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="valInWindow_0_minVal_1_0_2_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="1"/>
<pin id="854" dir="0" index="2" bw="8" slack="0"/>
<pin id="855" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_0_2_i/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_17_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="16" slack="0"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_11_0_1_i_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="2"/>
<pin id="864" dir="0" index="1" bw="8" slack="3"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_0_1_i/9 "/>
</bind>
</comp>

<comp id="866" class="1004" name="valInWindow_0_maxVal_1_0_1_i_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="0"/>
<pin id="868" dir="0" index="1" bw="8" slack="2"/>
<pin id="869" dir="0" index="2" bw="8" slack="3"/>
<pin id="870" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_0_1_i/9 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_11_0_2_i_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="1"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_0_2_i/9 "/>
</bind>
</comp>

<comp id="877" class="1004" name="valInWindow_0_maxVal_1_0_2_i_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="0"/>
<pin id="879" dir="0" index="1" bw="8" slack="1"/>
<pin id="880" dir="0" index="2" bw="8" slack="0"/>
<pin id="881" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_0_2_i/9 "/>
</bind>
</comp>

<comp id="884" class="1004" name="val_1_1_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="5"/>
<pin id="886" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_1/10 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_29_1_1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="3"/>
<pin id="889" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_1_1/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="window_val_1_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="0"/>
<pin id="893" dir="0" index="1" bw="8" slack="0"/>
<pin id="894" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_1/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_5_1_i_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="1"/>
<pin id="899" dir="0" index="1" bw="8" slack="1"/>
<pin id="900" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_1_i/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="valInWindow_0_minVal_1_1_i_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="8" slack="1"/>
<pin id="904" dir="0" index="2" bw="8" slack="1"/>
<pin id="905" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_1_i/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_18_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="0"/>
<pin id="909" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="tmp_11_1_i_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="1"/>
<pin id="913" dir="0" index="1" bw="8" slack="1"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_1_i/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="valInWindow_0_maxVal_1_1_i_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="1"/>
<pin id="918" dir="0" index="2" bw="8" slack="1"/>
<pin id="919" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_1_i/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="val_1_2_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="5"/>
<pin id="923" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_1_2/11 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_29_1_2_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="3"/>
<pin id="926" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_1_2/11 "/>
</bind>
</comp>

<comp id="928" class="1004" name="window_val_1_2_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="8" slack="0"/>
<pin id="931" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_1_2/11 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_5_1_1_i_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="8" slack="1"/>
<pin id="936" dir="0" index="1" bw="8" slack="1"/>
<pin id="937" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_1_1_i/11 "/>
</bind>
</comp>

<comp id="938" class="1004" name="valInWindow_0_minVal_1_1_1_i_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="8" slack="1"/>
<pin id="941" dir="0" index="2" bw="8" slack="1"/>
<pin id="942" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_1_1_i/11 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_19_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_11_1_1_i_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="1"/>
<pin id="950" dir="0" index="1" bw="8" slack="1"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_1_1_i/11 "/>
</bind>
</comp>

<comp id="952" class="1004" name="valInWindow_0_maxVal_1_1_1_i_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="1"/>
<pin id="955" dir="0" index="2" bw="8" slack="1"/>
<pin id="956" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_1_1_i/11 "/>
</bind>
</comp>

<comp id="958" class="1004" name="val_s_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="8" slack="7"/>
<pin id="960" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_s/12 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_29_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="8" slack="3"/>
<pin id="963" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_2/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="window_val_2_0_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="8" slack="0"/>
<pin id="968" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_0/12 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_5_1_2_i_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="8" slack="1"/>
<pin id="973" dir="0" index="1" bw="8" slack="1"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_1_2_i/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="valInWindow_0_minVal_1_1_2_i_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="0"/>
<pin id="977" dir="0" index="1" bw="8" slack="1"/>
<pin id="978" dir="0" index="2" bw="8" slack="1"/>
<pin id="979" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_1_2_i/12 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_20_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="0"/>
<pin id="983" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_11_1_2_i_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="1"/>
<pin id="987" dir="0" index="1" bw="8" slack="1"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_1_2_i/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="valInWindow_0_maxVal_1_1_2_i_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="1"/>
<pin id="992" dir="0" index="2" bw="8" slack="1"/>
<pin id="993" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_1_2_i/12 "/>
</bind>
</comp>

<comp id="995" class="1004" name="val_233_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="8"/>
<pin id="997" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_233_1/13 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_29_2_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="3"/>
<pin id="1000" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_2_1/13 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="window_val_2_1_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="8" slack="0"/>
<pin id="1004" dir="0" index="1" bw="8" slack="0"/>
<pin id="1005" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_1/13 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="0"/>
<pin id="1010" dir="0" index="1" bw="16" slack="1"/>
<pin id="1011" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/13 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_5_2_i_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="1"/>
<pin id="1015" dir="0" index="1" bw="8" slack="1"/>
<pin id="1016" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_2_i/13 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="valInWindow_0_minVal_1_2_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="1"/>
<pin id="1020" dir="0" index="2" bw="8" slack="1"/>
<pin id="1021" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_2_i/13 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_21_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="0"/>
<pin id="1025" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_11_2_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="8" slack="1"/>
<pin id="1029" dir="0" index="1" bw="8" slack="1"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_2_i/13 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="valInWindow_0_maxVal_1_2_i_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="8" slack="1"/>
<pin id="1034" dir="0" index="2" bw="8" slack="1"/>
<pin id="1035" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_2_i/13 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="val_233_2_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="8"/>
<pin id="1039" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_233_2/14 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_29_2_2_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="8" slack="3"/>
<pin id="1042" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_2_2/14 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="window_val_2_2_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="0" index="1" bw="8" slack="0"/>
<pin id="1047" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="window_val_2_2/14 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="tmp2_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="16" slack="4"/>
<pin id="1052" dir="0" index="1" bw="16" slack="3"/>
<pin id="1053" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/14 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp3_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="16" slack="1"/>
<pin id="1056" dir="0" index="1" bw="16" slack="0"/>
<pin id="1057" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_5_2_1_i_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="1"/>
<pin id="1061" dir="0" index="1" bw="8" slack="1"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_2_1_i/14 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="valInWindow_0_minVal_1_2_1_i_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="1"/>
<pin id="1066" dir="0" index="2" bw="8" slack="1"/>
<pin id="1067" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_2_1_i/14 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_22_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="0"/>
<pin id="1071" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_11_2_1_i_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="1"/>
<pin id="1075" dir="0" index="1" bw="8" slack="1"/>
<pin id="1076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_2_1_i/14 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="valInWindow_0_maxVal_1_2_1_i_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="1" slack="0"/>
<pin id="1079" dir="0" index="1" bw="8" slack="1"/>
<pin id="1080" dir="0" index="2" bw="8" slack="1"/>
<pin id="1081" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_2_1_i/14 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp5_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="1"/>
<pin id="1085" dir="0" index="1" bw="16" slack="7"/>
<pin id="1086" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/15 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="tmp6_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="6"/>
<pin id="1089" dir="0" index="1" bw="16" slack="0"/>
<pin id="1090" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/15 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp7_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="8"/>
<pin id="1094" dir="0" index="1" bw="16" slack="0"/>
<pin id="1095" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/15 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="valOutput_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="1"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="valOutput/15 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_6_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="16" slack="0"/>
<pin id="1105" dir="0" index="2" bw="5" slack="0"/>
<pin id="1106" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_9_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="13" slack="0"/>
<pin id="1112" dir="0" index="1" bw="16" slack="0"/>
<pin id="1113" dir="0" index="2" bw="3" slack="0"/>
<pin id="1114" dir="0" index="3" bw="5" slack="0"/>
<pin id="1115" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/15 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_5_2_2_i_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="8" slack="1"/>
<pin id="1122" dir="0" index="1" bw="8" slack="1"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_2_2_i/15 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="valInWindow_0_minVal_1_2_2_i_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="8" slack="1"/>
<pin id="1127" dir="0" index="2" bw="8" slack="1"/>
<pin id="1128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_minVal_1_2_2_i/15 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_11_2_2_i_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="0" index="1" bw="8" slack="1"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_2_2_i/15 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="valInWindow_0_maxVal_1_2_2_i_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="1"/>
<pin id="1137" dir="0" index="2" bw="8" slack="1"/>
<pin id="1138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valInWindow_0_maxVal_1_2_2_i/15 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sel_tmp_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="11"/>
<pin id="1142" dir="0" index="1" bw="8" slack="0"/>
<pin id="1143" dir="0" index="2" bw="1" slack="0"/>
<pin id="1144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/15 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sel_tmp10_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="11"/>
<pin id="1149" dir="0" index="1" bw="8" slack="0"/>
<pin id="1150" dir="0" index="2" bw="8" slack="0"/>
<pin id="1151" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp10/15 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_18_tr_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="1"/>
<pin id="1156" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_tr/16 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_neg_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="16" slack="0"/>
<pin id="1160" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/16 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="tmp_8_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="14" slack="0"/>
<pin id="1165" dir="0" index="1" bw="17" slack="0"/>
<pin id="1166" dir="0" index="2" bw="3" slack="0"/>
<pin id="1167" dir="0" index="3" bw="6" slack="0"/>
<pin id="1168" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/16 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_7_cast_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="14" slack="0"/>
<pin id="1175" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/16 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="tmp_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="13" slack="1"/>
<pin id="1179" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_2_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="14" slack="0"/>
<pin id="1183" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_10_cast_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="13" slack="0"/>
<pin id="1188" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/16 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="valOutput_1_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="0" index="1" bw="15" slack="0"/>
<pin id="1193" dir="0" index="2" bw="14" slack="0"/>
<pin id="1194" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOutput_1/16 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_10_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="15" slack="0"/>
<pin id="1199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_13_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="15" slack="0"/>
<pin id="1204" dir="0" index="2" bw="5" slack="0"/>
<pin id="1205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="p_s_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="0" index="2" bw="8" slack="0"/>
<pin id="1213" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/16 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="tmp_data_V_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="12"/>
<pin id="1219" dir="0" index="1" bw="8" slack="0"/>
<pin id="1220" dir="0" index="2" bw="8" slack="1"/>
<pin id="1221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/16 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="exitcond_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="0"/>
<pin id="1226" dir="0" index="1" bw="10" slack="0"/>
<pin id="1227" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/17 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="countWait_2_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="10" slack="0"/>
<pin id="1232" dir="0" index="1" bw="1" slack="0"/>
<pin id="1233" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="countWait_2/17 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_last_V_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="1" slack="0"/>
<pin id="1238" dir="0" index="1" bw="10" slack="0"/>
<pin id="1239" dir="0" index="2" bw="5" slack="0"/>
<pin id="1240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_last_V/17 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="kernel_addr_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="4" slack="1"/>
<pin id="1247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1250" class="1005" name="kernel_addr_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="4" slack="2"/>
<pin id="1252" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="kernel_addr_2_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="4" slack="3"/>
<pin id="1257" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="kernel_addr_3_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="4" slack="4"/>
<pin id="1262" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="kernel_addr_4_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="4" slack="5"/>
<pin id="1267" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="kernel_addr_5_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="4" slack="6"/>
<pin id="1272" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="kernel_addr_6_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="4" slack="7"/>
<pin id="1277" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="kernel_addr_7_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="4" slack="8"/>
<pin id="1282" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="kernel_addr_8_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="4" slack="9"/>
<pin id="1287" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="sel_tmp2_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="3"/>
<pin id="1292" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="sel_tmp5_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="3"/>
<pin id="1297" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="sel_tmp8_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="3"/>
<pin id="1302" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="exitcond1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_s_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="64" slack="1"/>
<pin id="1311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1314" class="1005" name="lineBuff_val_1_addr_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="9" slack="1"/>
<pin id="1316" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr "/>
</bind>
</comp>

<comp id="1319" class="1005" name="lineBuff_val_2_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="9" slack="1"/>
<pin id="1321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr "/>
</bind>
</comp>

<comp id="1324" class="1005" name="or_cond_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="2"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_11_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="1" slack="2"/>
<pin id="1334" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="idxCol_1_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="0"/>
<pin id="1339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idxCol_1 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="idxRow_1_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="0"/>
<pin id="1344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="idxRow_1 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_12_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="14"/>
<pin id="1349" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="phitmp_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="19" slack="0"/>
<pin id="1353" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_keep_V_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="1" slack="1"/>
<pin id="1358" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_strb_V_1_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="1"/>
<pin id="1364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V_1 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_user_V_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="2" slack="1"/>
<pin id="1370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="tmp_id_V_1_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="5" slack="1"/>
<pin id="1376" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="tmp_dest_V_1_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="6" slack="1"/>
<pin id="1382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_1 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="lineBuff_val_0_addr_1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="9" slack="1"/>
<pin id="1388" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_1 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="lineBuff_val_0_addr_2_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="9" slack="1"/>
<pin id="1393" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_2 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="col_assign_1_0_2_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_1_0_2 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="lineBuff_val_1_addr_1_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="9" slack="1"/>
<pin id="1403" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_1 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="lineBuff_val_1_addr_2_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="9" slack="1"/>
<pin id="1408" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_2 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="lineBuff_val_2_addr_1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="9" slack="1"/>
<pin id="1413" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_1 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="lineBuff_val_2_addr_2_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="9" slack="1"/>
<pin id="1418" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_2 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="sel_tmp3_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="1" slack="5"/>
<pin id="1423" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="sel_tmp6_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="1" slack="5"/>
<pin id="1428" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="sel_tmp6 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="sel_tmp9_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="1" slack="2"/>
<pin id="1433" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="pixConvolved_2_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="1"/>
<pin id="1438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pixConvolved_2 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="lineBuff_val_0_load_1_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="8" slack="2"/>
<pin id="1443" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_load_1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="lineBuff_val_0_addr_3_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="9" slack="1"/>
<pin id="1448" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_0_addr_3 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="lineBuff_val_1_load_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="8" slack="4"/>
<pin id="1453" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="lineBuff_val_1_load_2_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="8" slack="5"/>
<pin id="1458" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_2 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="lineBuff_val_1_addr_3_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="9" slack="1"/>
<pin id="1463" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_addr_3 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="lineBuff_val_2_load_1_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="8" slack="7"/>
<pin id="1468" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_1 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="lineBuff_val_2_load_2_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="8" slack="8"/>
<pin id="1473" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_2 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="lineBuff_val_2_addr_3_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="9" slack="1"/>
<pin id="1478" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_addr_3 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="window_val_0_0_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="16" slack="1"/>
<pin id="1483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_0_0 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="lineBuff_val_1_load_3_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="8" slack="5"/>
<pin id="1488" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="lineBuff_val_1_load_3 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="lineBuff_val_2_load_3_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="8" slack="8"/>
<pin id="1493" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="lineBuff_val_2_load_3 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="tmp_14_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="3"/>
<pin id="1498" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp4_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="8"/>
<pin id="1506" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_15_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="2"/>
<pin id="1511" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="window_val_0_2_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="16" slack="7"/>
<pin id="1519" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="window_val_0_2 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_16_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="8" slack="1"/>
<pin id="1524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="window_val_1_0_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="16" slack="6"/>
<pin id="1532" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="window_val_1_0 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="valInWindow_0_minVal_1_0_2_i_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="8" slack="1"/>
<pin id="1537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_1_0_2_i "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_17_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="8" slack="1"/>
<pin id="1543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="valInWindow_0_maxVal_1_0_2_i_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="8" slack="1"/>
<pin id="1551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_1_0_2_i "/>
</bind>
</comp>

<comp id="1555" class="1005" name="window_val_1_1_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="16" slack="4"/>
<pin id="1557" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="window_val_1_1 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="valInWindow_0_minVal_1_1_i_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="1"/>
<pin id="1562" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_1_1_i "/>
</bind>
</comp>

<comp id="1566" class="1005" name="tmp_18_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="8" slack="1"/>
<pin id="1568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="valInWindow_0_maxVal_1_1_i_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="8" slack="1"/>
<pin id="1576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_1_1_i "/>
</bind>
</comp>

<comp id="1580" class="1005" name="window_val_1_2_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="16" slack="3"/>
<pin id="1582" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="window_val_1_2 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="valInWindow_0_minVal_1_1_1_i_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="8" slack="1"/>
<pin id="1587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_1_1_1_i "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_19_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="8" slack="1"/>
<pin id="1593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="valInWindow_0_maxVal_1_1_1_i_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="8" slack="1"/>
<pin id="1601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_1_1_1_i "/>
</bind>
</comp>

<comp id="1605" class="1005" name="window_val_2_0_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="16" slack="1"/>
<pin id="1607" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_0 "/>
</bind>
</comp>

<comp id="1610" class="1005" name="valInWindow_0_minVal_1_1_2_i_reg_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="8" slack="1"/>
<pin id="1612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_1_1_2_i "/>
</bind>
</comp>

<comp id="1616" class="1005" name="tmp_20_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="8" slack="1"/>
<pin id="1618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="valInWindow_0_maxVal_1_1_2_i_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="8" slack="1"/>
<pin id="1626" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_1_1_2_i "/>
</bind>
</comp>

<comp id="1630" class="1005" name="tmp1_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="16" slack="1"/>
<pin id="1632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="valInWindow_0_minVal_1_2_i_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="1"/>
<pin id="1637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_1_2_i "/>
</bind>
</comp>

<comp id="1641" class="1005" name="tmp_21_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="8" slack="1"/>
<pin id="1643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="valInWindow_0_maxVal_1_2_i_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="8" slack="1"/>
<pin id="1651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_1_2_i "/>
</bind>
</comp>

<comp id="1655" class="1005" name="window_val_2_2_reg_1655">
<pin_list>
<pin id="1656" dir="0" index="0" bw="16" slack="1"/>
<pin id="1657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_val_2_2 "/>
</bind>
</comp>

<comp id="1660" class="1005" name="tmp3_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="16" slack="1"/>
<pin id="1662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="valInWindow_0_minVal_1_2_1_i_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="8" slack="1"/>
<pin id="1667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_minVal_1_2_1_i "/>
</bind>
</comp>

<comp id="1671" class="1005" name="tmp_22_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="8" slack="1"/>
<pin id="1673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="valInWindow_0_maxVal_1_2_1_i_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="1"/>
<pin id="1681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="valInWindow_0_maxVal_1_2_1_i "/>
</bind>
</comp>

<comp id="1685" class="1005" name="valOutput_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="16" slack="1"/>
<pin id="1687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="valOutput "/>
</bind>
</comp>

<comp id="1690" class="1005" name="tmp_6_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="1"/>
<pin id="1692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="tmp_9_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="13" slack="1"/>
<pin id="1697" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="sel_tmp10_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="8" slack="1"/>
<pin id="1702" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp10 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="countWait_2_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="10" slack="0"/>
<pin id="1710" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="countWait_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="114" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="6" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="178" pin=5"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="178" pin=6"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="178" pin=7"/></net>

<net id="213"><net_src comp="144" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="217"><net_src comp="20" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="221"><net_src comp="146" pin="0"/><net_sink comp="196" pin=12"/></net>

<net id="222"><net_src comp="124" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="40" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="72" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="74" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="76" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="28" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="78" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="28" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="82" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="326"><net_src comp="70" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="301" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="312" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="334" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="3"/><net_sink comp="327" pin=3"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="357"><net_src comp="351" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="3"/><net_sink comp="301" pin=3"/></net>

<net id="373"><net_src comp="70" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="3"/><net_sink comp="312" pin=3"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="3"/><net_sink comp="327" pin=3"/></net>

<net id="397"><net_src comp="70" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="392" pin="3"/><net_sink comp="301" pin=3"/></net>

<net id="404"><net_src comp="70" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="399" pin="3"/><net_sink comp="312" pin=3"/></net>

<net id="409"><net_src comp="90" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="196" pin=13"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="422"><net_src comp="92" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="196" pin=11"/></net>

<net id="430"><net_src comp="419" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="424" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="435"><net_src comp="94" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="443"><net_src comp="432" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="437" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="456"><net_src comp="445" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="450" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="461"><net_src comp="96" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="196" pin=14"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="463" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="46" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="503"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="497" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="508"><net_src comp="98" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="148" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="530"><net_src comp="317" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="317" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="538"><net_src comp="327" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="327" pin="5"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="317" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="172" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="86" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="172" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="88" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="172" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="509" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="100" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="475" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="580"><net_src comp="104" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="486" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="88" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="106" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="588"><net_src comp="574" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="108" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="596"><net_src comp="104" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="475" pin="4"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="88" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="106" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="604"><net_src comp="590" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="108" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="584" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="475" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="110" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="88" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="475" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="486" pin="4"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="612" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="618" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="46" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="643"><net_src comp="612" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="486" pin="4"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="624" pin="2"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="509" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="112" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="509" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="98" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="178" pin="8"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="666"><net_src comp="178" pin="8"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="178" pin="8"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="178" pin="8"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="178" pin="8"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="178" pin="8"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="493" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="694"><net_src comp="88" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="493" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="707"><net_src comp="86" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="493" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="690" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="715"><net_src comp="493" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="725"><net_src comp="716" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="690" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="709" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="690" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="720" pin="3"/><net_sink comp="732" pin=2"/></net>

<net id="749"><net_src comp="740" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="690" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="732" pin="3"/><net_sink comp="744" pin=2"/></net>

<net id="757"><net_src comp="744" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="46" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="762"><net_src comp="759" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="768"><net_src comp="535" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="527" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="765" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="773" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="531" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="783" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="800"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="790" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="535" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="540" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="805" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="829"><net_src comp="527" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="826" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="823" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="850"><net_src comp="840" pin="3"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="846" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="840" pin="3"/><net_sink comp="851" pin=2"/></net>

<net id="861"><net_src comp="830" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="871"><net_src comp="862" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="876"><net_src comp="866" pin="3"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="872" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="883"><net_src comp="866" pin="3"/><net_sink comp="877" pin=2"/></net>

<net id="890"><net_src comp="531" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="884" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="906"><net_src comp="897" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="891" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="927"><net_src comp="540" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="921" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="943"><net_src comp="934" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="947"><net_src comp="928" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="964"><net_src comp="527" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="958" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="980"><net_src comp="971" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="965" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="994"><net_src comp="985" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="1001"><net_src comp="531" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="998" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="995" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1022"><net_src comp="1013" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1026"><net_src comp="1002" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1043"><net_src comp="540" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1040" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1037" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1058"><net_src comp="1050" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1068"><net_src comp="1059" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="1044" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1082"><net_src comp="1073" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1091"><net_src comp="1083" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1096"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="116" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=1"/></net>

<net id="1109"><net_src comp="118" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1116"><net_src comp="120" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="1097" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1118"><net_src comp="122" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1119"><net_src comp="118" pin="0"/><net_sink comp="1110" pin=3"/></net>

<net id="1129"><net_src comp="1120" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1139"><net_src comp="1130" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1145"><net_src comp="1134" pin="3"/><net_sink comp="1140" pin=1"/></net>

<net id="1146"><net_src comp="124" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1152"><net_src comp="1124" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1153"><net_src comp="1140" pin="3"/><net_sink comp="1147" pin=2"/></net>

<net id="1161"><net_src comp="132" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1154" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1169"><net_src comp="134" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1170"><net_src comp="1157" pin="2"/><net_sink comp="1163" pin=1"/></net>

<net id="1171"><net_src comp="122" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1172"><net_src comp="136" pin="0"/><net_sink comp="1163" pin=3"/></net>

<net id="1176"><net_src comp="1163" pin="4"/><net_sink comp="1173" pin=0"/></net>

<net id="1184"><net_src comp="138" pin="0"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="1173" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="1177" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1195"><net_src comp="1180" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1196"><net_src comp="1186" pin="1"/><net_sink comp="1190" pin=2"/></net>

<net id="1200"><net_src comp="1190" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1206"><net_src comp="140" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="1190" pin="3"/><net_sink comp="1201" pin=1"/></net>

<net id="1208"><net_src comp="142" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1214"><net_src comp="1201" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1215"><net_src comp="124" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1216"><net_src comp="1197" pin="1"/><net_sink comp="1209" pin=2"/></net>

<net id="1222"><net_src comp="1209" pin="3"/><net_sink comp="1217" pin=1"/></net>

<net id="1223"><net_src comp="1217" pin="3"/><net_sink comp="196" pin=8"/></net>

<net id="1228"><net_src comp="520" pin="4"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="150" pin="0"/><net_sink comp="1224" pin=1"/></net>

<net id="1234"><net_src comp="520" pin="4"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="154" pin="0"/><net_sink comp="1230" pin=1"/></net>

<net id="1241"><net_src comp="156" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="520" pin="4"/><net_sink comp="1236" pin=1"/></net>

<net id="1243"><net_src comp="158" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1244"><net_src comp="1236" pin="3"/><net_sink comp="196" pin=12"/></net>

<net id="1248"><net_src comp="223" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1253"><net_src comp="231" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1258"><net_src comp="239" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1263"><net_src comp="247" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1268"><net_src comp="255" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1273"><net_src comp="263" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1278"><net_src comp="271" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1283"><net_src comp="279" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1288"><net_src comp="287" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1293"><net_src comp="544" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1298"><net_src comp="550" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1303"><net_src comp="556" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1308"><net_src comp="562" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="568" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="1317"><net_src comp="295" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1322"><net_src comp="306" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1327"><net_src comp="606" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1331"><net_src comp="1324" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1335"><net_src comp="612" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1340"><net_src comp="630" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1345"><net_src comp="638" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1350"><net_src comp="646" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1354"><net_src comp="652" pin="2"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="1359"><net_src comp="663" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1361"><net_src comp="1356" pin="1"/><net_sink comp="196" pin=9"/></net>

<net id="1365"><net_src comp="667" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="196" pin=10"/></net>

<net id="1371"><net_src comp="671" pin="1"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1373"><net_src comp="1368" pin="1"/><net_sink comp="196" pin=11"/></net>

<net id="1377"><net_src comp="675" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1379"><net_src comp="1374" pin="1"/><net_sink comp="196" pin=13"/></net>

<net id="1383"><net_src comp="679" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="196" pin=14"/></net>

<net id="1389"><net_src comp="334" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1394"><net_src comp="341" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="1399"><net_src comp="703" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1404"><net_src comp="351" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1409"><net_src comp="358" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="1414"><net_src comp="368" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1419"><net_src comp="375" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="1424"><net_src comp="716" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1429"><net_src comp="728" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1434"><net_src comp="740" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1439"><net_src comp="752" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="1444"><net_src comp="327" pin="5"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1449"><net_src comp="385" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="327" pin=3"/></net>

<net id="1454"><net_src comp="301" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1459"><net_src comp="301" pin="5"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1464"><net_src comp="392" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="301" pin=3"/></net>

<net id="1469"><net_src comp="312" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1474"><net_src comp="312" pin="5"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1479"><net_src comp="399" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="1484"><net_src comp="773" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1489"><net_src comp="301" pin="5"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1494"><net_src comp="312" pin="5"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1499"><net_src comp="779" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="840" pin=2"/></net>

<net id="1502"><net_src comp="1496" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1503"><net_src comp="1496" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="1507"><net_src comp="796" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1512"><net_src comp="801" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1515"><net_src comp="1509" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1516"><net_src comp="1509" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1520"><net_src comp="813" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1525"><net_src comp="819" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1527"><net_src comp="1522" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1528"><net_src comp="1522" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="1529"><net_src comp="1522" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1533"><net_src comp="830" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1538"><net_src comp="851" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="1540"><net_src comp="1535" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="1544"><net_src comp="858" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1547"><net_src comp="1541" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1548"><net_src comp="1541" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1552"><net_src comp="877" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="915" pin=2"/></net>

<net id="1558"><net_src comp="891" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1563"><net_src comp="901" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1565"><net_src comp="1560" pin="1"/><net_sink comp="938" pin=2"/></net>

<net id="1569"><net_src comp="907" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1571"><net_src comp="1566" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1572"><net_src comp="1566" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1573"><net_src comp="1566" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1577"><net_src comp="915" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1579"><net_src comp="1574" pin="1"/><net_sink comp="952" pin=2"/></net>

<net id="1583"><net_src comp="928" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1588"><net_src comp="938" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="975" pin=2"/></net>

<net id="1594"><net_src comp="944" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1596"><net_src comp="1591" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1597"><net_src comp="1591" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1598"><net_src comp="1591" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1602"><net_src comp="952" pin="3"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="989" pin=2"/></net>

<net id="1608"><net_src comp="965" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1613"><net_src comp="975" pin="3"/><net_sink comp="1610" pin=0"/></net>

<net id="1614"><net_src comp="1610" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1615"><net_src comp="1610" pin="1"/><net_sink comp="1017" pin=2"/></net>

<net id="1619"><net_src comp="981" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1621"><net_src comp="1616" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1622"><net_src comp="1616" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1623"><net_src comp="1616" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1627"><net_src comp="989" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1027" pin=1"/></net>

<net id="1629"><net_src comp="1624" pin="1"/><net_sink comp="1031" pin=2"/></net>

<net id="1633"><net_src comp="1008" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1638"><net_src comp="1017" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1640"><net_src comp="1635" pin="1"/><net_sink comp="1063" pin=2"/></net>

<net id="1644"><net_src comp="1023" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1647"><net_src comp="1641" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1648"><net_src comp="1641" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1652"><net_src comp="1031" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1654"><net_src comp="1649" pin="1"/><net_sink comp="1077" pin=2"/></net>

<net id="1658"><net_src comp="1044" pin="2"/><net_sink comp="1655" pin=0"/></net>

<net id="1659"><net_src comp="1655" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1663"><net_src comp="1054" pin="2"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1668"><net_src comp="1063" pin="3"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="1124" pin=2"/></net>

<net id="1674"><net_src comp="1069" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1677"><net_src comp="1671" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1678"><net_src comp="1671" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1682"><net_src comp="1077" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1134" pin=2"/></net>

<net id="1688"><net_src comp="1097" pin="2"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1693"><net_src comp="1102" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1698"><net_src comp="1110" pin="4"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1703"><net_src comp="1147" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1217" pin=2"/></net>

<net id="1711"><net_src comp="1230" pin="2"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="520" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {16 17 }
	Port: outStream_V_keep_V | {16 17 }
	Port: outStream_V_strb_V | {16 17 }
	Port: outStream_V_user_V | {16 17 }
	Port: outStream_V_last_V | {16 17 }
	Port: outStream_V_id_V | {16 17 }
	Port: outStream_V_dest_V | {16 17 }
 - Input state : 
	Port: doImgProc : inStream_V_data_V | {3 }
	Port: doImgProc : inStream_V_keep_V | {3 }
	Port: doImgProc : inStream_V_strb_V | {3 }
	Port: doImgProc : inStream_V_user_V | {3 }
	Port: doImgProc : inStream_V_last_V | {3 }
	Port: doImgProc : inStream_V_id_V | {3 }
	Port: doImgProc : inStream_V_dest_V | {3 }
	Port: doImgProc : kernel | {2 3 4 5 6 7 8 9 10 11 }
	Port: doImgProc : operation | {1 }
  - Chain level:
	State 1
		rend_i : 1
	State 2
		exitcond1 : 1
		stg_70 : 2
		tmp_s : 1
		lineBuff_val_1_addr : 2
		lineBuff_val_1_load : 3
		lineBuff_val_2_addr : 2
		lineBuff_val_2_load : 3
		tmp_3 : 1
		icmp : 2
		tmp_4 : 1
		icmp4 : 2
		or_cond : 3
		tmp_11 : 1
		idxCol : 1
		idxRow_2 : 1
		idxCol_1 : 2
		idxRow_1 : 2
		tmp_12 : 1
		stg_89 : 2
		empty_11 : 1
		phitmp : 1
	State 3
		stg_102 : 1
		stg_104 : 1
		stg_105 : 1
	State 4
		lineBuff_val_0_addr_1 : 1
		lineBuff_val_0_load : 2
		tmp_25_0_1 : 1
		lineBuff_val_0_addr_2 : 2
		lineBuff_val_0_load_1 : 3
		lineBuff_val_1_addr_1 : 1
		lineBuff_val_1_load_1 : 2
		lineBuff_val_1_addr_2 : 2
		lineBuff_val_1_load_2 : 3
		lineBuff_val_2_addr_1 : 1
		lineBuff_val_2_load_1 : 2
		lineBuff_val_2_addr_2 : 2
		lineBuff_val_2_load_2 : 3
		sel_tmp1 : 1
		sel_tmp4 : 2
		sel_tmp7 : 3
		pixConvolved_1 : 4
		pixConvolved_2 : 5
	State 5
		lineBuff_val_0_addr_3 : 1
		lineBuff_val_0_load_2 : 2
		lineBuff_val_1_addr_3 : 1
		lineBuff_val_1_load_3 : 2
		lineBuff_val_2_addr_3 : 1
		lineBuff_val_2_load_3 : 2
	State 6
		window_val_0_0 : 1
		tmp_14 : 2
	State 7
		window_val_0_1 : 1
		tmp4 : 2
		tmp_15 : 2
	State 8
		window_val_0_2 : 1
		tmp_16 : 2
	State 9
		window_val_1_0 : 1
		valInWindow_0_minVal_1_0_1_i : 1
		tmp_5_0_2_i : 2
		valInWindow_0_minVal_1_0_2_i : 3
		tmp_17 : 2
		valInWindow_0_maxVal_1_0_1_i : 1
		tmp_11_0_2_i : 2
		valInWindow_0_maxVal_1_0_2_i : 3
	State 10
		window_val_1_1 : 1
		valInWindow_0_minVal_1_1_i : 1
		tmp_18 : 2
		valInWindow_0_maxVal_1_1_i : 1
	State 11
		window_val_1_2 : 1
		valInWindow_0_minVal_1_1_1_i : 1
		tmp_19 : 2
		valInWindow_0_maxVal_1_1_1_i : 1
	State 12
		window_val_2_0 : 1
		valInWindow_0_minVal_1_1_2_i : 1
		tmp_20 : 2
		valInWindow_0_maxVal_1_1_2_i : 1
	State 13
		window_val_2_1 : 1
		tmp1 : 2
		valInWindow_0_minVal_1_2_i : 1
		tmp_21 : 2
		valInWindow_0_maxVal_1_2_i : 1
	State 14
		window_val_2_2 : 1
		tmp3 : 1
		valInWindow_0_minVal_1_2_1_i : 1
		tmp_22 : 2
		valInWindow_0_maxVal_1_2_1_i : 1
	State 15
		tmp6 : 1
		tmp7 : 2
		valOutput : 3
		tmp_6 : 4
		tmp_9 : 4
		valInWindow_0_minVal_1_2_2_i : 1
		valInWindow_0_maxVal_1_2_2_i : 1
		sel_tmp : 2
		sel_tmp10 : 3
	State 16
		p_neg : 1
		tmp_8 : 2
		tmp_7_cast : 3
		tmp_2 : 4
		tmp_10_cast : 1
		valOutput_1 : 5
		tmp_10 : 6
		tmp_13 : 6
		p_s : 7
		tmp_data_V : 8
		stg_257 : 9
	State 17
		exitcond : 1
		countWait_2 : 1
		stg_263 : 2
		tmp_last_V : 1
		stg_265 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            idxCol_1_fu_630           |    0    |    0    |    32   |
|          |            idxRow_1_fu_638           |    0    |    0    |    32   |
|          |            sel_tmp1_fu_709           |    0    |    0    |    32   |
|          |            sel_tmp4_fu_720           |    0    |    0    |    32   |
|          |            sel_tmp7_fu_732           |    0    |    0    |    32   |
|          |         pixConvolved_1_fu_744        |    0    |    0    |    32   |
|          |         pixConvolved_2_fu_752        |    0    |    0    |    32   |
|          |  valInWindow_0_minVal_1_0_1_i_fu_840 |    0    |    0    |    8    |
|          |  valInWindow_0_minVal_1_0_2_i_fu_851 |    0    |    0    |    8    |
|          |  valInWindow_0_maxVal_1_0_1_i_fu_866 |    0    |    0    |    8    |
|          |  valInWindow_0_maxVal_1_0_2_i_fu_877 |    0    |    0    |    8    |
|          |   valInWindow_0_minVal_1_1_i_fu_901  |    0    |    0    |    8    |
|          |   valInWindow_0_maxVal_1_1_i_fu_915  |    0    |    0    |    8    |
|  select  |  valInWindow_0_minVal_1_1_1_i_fu_938 |    0    |    0    |    8    |
|          |  valInWindow_0_maxVal_1_1_1_i_fu_952 |    0    |    0    |    8    |
|          |  valInWindow_0_minVal_1_1_2_i_fu_975 |    0    |    0    |    8    |
|          |  valInWindow_0_maxVal_1_1_2_i_fu_989 |    0    |    0    |    8    |
|          |  valInWindow_0_minVal_1_2_i_fu_1017  |    0    |    0    |    8    |
|          |  valInWindow_0_maxVal_1_2_i_fu_1031  |    0    |    0    |    8    |
|          | valInWindow_0_minVal_1_2_1_i_fu_1063 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_1_2_1_i_fu_1077 |    0    |    0    |    8    |
|          | valInWindow_0_minVal_1_2_2_i_fu_1124 |    0    |    0    |    8    |
|          | valInWindow_0_maxVal_1_2_2_i_fu_1134 |    0    |    0    |    8    |
|          |            sel_tmp_fu_1140           |    0    |    0    |    8    |
|          |           sel_tmp10_fu_1147          |    0    |    0    |    8    |
|          |          valOutput_1_fu_1190         |    0    |    0    |    15   |
|          |              p_s_fu_1209             |    0    |    0    |    8    |
|          |          tmp_data_V_fu_1217          |    0    |    0    |    8    |
|----------|--------------------------------------|---------|---------|---------|
|          |             idxCol_fu_618            |    0    |    0    |    32   |
|          |            idxRow_2_fu_624           |    0    |    0    |    32   |
|          |             phitmp_fu_652            |    0    |    0    |    19   |
|          |         pixConvolved_3_fu_690        |    0    |    0    |    32   |
|          |        col_assign_1_0_2_fu_703       |    0    |    0    |    32   |
|          |              tmp4_fu_796             |    0    |    0    |    16   |
|    add   |             tmp1_fu_1008             |    0    |    0    |    16   |
|          |             tmp2_fu_1050             |    0    |    0    |    8    |
|          |             tmp3_fu_1054             |    0    |    0    |    8    |
|          |             tmp5_fu_1083             |    0    |    0    |    8    |
|          |             tmp6_fu_1087             |    0    |    0    |    8    |
|          |             tmp7_fu_1092             |    0    |    0    |    8    |
|          |           valOutput_fu_1097          |    0    |    0    |    8    |
|          |          countWait_2_fu_1230         |    0    |    0    |    10   |
|----------|--------------------------------------|---------|---------|---------|
|          |            sel_tmp2_fu_544           |    0    |    0    |    11   |
|          |            sel_tmp5_fu_550           |    0    |    0    |    11   |
|          |            sel_tmp8_fu_556           |    0    |    0    |    11   |
|          |           exitcond1_fu_562           |    0    |    0    |    7    |
|          |              icmp_fu_584             |    0    |    0    |    11   |
|          |             icmp4_fu_600             |    0    |    0    |    11   |
|          |             tmp_11_fu_612            |    0    |    0    |    11   |
|          |             tmp_12_fu_646            |    0    |    0    |    7    |
|          |          tmp_5_0_1_i_fu_836          |    0    |    0    |    3    |
|          |          tmp_5_0_2_i_fu_846          |    0    |    0    |    3    |
|          |          tmp_11_0_1_i_fu_862         |    0    |    0    |    3    |
|          |          tmp_11_0_2_i_fu_872         |    0    |    0    |    3    |
|   icmp   |           tmp_5_1_i_fu_897           |    0    |    0    |    3    |
|          |           tmp_11_1_i_fu_911          |    0    |    0    |    3    |
|          |          tmp_5_1_1_i_fu_934          |    0    |    0    |    3    |
|          |          tmp_11_1_1_i_fu_948         |    0    |    0    |    3    |
|          |          tmp_5_1_2_i_fu_971          |    0    |    0    |    3    |
|          |          tmp_11_1_2_i_fu_985         |    0    |    0    |    3    |
|          |           tmp_5_2_i_fu_1013          |    0    |    0    |    3    |
|          |          tmp_11_2_i_fu_1027          |    0    |    0    |    3    |
|          |          tmp_5_2_1_i_fu_1059         |    0    |    0    |    3    |
|          |         tmp_11_2_1_i_fu_1073         |    0    |    0    |    3    |
|          |          tmp_5_2_2_i_fu_1120         |    0    |    0    |    3    |
|          |         tmp_11_2_2_i_fu_1130         |    0    |    0    |    3    |
|          |           exitcond_fu_1224           |    0    |    0    |    4    |
|----------|--------------------------------------|---------|---------|---------|
|    sub   |             p_neg_fu_1157            |    0    |    0    |    16   |
|          |             tmp_2_fu_1180            |    0    |    0    |    14   |
|----------|--------------------------------------|---------|---------|---------|
|          |         window_val_0_0_fu_773        |    1    |    0    |    0    |
|          |         window_val_0_1_fu_790        |    1    |    0    |    0    |
|          |         window_val_0_2_fu_813        |    1    |    0    |    0    |
|          |         window_val_1_0_fu_830        |    1    |    0    |    0    |
|    mul   |         window_val_1_1_fu_891        |    1    |    0    |    0    |
|          |         window_val_1_2_fu_928        |    1    |    0    |    0    |
|          |         window_val_2_0_fu_965        |    1    |    0    |    0    |
|          |        window_val_2_1_fu_1002        |    1    |    0    |    0    |
|          |        window_val_2_2_fu_1044        |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |            or_cond_fu_606            |    0    |    0    |    1    |
|    and   |            sel_tmp3_fu_716           |    0    |    0    |    1    |
|          |            sel_tmp6_fu_728           |    0    |    0    |    1    |
|          |            sel_tmp9_fu_740           |    0    |    0    |    1    |
|----------|--------------------------------------|---------|---------|---------|
|   read   |      operation_read_read_fu_172      |    0    |    0    |    0    |
|          |         empty_10_read_fu_178         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |           grp_write_fu_196           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_s_fu_568             |    0    |    0    |    0    |
|          |             tmp_7_fu_683             |    0    |    0    |    0    |
|          |           tmp_25_0_1_fu_696          |    0    |    0    |    0    |
|          |           tmp_25_0_2_fu_759          |    0    |    0    |    0    |
|          |              val_fu_765              |    0    |    0    |    0    |
|          |            val_0_1_fu_783            |    0    |    0    |    0    |
|          |            val_0_2_fu_805            |    0    |    0    |    0    |
|   zext   |             val_1_fu_823             |    0    |    0    |    0    |
|          |            val_1_1_fu_884            |    0    |    0    |    0    |
|          |            val_1_2_fu_921            |    0    |    0    |    0    |
|          |             val_s_fu_958             |    0    |    0    |    0    |
|          |           val_233_1_fu_995           |    0    |    0    |    0    |
|          |           val_233_2_fu_1037          |    0    |    0    |    0    |
|          |          tmp_7_cast_fu_1173          |    0    |    0    |    0    |
|          |          tmp_10_cast_fu_1186         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_3_fu_574             |    0    |    0    |    0    |
|partselect|             tmp_4_fu_590             |    0    |    0    |    0    |
|          |             tmp_9_fu_1110            |    0    |    0    |    0    |
|          |             tmp_8_fu_1163            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          tmp_data_V_1_fu_658         |    0    |    0    |    0    |
|          |          tmp_keep_V_1_fu_663         |    0    |    0    |    0    |
|extractvalue|          tmp_strb_V_1_fu_667         |    0    |    0    |    0    |
|          |          tmp_user_V_1_fu_671         |    0    |    0    |    0    |
|          |           tmp_id_V_1_fu_675          |    0    |    0    |    0    |
|          |          tmp_dest_V_1_fu_679         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_5_fu_769             |    0    |    0    |    0    |
|          |           tmp_29_0_1_fu_786          |    0    |    0    |    0    |
|          |           tmp_29_0_2_fu_809          |    0    |    0    |    0    |
|          |            tmp_29_1_fu_826           |    0    |    0    |    0    |
|          |           tmp_29_1_1_fu_887          |    0    |    0    |    0    |
|   sext   |           tmp_29_1_2_fu_924          |    0    |    0    |    0    |
|          |            tmp_29_2_fu_961           |    0    |    0    |    0    |
|          |           tmp_29_2_1_fu_998          |    0    |    0    |    0    |
|          |          tmp_29_2_2_fu_1040          |    0    |    0    |    0    |
|          |           tmp_18_tr_fu_1154          |    0    |    0    |    0    |
|          |             tmp_1_fu_1177            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_14_fu_779            |    0    |    0    |    0    |
|          |             tmp_15_fu_801            |    0    |    0    |    0    |
|          |             tmp_16_fu_819            |    0    |    0    |    0    |
|          |             tmp_17_fu_858            |    0    |    0    |    0    |
|   trunc  |             tmp_18_fu_907            |    0    |    0    |    0    |
|          |             tmp_19_fu_944            |    0    |    0    |    0    |
|          |             tmp_20_fu_981            |    0    |    0    |    0    |
|          |            tmp_21_fu_1023            |    0    |    0    |    0    |
|          |            tmp_22_fu_1069            |    0    |    0    |    0    |
|          |            tmp_10_fu_1197            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |             tmp_6_fu_1102            |    0    |    0    |    0    |
| bitselect|            tmp_13_fu_1201            |    0    |    0    |    0    |
|          |          tmp_last_V_fu_1236          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    9    |    0    |   802   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|lineBuff_val_0|    1   |    0   |    0   |
|lineBuff_val_1|    1   |    0   |    0   |
|lineBuff_val_2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|      col_assign_1_0_2_reg_1396      |   32   |
|          col_assign_reg_471         |   32   |
|         countWait_1_reg_516         |   10   |
|         countWait_2_reg_1708        |   10   |
|          countWait_reg_505          |   19   |
|          exitcond1_reg_1305         |    1   |
|          idxCol_1_reg_1337          |   32   |
|          idxRow_1_reg_1342          |   32   |
|            idxRow_reg_482           |   32   |
|        kernel_addr_1_reg_1250       |    4   |
|        kernel_addr_2_reg_1255       |    4   |
|        kernel_addr_3_reg_1260       |    4   |
|        kernel_addr_4_reg_1265       |    4   |
|        kernel_addr_5_reg_1270       |    4   |
|        kernel_addr_6_reg_1275       |    4   |
|        kernel_addr_7_reg_1280       |    4   |
|        kernel_addr_8_reg_1285       |    4   |
|         kernel_addr_reg_1245        |    4   |
|    lineBuff_val_0_addr_1_reg_1386   |    9   |
|    lineBuff_val_0_addr_2_reg_1391   |    9   |
|    lineBuff_val_0_addr_3_reg_1446   |    9   |
|    lineBuff_val_0_load_1_reg_1441   |    8   |
|    lineBuff_val_1_addr_1_reg_1401   |    9   |
|    lineBuff_val_1_addr_2_reg_1406   |    9   |
|    lineBuff_val_1_addr_3_reg_1461   |    9   |
|     lineBuff_val_1_addr_reg_1314    |    9   |
|    lineBuff_val_1_load_1_reg_1451   |    8   |
|    lineBuff_val_1_load_2_reg_1456   |    8   |
|    lineBuff_val_1_load_3_reg_1486   |    8   |
|    lineBuff_val_2_addr_1_reg_1411   |    9   |
|    lineBuff_val_2_addr_2_reg_1416   |    9   |
|    lineBuff_val_2_addr_3_reg_1476   |    9   |
|     lineBuff_val_2_addr_reg_1319    |    9   |
|    lineBuff_val_2_load_1_reg_1466   |    8   |
|    lineBuff_val_2_load_2_reg_1471   |    8   |
|    lineBuff_val_2_load_3_reg_1491   |    8   |
|           or_cond_reg_1324          |    1   |
|           phitmp_reg_1351           |   19   |
|       pixConvolved_2_reg_1436       |   32   |
|         pixConvolved_reg_493        |   32   |
|               reg_527               |    8   |
|               reg_531               |    8   |
|               reg_535               |    8   |
|               reg_540               |    8   |
|          sel_tmp10_reg_1700         |    8   |
|          sel_tmp2_reg_1290          |    1   |
|          sel_tmp3_reg_1421          |    1   |
|          sel_tmp5_reg_1295          |    1   |
|          sel_tmp6_reg_1426          |    1   |
|          sel_tmp8_reg_1300          |    1   |
|          sel_tmp9_reg_1431          |    1   |
|            tmp1_reg_1630            |   16   |
|            tmp3_reg_1660            |   16   |
|            tmp4_reg_1504            |   16   |
|           tmp_11_reg_1332           |    1   |
|           tmp_12_reg_1347           |    1   |
|           tmp_14_reg_1496           |    8   |
|           tmp_15_reg_1509           |    8   |
|           tmp_16_reg_1522           |    8   |
|           tmp_17_reg_1541           |    8   |
|           tmp_18_reg_1566           |    8   |
|           tmp_19_reg_1591           |    8   |
|           tmp_20_reg_1616           |    8   |
|           tmp_21_reg_1641           |    8   |
|           tmp_22_reg_1671           |    8   |
|            tmp_6_reg_1690           |    1   |
|            tmp_9_reg_1695           |   13   |
|        tmp_dest_V_1_reg_1380        |    6   |
|          tmp_dest_V_reg_458         |    6   |
|         tmp_id_V_1_reg_1374         |    5   |
|           tmp_id_V_reg_406          |    5   |
|        tmp_keep_V_1_reg_1356        |    1   |
|          tmp_keep_V_reg_445         |    1   |
|            tmp_s_reg_1309           |   64   |
|        tmp_strb_V_1_reg_1362        |    1   |
|          tmp_strb_V_reg_432         |    1   |
|        tmp_user_V_1_reg_1368        |    2   |
|          tmp_user_V_reg_419         |    2   |
|valInWindow_0_maxVal_1_0_2_i_reg_1549|    8   |
|valInWindow_0_maxVal_1_1_1_i_reg_1599|    8   |
|valInWindow_0_maxVal_1_1_2_i_reg_1624|    8   |
| valInWindow_0_maxVal_1_1_i_reg_1574 |    8   |
|valInWindow_0_maxVal_1_2_1_i_reg_1679|    8   |
| valInWindow_0_maxVal_1_2_i_reg_1649 |    8   |
|valInWindow_0_minVal_1_0_2_i_reg_1535|    8   |
|valInWindow_0_minVal_1_1_1_i_reg_1585|    8   |
|valInWindow_0_minVal_1_1_2_i_reg_1610|    8   |
| valInWindow_0_minVal_1_1_i_reg_1560 |    8   |
|valInWindow_0_minVal_1_2_1_i_reg_1665|    8   |
| valInWindow_0_minVal_1_2_i_reg_1635 |    8   |
|          valOutput_reg_1685         |   16   |
|       window_val_0_0_reg_1481       |   16   |
|       window_val_0_2_reg_1517       |   16   |
|       window_val_1_0_reg_1530       |   16   |
|       window_val_1_1_reg_1555       |   16   |
|       window_val_1_2_reg_1580       |   16   |
|       window_val_2_0_reg_1605       |   16   |
|       window_val_2_2_reg_1655       |   16   |
+-------------------------------------+--------+
|                Total                |   975  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_196   |  p8  |   2  |   8  |   16   ||    8    |
|   grp_write_fu_196   |  p9  |   2  |   1  |    2   ||    1    |
|   grp_write_fu_196   |  p10 |   2  |   1  |    2   ||    1    |
|   grp_write_fu_196   |  p11 |   2  |   2  |    4   ||    2    |
|   grp_write_fu_196   |  p12 |   2  |   1  |    2   ||    1    |
|   grp_write_fu_196   |  p13 |   2  |   5  |   10   ||    5    |
|   grp_write_fu_196   |  p14 |   2  |   6  |   12   ||    6    |
|   grp_access_fu_301  |  p0  |   4  |   9  |   36   ||    9    |
|   grp_access_fu_301  |  p3  |   4  |   9  |   36   ||    9    |
|   grp_access_fu_312  |  p0  |   4  |   9  |   36   ||    9    |
|   grp_access_fu_312  |  p3  |   4  |   9  |   36   ||    9    |
|   grp_access_fu_317  |  p0  |   9  |   4  |   36   ||    8    |
|   grp_access_fu_327  |  p0  |   3  |   9  |   27   ||    9    |
|   grp_access_fu_327  |  p3  |   4  |   9  |   36   ||    9    |
|   tmp_id_V_reg_406   |  p0  |   2  |   5  |   10   ||    5    |
|  tmp_user_V_reg_419  |  p0  |   2  |   2  |    4   ||    2    |
|  tmp_strb_V_reg_432  |  p0  |   2  |   1  |    2   ||    1    |
|  tmp_keep_V_reg_445  |  p0  |   2  |   1  |    2   ||    1    |
|  tmp_dest_V_reg_458  |  p0  |   2  |   6  |   12   ||    6    |
| pixConvolved_reg_493 |  p0  |   2  |  32  |   64   ||    32   |
|        reg_535       |  p0  |   2  |   8  |   16   ||    8    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   401  ||  33.655 ||   141   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   802  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   33   |    -   |   141  |
|  Register |    -   |    -   |    -   |   975  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    9   |   33   |   975  |   943  |
+-----------+--------+--------+--------+--------+--------+
