Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 18 16:28:44 2022
| Host         : Kage running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SRAM_timing_summary_routed.rpt -rpx SRAM_timing_summary_routed.rpx
| Design       : SRAM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.903        0.000                      0                   45        0.318        0.000                      0                   45        4.500        0.000                       0                   293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.903        0.000                      0                   45        0.318        0.000                      0                   45        4.500        0.000                       0                   293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 d30/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 2.435ns (31.403%)  route 5.319ns (68.597%))
  Logic Levels:           8  (CARRY4=1 LUT1=1 LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.706     5.309    d30/CLK
    SLICE_X7Y73          FDCE                                         r  d30/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.456     5.765 f  d30/Q_reg[1]/Q
                         net (fo=1, routed)           1.102     6.866    d31/Q[1]
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124     6.990 f  d31/data_out_OBUFT[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.990    d27/Q_reg[1]_3
    SLICE_X8Y72          MUXF7 (Prop_muxf7_I1_O)      0.214     7.204 f  d27/data_out_OBUFT[1]_inst_i_2/O
                         net (fo=1, routed)           0.896     8.100    d27/data_out_OBUFT[1]_inst_i_2_n_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.297     8.397 f  d27/data_out_OBUFT[1]_inst_i_1/O
                         net (fo=2, routed)           0.660     9.057    d27/data_out_OBUF[1]
    SLICE_X1Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.181 f  d27/data_digit_lcd1_carry_i_3/O
                         net (fo=8, routed)           0.431     9.612    d27/data_digit_lcd_reg[2]
    SLICE_X3Y77          LUT1 (Prop_lut1_I0_O)        0.124     9.736 r  d27/data_digit_lcd1_carry_i_7/O
                         net (fo=1, routed)           0.000     9.736    lcd/S[1]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.376 r  lcd/data_digit_lcd1_carry/O[3]
                         net (fo=6, routed)           1.047    11.423    lcd/data_digit_lcd1_carry_n_4
    SLICE_X4Y78          LUT6 (Prop_lut6_I1_O)        0.306    11.729 r  lcd/data_digit_lcd[3]_i_3/O
                         net (fo=1, routed)           0.633    12.363    lcd/data_digit_lcd[3]_i_3_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.150    12.513 r  lcd/data_digit_lcd[3]_i_2/O
                         net (fo=1, routed)           0.550    13.063    lcd/data_digit_lcd[3]_i_2_n_0
    SLICE_X1Y78          FDCE                                         r  lcd/data_digit_lcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.593    15.016    lcd/CLK
    SLICE_X1Y78          FDCE                                         r  lcd/data_digit_lcd_reg[3]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X1Y78          FDCE (Setup_fdce_C_D)       -0.274    14.965    lcd/data_digit_lcd_reg[3]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -13.063    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 d30/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 2.671ns (34.746%)  route 5.016ns (65.254%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.706     5.309    d30/CLK
    SLICE_X7Y73          FDCE                                         r  d30/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.419     5.728 r  d30/Q_reg[5]/Q
                         net (fo=1, routed)           1.100     6.828    d31/Q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  d31/data_out_OBUFT[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    d27/Q_reg[5]_3
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I1_O)      0.214     7.341 r  d27/data_out_OBUFT[5]_inst_i_2/O
                         net (fo=1, routed)           1.049     8.390    d27/data_out_OBUFT[5]_inst_i_2_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.297     8.687 r  d27/data_out_OBUFT[5]_inst_i_1/O
                         net (fo=2, routed)           0.452     9.139    d27/data_out_OBUF[5]
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     9.263 r  d27/data_digit_lcd1_carry__0_i_2/O
                         net (fo=8, routed)           0.700     9.964    d27/data_digit_lcd_reg[0]_2
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.124    10.088 r  d27/data_digit_lcd1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.088    lcd/Q_reg[7][1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.728 r  lcd/data_digit_lcd1_carry__0/O[3]
                         net (fo=6, routed)           0.769    11.496    lcd/data_digit_lcd1_carry__0_n_4
    SLICE_X4Y79          LUT6 (Prop_lut6_I4_O)        0.306    11.802 f  lcd/data_digit_lcd[0]_i_6/O
                         net (fo=1, routed)           0.648    12.450    lcd/data_digit_lcd[0]_i_6_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I3_O)        0.124    12.574 r  lcd/data_digit_lcd[0]_i_3/O
                         net (fo=1, routed)           0.298    12.872    lcd/data_digit_lcd[0]_i_3_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.124    12.996 r  lcd/data_digit_lcd[0]_i_1/O
                         net (fo=1, routed)           0.000    12.996    lcd/data_digit_lcd[0]_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.594    15.017    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[0]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y79          FDCE (Setup_fdce_C_D)        0.031    15.271    lcd/data_digit_lcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -12.996    
  -------------------------------------------------------------------
                         slack                                  2.275    

Slack (MET) :             2.737ns  (required time - arrival time)
  Source:                 d30/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 2.427ns (33.598%)  route 4.797ns (66.402%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.706     5.309    d30/CLK
    SLICE_X7Y73          FDCE                                         r  d30/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.419     5.728 r  d30/Q_reg[6]/Q
                         net (fo=1, routed)           0.996     6.724    d31/Q[6]
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.296     7.020 r  d31/data_out_OBUFT[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.020    d27/Q_reg[6]_3
    SLICE_X5Y72          MUXF7 (Prop_muxf7_I1_O)      0.217     7.237 r  d27/data_out_OBUFT[6]_inst_i_2/O
                         net (fo=1, routed)           0.948     8.186    d27/data_out_OBUFT[6]_inst_i_2_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.299     8.485 r  d27/data_out_OBUFT[6]_inst_i_1/O
                         net (fo=2, routed)           0.685     9.170    d27/data_out_OBUF[6]
    SLICE_X3Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.294 r  d27/data_digit_lcd1_carry__0_i_1/O
                         net (fo=8, routed)           0.912    10.206    d27/data_digit_lcd_reg[0]_3
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124    10.330 r  d27/data_digit_lcd0_inferred__0__1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    10.330    lcd/Q_reg[6]_0[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.822 f  lcd/data_digit_lcd0_inferred__0__1_carry__0/CO[1]
                         net (fo=2, routed)           0.821    11.643    lcd/data_digit_lcd0_inferred__0__1_carry__0_n_2
    SLICE_X3Y79          LUT4 (Prop_lut4_I0_O)        0.332    11.975 r  lcd/data_digit_lcd[1]_i_2/O
                         net (fo=1, routed)           0.433    12.408    lcd/data_digit_lcd[1]_i_2_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124    12.532 r  lcd/data_digit_lcd[1]_i_1/O
                         net (fo=1, routed)           0.000    12.532    lcd/data_digit_lcd[1]_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.594    15.017    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y79          FDCE (Setup_fdce_C_D)        0.029    15.269    lcd/data_digit_lcd_reg[1]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.532    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 d30/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.483ns (35.539%)  route 4.504ns (64.460%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.706     5.309    d30/CLK
    SLICE_X7Y73          FDCE                                         r  d30/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.419     5.728 r  d30/Q_reg[5]/Q
                         net (fo=1, routed)           1.100     6.828    d31/Q[5]
    SLICE_X8Y73          LUT6 (Prop_lut6_I1_O)        0.299     7.127 r  d31/data_out_OBUFT[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.127    d27/Q_reg[5]_3
    SLICE_X8Y73          MUXF7 (Prop_muxf7_I1_O)      0.214     7.341 r  d27/data_out_OBUFT[5]_inst_i_2/O
                         net (fo=1, routed)           1.049     8.390    d27/data_out_OBUFT[5]_inst_i_2_n_0
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.297     8.687 r  d27/data_out_OBUFT[5]_inst_i_1/O
                         net (fo=2, routed)           0.452     9.139    d27/data_out_OBUF[5]
    SLICE_X3Y74          LUT2 (Prop_lut2_I0_O)        0.124     9.263 r  d27/data_digit_lcd1_carry__0_i_2/O
                         net (fo=8, routed)           0.700     9.964    d27/data_digit_lcd_reg[0]_2
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.124    10.088 r  d27/data_digit_lcd1_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.088    lcd/Q_reg[7][1]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.668 r  lcd/data_digit_lcd1_carry__0/O[2]
                         net (fo=6, routed)           1.043    11.711    lcd/data_digit_lcd1_carry__0_n_5
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.302    12.013 r  lcd/data_digit_lcd[2]_i_2/O
                         net (fo=1, routed)           0.159    12.171    lcd/data_digit_lcd[2]_i_2_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    12.295 r  lcd/data_digit_lcd[2]_i_1/O
                         net (fo=1, routed)           0.000    12.295    lcd/data_digit_lcd[2]_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  lcd/data_digit_lcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.591    15.014    lcd/CLK
    SLICE_X4Y78          FDCE                                         r  lcd/data_digit_lcd_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.031    15.268    lcd/data_digit_lcd_reg[2]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 lcd/tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.076ns (24.874%)  route 3.250ns (75.126%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.717     5.320    lcd/CLK
    SLICE_X0Y83          FDCE                                         r  lcd/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  lcd/tick_reg[21]/Q
                         net (fo=2, routed)           0.828     6.604    lcd/tick[21]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.728 f  lcd/tick[26]_i_7/O
                         net (fo=1, routed)           0.280     7.007    lcd/tick[26]_i_7_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  lcd/tick[26]_i_6/O
                         net (fo=1, routed)           0.579     7.710    lcd/tick[26]_i_6_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  lcd/tick[26]_i_3/O
                         net (fo=1, routed)           0.425     8.259    lcd/tick[26]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.640     9.023    lcd/tick[26]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  lcd/data_digit_lcd[3]_i_1/O
                         net (fo=9, routed)           0.498     9.646    lcd/data_digit_lcd_1
    SLICE_X1Y78          FDCE                                         r  lcd/data_digit_lcd_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.593    15.016    lcd/CLK
    SLICE_X1Y78          FDCE                                         r  lcd/data_digit_lcd_reg[3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDCE (Setup_fdce_C_CE)      -0.205    15.050    lcd/data_digit_lcd_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.646    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 lcd/tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.076ns (25.363%)  route 3.166ns (74.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.717     5.320    lcd/CLK
    SLICE_X0Y83          FDCE                                         r  lcd/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  lcd/tick_reg[21]/Q
                         net (fo=2, routed)           0.828     6.604    lcd/tick[21]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.728 f  lcd/tick[26]_i_7/O
                         net (fo=1, routed)           0.280     7.007    lcd/tick[26]_i_7_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  lcd/tick[26]_i_6/O
                         net (fo=1, routed)           0.579     7.710    lcd/tick[26]_i_6_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  lcd/tick[26]_i_3/O
                         net (fo=1, routed)           0.425     8.259    lcd/tick[26]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.640     9.023    lcd/tick[26]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  lcd/data_digit_lcd[3]_i_1/O
                         net (fo=9, routed)           0.415     9.562    lcd/data_digit_lcd_1
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.594    15.017    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[0]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDCE (Setup_fdce_C_CE)      -0.205    15.051    lcd/data_digit_lcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 lcd/tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.076ns (25.363%)  route 3.166ns (74.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.717     5.320    lcd/CLK
    SLICE_X0Y83          FDCE                                         r  lcd/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  lcd/tick_reg[21]/Q
                         net (fo=2, routed)           0.828     6.604    lcd/tick[21]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.728 f  lcd/tick[26]_i_7/O
                         net (fo=1, routed)           0.280     7.007    lcd/tick[26]_i_7_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  lcd/tick[26]_i_6/O
                         net (fo=1, routed)           0.579     7.710    lcd/tick[26]_i_6_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  lcd/tick[26]_i_3/O
                         net (fo=1, routed)           0.425     8.259    lcd/tick[26]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.640     9.023    lcd/tick[26]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  lcd/data_digit_lcd[3]_i_1/O
                         net (fo=9, routed)           0.415     9.562    lcd/data_digit_lcd_1
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.594    15.017    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDCE (Setup_fdce_C_CE)      -0.205    15.051    lcd/data_digit_lcd_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 lcd/tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/digit_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.076ns (25.363%)  route 3.166ns (74.637%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.717     5.320    lcd/CLK
    SLICE_X0Y83          FDCE                                         r  lcd/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  lcd/tick_reg[21]/Q
                         net (fo=2, routed)           0.828     6.604    lcd/tick[21]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.728 f  lcd/tick[26]_i_7/O
                         net (fo=1, routed)           0.280     7.007    lcd/tick[26]_i_7_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  lcd/tick[26]_i_6/O
                         net (fo=1, routed)           0.579     7.710    lcd/tick[26]_i_6_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  lcd/tick[26]_i_3/O
                         net (fo=1, routed)           0.425     8.259    lcd/tick[26]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.640     9.023    lcd/tick[26]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  lcd/data_digit_lcd[3]_i_1/O
                         net (fo=9, routed)           0.415     9.562    lcd/data_digit_lcd_1
    SLICE_X3Y79          FDCE                                         r  lcd/digit_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.594    15.017    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/digit_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y79          FDCE (Setup_fdce_C_CE)      -0.205    15.051    lcd/digit_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.562    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 lcd/tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.076ns (25.535%)  route 3.138ns (74.465%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.717     5.320    lcd/CLK
    SLICE_X0Y83          FDCE                                         r  lcd/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  lcd/tick_reg[21]/Q
                         net (fo=2, routed)           0.828     6.604    lcd/tick[21]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.728 f  lcd/tick[26]_i_7/O
                         net (fo=1, routed)           0.280     7.007    lcd/tick[26]_i_7_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  lcd/tick[26]_i_6/O
                         net (fo=1, routed)           0.579     7.710    lcd/tick[26]_i_6_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  lcd/tick[26]_i_3/O
                         net (fo=1, routed)           0.425     8.259    lcd/tick[26]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.640     9.023    lcd/tick[26]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  lcd/data_digit_lcd[3]_i_1/O
                         net (fo=9, routed)           0.386     9.534    lcd/data_digit_lcd_1
    SLICE_X4Y78          FDCE                                         r  lcd/data_digit_lcd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.591    15.014    lcd/CLK
    SLICE_X4Y78          FDCE                                         r  lcd/data_digit_lcd_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_CE)      -0.205    15.032    lcd/data_digit_lcd_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.547ns  (required time - arrival time)
  Source:                 lcd/tick_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/anode_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.076ns (25.711%)  route 3.109ns (74.289%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.717     5.320    lcd/CLK
    SLICE_X0Y83          FDCE                                         r  lcd/tick_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 f  lcd/tick_reg[21]/Q
                         net (fo=2, routed)           0.828     6.604    lcd/tick[21]
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     6.728 f  lcd/tick[26]_i_7/O
                         net (fo=1, routed)           0.280     7.007    lcd/tick[26]_i_7_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.124     7.131 f  lcd/tick[26]_i_6/O
                         net (fo=1, routed)           0.579     7.710    lcd/tick[26]_i_6_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  lcd/tick[26]_i_3/O
                         net (fo=1, routed)           0.425     8.259    lcd/tick[26]_i_3_n_0
    SLICE_X0Y79          LUT6 (Prop_lut6_I0_O)        0.124     8.383 f  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.640     9.023    lcd/tick[26]_i_2_n_0
    SLICE_X2Y79          LUT2 (Prop_lut2_I1_O)        0.124     9.147 r  lcd/data_digit_lcd[3]_i_1/O
                         net (fo=9, routed)           0.357     9.505    lcd/data_digit_lcd_1
    SLICE_X1Y79          FDCE                                         r  lcd/anode_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         1.594    15.017    lcd/CLK
    SLICE_X1Y79          FDCE                                         r  lcd/anode_reg[1]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDCE (Setup_fdce_C_CE)      -0.205    15.051    lcd/anode_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 lcd/digit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_digit_lcd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.227ns (55.307%)  route 0.183ns (44.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.595     1.514    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.128     1.642 r  lcd/digit_reg[1]/Q
                         net (fo=10, routed)          0.183     1.826    lcd/digit[1]
    SLICE_X3Y79          LUT6 (Prop_lut6_I0_O)        0.099     1.925 r  lcd/data_digit_lcd[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    lcd/data_digit_lcd[0]_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.866     2.031    lcd/CLK
    SLICE_X3Y79          FDCE                                         r  lcd/data_digit_lcd_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.606    lcd/data_digit_lcd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 lcd/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.190ns (40.534%)  route 0.279ns (59.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[0]/Q
                         net (fo=29, routed)          0.279     1.933    lcd/tick[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I0_O)        0.049     1.982 r  lcd/tick[4]_i_1/O
                         net (fo=1, routed)           0.000     1.982    lcd/tick_0[4]
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.865     2.030    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.107     1.620    lcd/tick_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 lcd/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.184ns (37.726%)  route 0.304ns (62.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[0]/Q
                         net (fo=29, routed)          0.304     1.958    lcd/tick[0]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.043     2.001 r  lcd/tick[7]_i_1/O
                         net (fo=1, routed)           0.000     2.001    lcd/tick_0[7]
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.866     2.031    lcd/CLK
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.107     1.635    lcd/tick_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 lcd/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.023%)  route 0.279ns (59.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  lcd/tick_reg[0]/Q
                         net (fo=29, routed)          0.279     1.933    lcd/tick[0]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.045     1.978 r  lcd/tick[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    lcd/tick_0[0]
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.865     2.030    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.092     1.605    lcd/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 lcd/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.981%)  route 0.304ns (62.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[0]/Q
                         net (fo=29, routed)          0.304     1.958    lcd/tick[0]
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.045     2.003 r  lcd/tick[5]_i_1/O
                         net (fo=1, routed)           0.000     2.003    lcd/tick_0[5]
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.866     2.031    lcd/CLK
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[5]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.092     1.620    lcd/tick_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 lcd/tick_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.237ns (45.428%)  route 0.285ns (54.572%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[3]/Q
                         net (fo=2, routed)           0.127     1.782    lcd/tick[3]
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.157     1.984    lcd/tick[26]_i_2_n_0
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.051     2.035 r  lcd/tick[8]_i_1/O
                         net (fo=1, routed)           0.000     2.035    lcd/tick_0[8]
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.866     2.031    lcd/CLK
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[8]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.107     1.635    lcd/tick_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 lcd/tick_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.793%)  route 0.285ns (55.207%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[3]/Q
                         net (fo=2, routed)           0.127     1.782    lcd/tick[3]
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.157     1.984    lcd/tick[26]_i_2_n_0
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     2.029 r  lcd/tick[6]_i_1/O
                         net (fo=1, routed)           0.000     2.029    lcd/tick_0[6]
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.866     2.031    lcd/CLK
    SLICE_X0Y79          FDCE                                         r  lcd/tick_reg[6]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.092     1.620    lcd/tick_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 lcd/tick_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.234ns (41.403%)  route 0.331ns (58.597%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[3]/Q
                         net (fo=2, routed)           0.127     1.782    lcd/tick[3]
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.204     2.031    lcd/tick[26]_i_2_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.048     2.079 r  lcd/tick[9]_i_1/O
                         net (fo=1, routed)           0.000     2.079    lcd/tick_0[9]
    SLICE_X2Y80          FDCE                                         r  lcd/tick_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.867     2.032    lcd/CLK
    SLICE_X2Y80          FDCE                                         r  lcd/tick_reg[9]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.131     1.660    lcd/tick_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 lcd/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.184ns (32.528%)  route 0.382ns (67.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[0]/Q
                         net (fo=29, routed)          0.382     2.036    lcd/tick[0]
    SLICE_X2Y80          LUT3 (Prop_lut3_I0_O)        0.043     2.079 r  lcd/tick[12]_i_1/O
                         net (fo=1, routed)           0.000     2.079    lcd/tick_0[12]
    SLICE_X2Y80          FDCE                                         r  lcd/tick_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.867     2.032    lcd/CLK
    SLICE_X2Y80          FDCE                                         r  lcd/tick_reg[12]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.131     1.660    lcd/tick_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 lcd/tick_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/tick_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.231ns (41.090%)  route 0.331ns (58.910%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.594     1.513    lcd/CLK
    SLICE_X0Y78          FDCE                                         r  lcd/tick_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  lcd/tick_reg[3]/Q
                         net (fo=2, routed)           0.127     1.782    lcd/tick[3]
    SLICE_X0Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  lcd/tick[26]_i_2/O
                         net (fo=28, routed)          0.204     2.031    lcd/tick[26]_i_2_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.045     2.076 r  lcd/tick[11]_i_1/O
                         net (fo=1, routed)           0.000     2.076    lcd/tick_0[11]
    SLICE_X2Y80          FDCE                                         r  lcd/tick_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=292, routed)         0.867     2.032    lcd/CLK
    SLICE_X2Y80          FDCE                                         r  lcd/tick_reg[11]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121     1.650    lcd/tick_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     d0/Q_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y71     d11/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     d30/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     d30/Q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     d31/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     d31/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     d31/Q_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     d24/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     d27/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     d27/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     d27/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     d27/Q_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     lcd/tick_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     lcd/tick_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     lcd/tick_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     lcd/tick_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     lcd/tick_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     lcd/tick_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     d0/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     d0/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     d0/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     d0/Q_reg[3]/C



