Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov  6 21:16:11 2023
| Host         : harigovind-MS-7C91 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                4           
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.194        0.000                      0                26751        0.014        0.000                      0                26751        3.437        0.000                       0                 12094  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 4.688}        9.375           106.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.194        0.000                      0                26751        0.014        0.000                      0                26751        3.437        0.000                       0                 12094  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 2.620ns (30.276%)  route 6.034ns (69.724%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 12.614 - 9.375 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.659     3.698    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/s01_axi_aclk
    SLICE_X30Y57         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     4.216 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/Q
                         net (fo=3, routed)           1.002     5.218    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.342 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265/O
                         net (fo=2, routed)           0.614     5.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I4_O)        0.118     6.074 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265/O
                         net (fo=8, routed)           0.767     6.841    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265_n_0
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.352     7.193 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_unit_inferred_i_41/O
                         net (fo=2, routed)           1.431     8.624    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/out[183]
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.332     8.956 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112/O
                         net (fo=1, routed)           0.000     8.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112_n_0
    SLICE_X27Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.201 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47_n_0
    SLICE_X27Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     9.305 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15/O
                         net (fo=1, routed)           0.784    10.089    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.405 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7/O
                         net (fo=1, routed)           0.000    10.405    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    10.617 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3/O
                         net (fo=3, routed)           0.847    11.465    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.299    11.764 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.588    12.352    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X25Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.481    12.614    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X25Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]/C
                         clock pessimism              0.282    12.896    
                         clock uncertainty           -0.145    12.751    
    SLICE_X25Y24         FDRE (Setup_fdre_C_CE)      -0.205    12.546    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[2]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/variable_3_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 4.137ns (46.615%)  route 4.738ns (53.385%))
  Logic Levels:           22  (CARRY4=16 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.252ns = ( 12.627 - 9.375 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.684     3.723    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/s01_axi_aclk
    SLICE_X9Y3           FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/variable_3_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.456     4.179 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/variable_3_assignment_reg[1]/Q
                         net (fo=17, routed)          1.083     5.263    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/variable_3_assignment_reg_n_0_[1]
    SLICE_X8Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/is_SAT_inferred_i_412/O
                         net (fo=2, routed)           0.599     5.985    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/is_SAT_inferred_i_412_n_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I4_O)        0.118     6.103 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/is_conflict_inferred_i_412/O
                         net (fo=8, routed)           0.612     6.716    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/is_conflict_inferred_i_412_n_0
    SLICE_X8Y3           LUT4 (Prop_lut4_I1_O)        0.318     7.034 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[36].clauseModule/is_conflict_inferred_i_188/O
                         net (fo=1, routed)           1.376     8.410    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/is_conflict[36]
    SLICE_X22Y18         LUT3 (Prop_lut3_I2_O)        0.328     8.738 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_80/O
                         net (fo=1, routed)           0.000     8.738    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_80_n_0
    SLICE_X22Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.270 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_71/CO[3]
                         net (fo=1, routed)           0.000     9.270    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_71_n_0
    SLICE_X22Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.384 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.384    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_66_n_0
    SLICE_X22Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.498 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.498    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_61_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.612 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.612    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_56_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.726 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.726    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_51_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.840 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.840    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_46_n_0
    SLICE_X22Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.954 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_41/CO[3]
                         net (fo=1, routed)           0.009     9.963    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_41_n_0
    SLICE_X22Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.077 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.077    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_36_n_0
    SLICE_X22Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.191 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.191    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_31_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.305 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.305    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_26_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.419 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.419    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_21_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.533 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.533    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_16_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.647 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_11_n_0
    SLICE_X22Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_6_n_0
    SLICE_X22Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_2_n_0
    SLICE_X22Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.103 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict_inferred_i_1/CO[2]
                         net (fo=6, routed)           0.897    12.000    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/conflict
    SLICE_X26Y32         LUT5 (Prop_lut5_I2_O)        0.313    12.313 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[2]_i_2/O
                         net (fo=1, routed)           0.162    12.474    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[2]_i_2_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I0_O)        0.124    12.598 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[2]_i_1/O
                         net (fo=1, routed)           0.000    12.598    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o[2]_i_1_n_0
    SLICE_X26Y32         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.494    12.627    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/s01_axi_aclk
    SLICE_X26Y32         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[2]/C
                         clock pessimism              0.296    12.923    
                         clock uncertainty           -0.145    12.778    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)        0.029    12.807    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/axi_reg4_o_reg[2]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 2.620ns (30.385%)  route 6.003ns (69.615%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 12.618 - 9.375 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.659     3.698    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/s01_axi_aclk
    SLICE_X30Y57         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     4.216 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/Q
                         net (fo=3, routed)           1.002     5.218    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.342 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265/O
                         net (fo=2, routed)           0.614     5.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I4_O)        0.118     6.074 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265/O
                         net (fo=8, routed)           0.767     6.841    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265_n_0
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.352     7.193 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_unit_inferred_i_41/O
                         net (fo=2, routed)           1.431     8.624    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/out[183]
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.332     8.956 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112/O
                         net (fo=1, routed)           0.000     8.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112_n_0
    SLICE_X27Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.201 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47_n_0
    SLICE_X27Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     9.305 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15/O
                         net (fo=1, routed)           0.784    10.089    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.405 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7/O
                         net (fo=1, routed)           0.000    10.405    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    10.617 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3/O
                         net (fo=3, routed)           0.847    11.465    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.299    11.764 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.557    12.321    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X27Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.485    12.618    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X27Y24         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]/C
                         clock pessimism              0.282    12.900    
                         clock uncertainty           -0.145    12.755    
    SLICE_X27Y24         FDRE (Setup_fdre_C_CE)      -0.205    12.550    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[4]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 2.620ns (30.387%)  route 6.002ns (69.613%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 12.621 - 9.375 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.659     3.698    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/s01_axi_aclk
    SLICE_X30Y57         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     4.216 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/Q
                         net (fo=3, routed)           1.002     5.218    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.342 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265/O
                         net (fo=2, routed)           0.614     5.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I4_O)        0.118     6.074 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265/O
                         net (fo=8, routed)           0.767     6.841    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265_n_0
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.352     7.193 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_unit_inferred_i_41/O
                         net (fo=2, routed)           1.431     8.624    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/out[183]
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.332     8.956 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112/O
                         net (fo=1, routed)           0.000     8.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112_n_0
    SLICE_X27Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.201 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47_n_0
    SLICE_X27Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     9.305 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15/O
                         net (fo=1, routed)           0.784    10.089    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.405 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7/O
                         net (fo=1, routed)           0.000    10.405    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    10.617 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3/O
                         net (fo=3, routed)           0.847    11.465    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.299    11.764 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.557    12.321    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X26Y27         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.488    12.621    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X26Y27         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]/C
                         clock pessimism              0.282    12.903    
                         clock uncertainty           -0.145    12.758    
    SLICE_X26Y27         FDRE (Setup_fdre_C_CE)      -0.205    12.553    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[1]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.620ns (30.431%)  route 5.990ns (69.568%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 12.620 - 9.375 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.659     3.698    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/s01_axi_aclk
    SLICE_X30Y57         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     4.216 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/Q
                         net (fo=3, routed)           1.002     5.218    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.342 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265/O
                         net (fo=2, routed)           0.614     5.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I4_O)        0.118     6.074 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265/O
                         net (fo=8, routed)           0.767     6.841    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265_n_0
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.352     7.193 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_unit_inferred_i_41/O
                         net (fo=2, routed)           1.431     8.624    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/out[183]
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.332     8.956 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112/O
                         net (fo=1, routed)           0.000     8.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112_n_0
    SLICE_X27Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.201 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47_n_0
    SLICE_X27Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     9.305 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15/O
                         net (fo=1, routed)           0.784    10.089    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.405 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7/O
                         net (fo=1, routed)           0.000    10.405    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    10.617 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3/O
                         net (fo=3, routed)           0.847    11.465    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.299    11.764 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.544    12.308    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X26Y26         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.487    12.620    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X26Y26         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]/C
                         clock pessimism              0.282    12.902    
                         clock uncertainty           -0.145    12.757    
    SLICE_X26Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.552    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_assignment_reg[0]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 2.620ns (30.431%)  route 5.990ns (69.568%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 12.620 - 9.375 ) 
    Source Clock Delay      (SCD):    3.698ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.659     3.698    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/s01_axi_aclk
    SLICE_X30Y57         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.518     4.216 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg/Q
                         net (fo=3, routed)           1.002     5.218    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/variable_3_polarity_reg_n_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I2_O)        0.124     5.342 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265/O
                         net (fo=2, routed)           0.614     5.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_SAT_inferred_i_265_n_0
    SLICE_X27Y56         LUT5 (Prop_lut5_I4_O)        0.118     6.074 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265/O
                         net (fo=8, routed)           0.767     6.841    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_conflict_inferred_i_265_n_0
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.352     7.193 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[183].clauseModule/is_unit_inferred_i_41/O
                         net (fo=2, routed)           1.431     8.624    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/out[183]
    SLICE_X27Y35         LUT6 (Prop_lut6_I0_O)        0.332     8.956 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112/O
                         net (fo=1, routed)           0.000     8.956    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_112_n_0
    SLICE_X27Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     9.201 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47/O
                         net (fo=1, routed)           0.000     9.201    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_47_n_0
    SLICE_X27Y35         MUXF8 (Prop_muxf8_I0_O)      0.104     9.305 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15/O
                         net (fo=1, routed)           0.784    10.089    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_15_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.316    10.405 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7/O
                         net (fo=1, routed)           0.000    10.405    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_7_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.212    10.617 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3/O
                         net (fo=3, routed)           0.847    11.465    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[5]_i_3_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.299    11.764 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1/O
                         net (fo=7, routed)           0.544    12.308    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id[5]_i_1_n_0
    SLICE_X27Y26         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.487    12.620    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/s01_axi_aclk
    SLICE_X27Y26         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]/C
                         clock pessimism              0.282    12.902    
                         clock uncertainty           -0.145    12.757    
    SLICE_X27Y26         FDRE (Setup_fdre_C_CE)      -0.205    12.552    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/implicationSelector/implication_variable_id_reg[3]
  -------------------------------------------------------------------
                         required time                         12.552    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[30].clauseModule/variable_1_id_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.689ns  (logic 0.456ns (5.248%)  route 8.233ns (94.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.269ns = ( 12.644 - 9.375 ) 
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.653     3.692    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y65         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     4.148 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=226, routed)         8.233    12.382    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[30].clauseModule/variable_1_id_reg[5]_0[3]
    SLICE_X13Y1          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[30].clauseModule/variable_1_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.511    12.644    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[30].clauseModule/s01_axi_aclk
    SLICE_X13Y1          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[30].clauseModule/variable_1_id_reg[3]/C
                         clock pessimism              0.282    12.926    
                         clock uncertainty           -0.145    12.781    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)       -0.067    12.714    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[30].clauseModule/variable_1_id_reg[3]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[194].clauseModule/variable_2_id_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 0.456ns (5.204%)  route 8.306ns (94.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 12.713 - 9.375 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.649     3.688    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y68         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456     4.144 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=225, routed)         8.306    12.450    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[194].clauseModule/variable_2_id_reg[5]_0[4]
    SLICE_X42Y47         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[194].clauseModule/variable_2_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.580    12.713    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[194].clauseModule/s01_axi_aclk
    SLICE_X42Y47         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[194].clauseModule/variable_2_id_reg[4]/C
                         clock pessimism              0.282    12.995    
                         clock uncertainty           -0.145    12.850    
    SLICE_X42Y47         FDRE (Setup_fdre_C_D)       -0.045    12.805    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[194].clauseModule/variable_2_id_reg[4]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -12.450    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[11].clauseModule/variable_1_id_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 0.456ns (5.250%)  route 8.230ns (94.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 12.636 - 9.375 ) 
    Source Clock Delay      (SCD):    3.692ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.653     3.692    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y65         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456     4.148 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=226, routed)         8.230    12.379    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[11].clauseModule/variable_1_id_reg[5]_0[0]
    SLICE_X34Y5          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[11].clauseModule/variable_1_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.503    12.636    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[11].clauseModule/s01_axi_aclk
    SLICE_X34Y5          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[11].clauseModule/variable_1_id_reg[0]/C
                         clock pessimism              0.282    12.918    
                         clock uncertainty           -0.145    12.773    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)       -0.031    12.742    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[11].clauseModule/variable_1_id_reg[0]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -12.379    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/variable_3_assignment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.375ns  (clk_fpga_0 rise@9.375ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 4.176ns (47.859%)  route 4.550ns (52.141%))
  Logic Levels:           21  (CARRY4=15 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 12.628 - 9.375 ) 
    Source Clock Delay      (SCD):    3.719ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.680     3.719    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/s01_axi_aclk
    SLICE_X8Y12          FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/variable_3_assignment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.518     4.237 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/variable_3_assignment_reg[1]/Q
                         net (fo=17, routed)          1.056     5.293    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/variable_3_assignment_reg_n_0_[1]
    SLICE_X8Y13          LUT6 (Prop_lut6_I0_O)        0.124     5.417 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/is_SAT_inferred_i_398/O
                         net (fo=2, routed)           0.495     5.912    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/is_SAT_inferred_i_398_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.149     6.061 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/is_conflict_inferred_i_398/O
                         net (fo=8, routed)           0.690     6.751    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/is_conflict_inferred_i_398_n_0
    SLICE_X9Y13          LUT4 (Prop_lut4_I0_O)        0.361     7.112 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/generate_clause_modules[50].clauseModule/is_unit_inferred_i_174/O
                         net (fo=2, routed)           1.500     8.612    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/is_unit[50]
    SLICE_X24Y19         LUT3 (Prop_lut3_I0_O)        0.327     8.939 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_75/O
                         net (fo=1, routed)           0.000     8.939    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_75_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.452 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.452    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_66_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.569 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_61/CO[3]
                         net (fo=1, routed)           0.000     9.569    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_61_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.686 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     9.686    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_56_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.803 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_51/CO[3]
                         net (fo=1, routed)           0.000     9.803    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_51_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.920 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.920    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_46_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.037 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_41/CO[3]
                         net (fo=1, routed)           0.009    10.046    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_41_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.163    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_36_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.280 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.280    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_31_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.397 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.397    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_26_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.514 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.514    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_21_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.631 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.631    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_16_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.748 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.748    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_11_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.865 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.865    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_6_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.982 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.982    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_2_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.211 f  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit_inferred_i_1/CO[2]
                         net (fo=5, routed)           0.641    11.852    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/unit
    SLICE_X26Y33         LUT6 (Prop_lut6_I0_O)        0.310    12.162 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.159    12.321    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state[3]_i_2_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I1_O)        0.124    12.445 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000    12.445    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state[3]_i_1_n_0
    SLICE_X26Y33         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      9.375     9.375 r  
    PS7_X0Y0             PS7                          0.000     9.375 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    11.041    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.495    12.628    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/s01_axi_aclk
    SLICE_X26Y33         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.296    12.924    
                         clock uncertainty           -0.145    12.779    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.031    12.810    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/topModule/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -12.445    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.738%)  route 0.239ns (56.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.551     1.381    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X22Y66         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y66         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[4]/Q
                         net (fo=1, routed)           0.086     1.608    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset[4]
    SLICE_X23Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.653 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_ruser[75]_INST_0/O
                         net (fo=1, routed)           0.154     1.806    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X20Y66         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.820     1.768    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X20Y66         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.123     1.645    
    SLICE_X20Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.792    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.309%)  route 0.165ns (52.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y59         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.148     1.533 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]/Q
                         net (fo=1, routed)           0.165     1.698    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[3]
    SLICE_X25Y60         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.823     1.771    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X25Y60         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X25Y60         FDRE (Hold_fdre_C_D)         0.022     1.670    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1030]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.870%)  route 0.159ns (41.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.588     1.418    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X3Y49          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.546 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[6]/Q
                         net (fo=2, routed)           0.159     1.705    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[11]_0[6]
    SLICE_X3Y50          LUT4 (Prop_lut4_I0_O)        0.099     1.804 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/skid_buffer[1030]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/D[6]
    SLICE_X3Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1030]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.851     1.799    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1030]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.772    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1030]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.221%)  route 0.207ns (55.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y59         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.207     1.756    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[4]
    SLICE_X23Y61         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.823     1.771    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y61         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X23Y61         FDRE (Hold_fdre_C_D)         0.075     1.723    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.098%)  route 0.208ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.765ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.552     1.382    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y65         FDRE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDRE (Prop_fdre_C_Q)         0.164     1.546 r  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[93]/Q
                         net (fo=1, routed)           0.208     1.754    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_aruser[1]
    SLICE_X23Y67         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.817     1.765    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X23Y67         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[5]/C
                         clock pessimism             -0.123     1.642    
    SLICE_X23Y67         FDRE (Hold_fdre_C_D)         0.070     1.712    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_last_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.691%)  route 0.304ns (68.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.560     1.390    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X13Y61         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[72]/Q
                         net (fo=1, routed)           0.304     1.835    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/DIC0
    SLICE_X24Y60         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.823     1.771    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X24Y60         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.123     1.648    
    SLICE_X24Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.792    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.637%)  route 0.277ns (68.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.546     1.376    design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aclk
    SLICE_X23Y71         FDRE                                         r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_fdre_C_Q)         0.128     1.504 r  design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i_reg[21]/Q
                         net (fo=1, routed)           0.277     1.781    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/DIA0
    SLICE_X20Y68         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.818     1.766    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/WCLK
    SLICE_X20Y68         RAMD32                                       r  design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.123     1.643    
    SLICE_X20Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     1.737    design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.636%)  route 0.195ns (54.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X20Y59         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[1]/Q
                         net (fo=1, routed)           0.195     1.744    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[0]
    SLICE_X25Y60         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.823     1.771    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X25Y60         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                         clock pessimism             -0.123     1.648    
    SLICE_X25Y60         FDRE (Hold_fdre_C_D)         0.047     1.695    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.554     1.384    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y69          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y69          FDRE (Prop_fdre_C_Q)         0.141     1.525 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=2, routed)           0.068     1.593    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X8Y69          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.821     1.769    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X8Y69          RAMD32                                       r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.372     1.397    
    SLICE_X8Y69          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.544    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.970%)  route 0.125ns (47.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.558     1.388    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X7Y65          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141     1.529 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][9]/Q
                         net (fo=2, routed)           0.125     1.654    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/w_accum_mesg[0]
    SLICE_X8Y64          SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.826     1.774    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/aclk
    SLICE_X8Y64          SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.352     1.422    
    SLICE_X8Y64          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.605    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[81].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.688 }
Period(ns):         9.375
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         9.375       7.220      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][1]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][2]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][3]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][4]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][5]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][6]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0][7]/C
Min Period        n/a     FDRE/C      n/a            1.000         9.375       8.375      SLICE_X10Y68    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0][10]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.687       3.437      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.687       3.437      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.687       3.437      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.687       3.437      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X12Y67    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.688       3.438      SLICE_X10Y65    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg_0_15_4_4/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.304ns  (logic 0.124ns (3.753%)  route 3.180ns (96.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.621     2.621    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.745 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.559     3.304    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y68         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.552     3.309    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y68         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.045ns (3.105%)  route 1.404ns (96.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.212     1.212    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.257 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     1.449    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y68         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.847     1.795    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y68         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.580ns (12.048%)  route 4.234ns (87.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.423     7.640    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y68          LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.811     8.575    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y68          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.528     3.285    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y68          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.580ns (12.048%)  route 4.234ns (87.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.423     7.640    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y68          LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.811     8.575    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y68          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.528     3.285    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y68          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 0.580ns (12.048%)  route 4.234ns (87.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.423     7.640    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y68          LUT1 (Prop_lut1_I0_O)        0.124     7.764 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.811     8.575    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y68          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.528     3.285    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y68          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 0.580ns (13.350%)  route 3.764ns (86.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.143     7.360    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.484 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.106    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.535     3.292    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 0.580ns (13.350%)  route 3.764ns (86.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.143     7.360    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.484 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.106    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.535     3.292    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 0.580ns (13.350%)  route 3.764ns (86.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.143     7.360    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y88          LUT1 (Prop_lut1_I0_O)        0.124     7.484 f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.106    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X5Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.535     3.292    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 0.609ns (14.217%)  route 3.674ns (85.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.143     7.360    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y88          LUT1 (Prop_lut1_I0_O)        0.153     7.513 f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.045    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.535     3.292    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 0.609ns (14.217%)  route 3.674ns (85.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.143     7.360    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y88          LUT1 (Prop_lut1_I0_O)        0.153     7.513 f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.045    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.535     3.292    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 0.609ns (14.217%)  route 3.674ns (85.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          3.143     7.360    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y88          LUT1 (Prop_lut1_I0_O)        0.153     7.513 f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     8.045    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X4Y88          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.535     3.292    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X4Y88          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 0.609ns (16.752%)  route 3.026ns (83.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.240ns
    Source Clock Delay      (SCD):    3.761ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.722     3.761    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     4.217 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          2.495     6.712    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X11Y79         LUT1 (Prop_lut1_I0_O)        0.153     6.865 f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.532     7.397    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X11Y79         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.483     3.240    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X11Y79         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.183ns (28.393%)  route 0.462ns (71.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.338     1.885    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.042     1.927 f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.124     2.051    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y69         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.848     1.796    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y69         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.183ns (28.393%)  route 0.462ns (71.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.338     1.885    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.042     1.927 f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.124     2.051    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y69         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.848     1.796    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y69         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.183ns (28.393%)  route 0.462ns (71.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.338     1.885    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.042     1.927 f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.124     2.051    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y69         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.848     1.796    design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y69         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.703%)  route 0.511ns (73.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.338     1.885    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.930 f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.173     2.103    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y68         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.849     1.797    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.703%)  route 0.511ns (73.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.338     1.885    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.930 f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.173     2.103    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y68         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.849     1.797    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.186ns (26.703%)  route 0.511ns (73.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.338     1.885    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.930 f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.173     2.103    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y68         FDCE                                         f  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.849     1.797    design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y68         FDCE                                         r  design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.183ns (25.519%)  route 0.534ns (74.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.371     1.918    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.042     1.960 f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.163     2.123    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y77         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.845     1.793    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y77         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.183ns (25.519%)  route 0.534ns (74.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.371     1.918    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.042     1.960 f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.163     2.123    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y77         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.845     1.793    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y77         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.183ns (25.519%)  route 0.534ns (74.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.371     1.918    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.042     1.960 f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.163     2.123    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y77         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.845     1.793    design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y77         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.537%)  route 0.604ns (76.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.576     1.406    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X41Y73         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.547 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=20, routed)          0.371     1.918    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.963 f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.233     2.196    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y75         FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.840     1.788    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.919ns  (logic 4.067ns (51.358%)  route 3.852ns (48.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.655     3.694    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X30Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.518     4.212 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           3.852     8.064    led_o_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.549    11.613 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.613    led_o[0]
    N20                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.607ns  (logic 4.067ns (53.464%)  route 3.540ns (46.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.655     3.694    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     4.212 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.540     7.752    lopt
    P20                  OBUF (Prop_obuf_I_O)         3.549    11.301 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.301    led_o[1]
    P20                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.599ns  (logic 4.055ns (53.367%)  route 3.544ns (46.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.655     3.694    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     4.212 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.544     7.756    lopt_2
    T20                  OBUF (Prop_obuf_I_O)         3.537    11.293 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.293    led_o[3]
    T20                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.453ns  (logic 4.070ns (63.072%)  route 2.383ns (36.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       1.655     3.694    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.518     4.212 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.383     6.595    lopt_1
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.148 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.148    led_o[2]
    R19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.417ns (67.991%)  route 0.667ns (32.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.667     2.216    lopt_1
    R19                  OBUF (Prop_obuf_I_O)         1.253     3.469 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.469    led_o[2]
    R19                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.414ns (54.443%)  route 1.183ns (45.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.183     2.732    lopt
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.982 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.982    led_o[1]
    P20                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.402ns (53.871%)  route 1.201ns (46.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X32Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.201     2.750    lopt_2
    T20                  OBUF (Prop_obuf_I_O)         1.238     3.988 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.988    led_o[3]
    T20                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.688ns period=9.375ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.414ns (51.191%)  route 1.348ns (48.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.281ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12094, routed)       0.555     1.385    design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X30Y64         FDRE                                         r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDRE (Prop_fdre_C_Q)         0.164     1.549 r  design_1_i/BCP_accelerator_0/inst/BCP_accelerator_v2_0_S01_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=9, routed)           1.348     2.897    led_o_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     4.146 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.146    led_o[0]
    N20                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





