17:35:16
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TestPPM_syn.prj" -log "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/TestPPM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/TestPPM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-8PELDLKO

# Mon Mar 04 17:39:35 2019

#Implementation: TestPPM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v" (library work)
@E: CG426 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":238:16:238:25|Assignment target ppm_output must be of type reg or genvar
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 17:39:35 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 17:39:35 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TestPPM_syn.prj" -log "TestPPM_Implmnt/TestPPM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TestPPM_Implmnt/TestPPM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-8PELDLKO

# Mon Mar 04 17:40:07 2019

#Implementation: TestPPM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v" (library work)
Verilog syntax check successful!
Selecting top level module ppm_encoder
@N: CG364 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Synthesizing module ppm_encoder in library work.

@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":120:28:120:35|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":121:27:121:33|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":122:28:122:35|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":123:26:123:31|Removing redundant assignment.
@E: CS153 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":145:32:145:32|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 17:40:07 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 17:40:07 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TestPPM_syn.prj" -log "TestPPM_Implmnt/TestPPM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TestPPM_Implmnt/TestPPM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-8PELDLKO

# Mon Mar 04 18:12:59 2019

#Implementation: TestPPM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v" (library work)
Verilog syntax check successful!
Selecting top level module ppm_encoder
@N: CG364 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Synthesizing module ppm_encoder in library work.

@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":120:28:120:35|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":121:27:121:33|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":122:28:122:35|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":123:26:123:31|Removing redundant assignment.
@E: CG906 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":168:36:168:52|Reference to unknown variable pulses_min_pulses.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 18:13:00 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 18:13:00 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TestPPM_syn.prj" -log "TestPPM_Implmnt/TestPPM.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TestPPM_Implmnt/TestPPM.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-8PELDLKO

# Mon Mar 04 18:15:13 2019

#Implementation: TestPPM_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v" (library work)
Verilog syntax check successful!
Selecting top level module ppm_encoder
@N: CG364 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Synthesizing module ppm_encoder in library work.

@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":120:28:120:35|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":121:27:121:33|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":122:28:122:35|Removing redundant assignment.
@N: CG179 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":123:26:123:31|Removing redundant assignment.
@W: CL279 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bits 14 to 2 of throttle[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bits 14 to 4 of rudder[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bits 14 to 2 of elevator[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bits 14 to 4 of aileron[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit elevator[0] is always 0.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit elevator[1] is always 1.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit throttle[0] is always 0.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit throttle[1] is always 1.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit aileron[0] is always 0.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit aileron[2] is always 1.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit rudder[0] is always 0.
@N: CL189 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Register bit rudder[2] is always 1.
@W: CL260 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bit 2 of rudder[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bit 0 of rudder[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bit 2 of aileron[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Pruning register bit 0 of aileron[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL177 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Sharing sequential element rudder. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":64:0:64:5|Sharing sequential element rudder. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":128:0:128:5|Trying to extract state machine for register CHOOSE_CHANNEL.
@N: CL201 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":128:0:128:5|Trying to extract state machine for register PPM_STATE.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 04 18:15:13 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Selected library: work cell: ppm_encoder view verilog as top level
@N: NF107 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Selected library: work cell: ppm_encoder view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 04 18:15:14 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 04 18:15:14 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Selected library: work cell: ppm_encoder view verilog as top level
@N: NF107 :"D:\kibotics\DronesForKids_ice40Ultra\ppm_encoder.v":1:7:1:17|Selected library: work cell: ppm_encoder view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 04 18:15:15 2019

###########################################################]
Pre-mapping Report

# Mon Mar 04 18:15:15 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\TestPPM_scck.rpt 
Printing clock  summary report in "D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\TestPPM_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist ppm_encoder

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
ppm_encoder|clk     91.3 MHz      10.951        inferred     Autoconstr_clkgroup_0     54   
============================================================================================

@W: MT529 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|Found inferred clock ppm_encoder|clk which controls 54 sequential elements including init_pulses[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\TestPPM.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 04 18:15:15 2019

###########################################################]
Map & Optimize Report

# Mon Mar 04 18:15:16 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|User-specified initial value defined for instance init_pulses[14:0] is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|User-specified initial value defined for instance counter[14:0] is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|User-specified initial value defined for instance pulses2count[14:0] is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|User-specified initial value defined for instance PPM_STATE[1:0] is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|User-specified initial value defined for instance CHOOSE_CHANNEL[3:0] is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|User-specified initial value defined for instance ppm_output_reg is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":64:0:64:5|User-specified initial value defined for instance aileron[3] is being ignored. 
@W: FX1039 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":64:0:64:5|User-specified initial value defined for instance aileron[1] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":64:0:64:5|Sequential instance aileron[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":64:0:64:5|Sequential instance aileron[3] is reduced to a combinational gate by constant propagation.
@N: MF179 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":236:17:236:40|Found 15 by 15 bit equality operator ('==') counter22 (in view: work.ppm_encoder(verilog))

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|Removing sequential instance pulses2count[0] (in view: work.ppm_encoder(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.79ns		  74 /        50
   2		0h:00m:00s		    -1.79ns		  74 /        50
@N: FX271 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":128:0:128:5|Replicating instance CHOOSE_CHANNEL[1] (in view: work.ppm_encoder(verilog)) with 17 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:00s		    -1.79ns		  75 /        51


   4		0h:00m:00s		    -1.79ns		  75 /        51
@N: FX1016 :"d:\kibotics\dronesforkids_ice40ultra\ppm_encoder.v":9:6:9:8|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net N_27_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 51 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               51         init_pulses[10]
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\synwork\TestPPM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\TestPPM.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock ppm_encoder|clk with period 9.51ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 04 18:15:19 2019
#


Top view:               ppm_encoder
Requested Frequency:    105.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.678

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
ppm_encoder|clk     105.2 MHz     89.4 MHz      9.506         11.183        -1.678     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
ppm_encoder|clk  ppm_encoder|clk  |  9.506       -1.678  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ppm_encoder|clk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                            Arrival           
Instance                   Reference           Type         Pin     Net                        Time        Slack 
                           Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------
CHOOSE_CHANNEL[0]          ppm_encoder|clk     SB_DFFE      Q       CHOOSE_CHANNEL[0]          0.796       -1.678
CHOOSE_CHANNEL[2]          ppm_encoder|clk     SB_DFFE      Q       CHOOSE_CHANNEL[2]          0.796       -1.678
CHOOSE_CHANNEL[3]          ppm_encoder|clk     SB_DFFE      Q       CHOOSE_CHANNEL[3]          0.796       -1.605
PPM_STATE[0]               ppm_encoder|clk     SB_DFF       Q       PPM_STATE[0]               0.796       -1.574
CHOOSE_CHANNEL_fast[1]     ppm_encoder|clk     SB_DFFE      Q       CHOOSE_CHANNEL_fast[1]     0.796       -1.481
PPM_STATE[1]               ppm_encoder|clk     SB_DFF       Q       PPM_STATE[1]               0.796       -1.481
counter[0]                 ppm_encoder|clk     SB_DFFSR     Q       counter[0]                 0.796       -0.709
counter[1]                 ppm_encoder|clk     SB_DFFSR     Q       counter[1]                 0.796       -0.636
pulses2count[1]            ppm_encoder|clk     SB_DFFE      Q       pulses2count[1]            0.796       -0.605
counter[2]                 ppm_encoder|clk     SB_DFFSR     Q       counter[2]                 0.796       -0.509
=================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                         Required           
Instance            Reference           Type         Pin     Net                     Time         Slack 
                    Clock                                                                               
--------------------------------------------------------------------------------------------------------
init_pulses[14]     ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[14]     9.351        -1.678
init_pulses[13]     ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[13]     9.351        -1.478
init_pulses[12]     ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[12]     9.351        -1.278
init_pulses[11]     ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[11]     9.351        -1.077
init_pulses[10]     ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[10]     9.351        -0.877
ppm_output_reg      ppm_encoder|clk     SB_DFF       D       ppm_output_reg          9.351        -0.709
init_pulses[9]      ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[9]      9.351        -0.677
init_pulses[8]      ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[8]      9.351        -0.477
init_pulses[7]      ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[7]      9.351        -0.278
init_pulses[6]      ppm_encoder|clk     SB_DFFSR     D       init_pulses_RNO[6]      9.351        -0.077
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.506
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.351

    - Propagation time:                      11.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.678

    Number of logic level(s):                16
    Starting point:                          CHOOSE_CHANNEL[0] / Q
    Ending point:                            init_pulses[14] / D
    The start point is clocked by            ppm_encoder|clk [rising] on pin C
    The end   point is clocked by            ppm_encoder|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
CHOOSE_CHANNEL[0]                   SB_DFFE      Q        Out     0.796     0.796       -         
CHOOSE_CHANNEL[0]                   Net          -        -       1.599     -           9         
CHOOSE_CHANNEL_fast_RNINTJ91[1]     SB_LUT4      I0       In      -         2.395       -         
CHOOSE_CHANNEL_fast_RNINTJ91[1]     SB_LUT4      O        Out     0.661     3.056       -         
un9_0_1[12]                         Net          -        -       1.371     -           6         
un1_init_pulses_cry_1_c_RNO         SB_LUT4      I2       In      -         4.427       -         
un1_init_pulses_cry_1_c_RNO         SB_LUT4      O        Out     0.558     4.986       -         
un1_init_pulses_cry_1_c_RNO         Net          -        -       0.905     -           1         
un1_init_pulses_cry_1_c             SB_CARRY     I0       In      -         5.891       -         
un1_init_pulses_cry_1_c             SB_CARRY     CO       Out     0.380     6.270       -         
un1_init_pulses_cry_1               Net          -        -       0.014     -           2         
un1_init_pulses_cry_2_c             SB_CARRY     CI       In      -         6.284       -         
un1_init_pulses_cry_2_c             SB_CARRY     CO       Out     0.186     6.470       -         
un1_init_pulses_cry_2               Net          -        -       0.014     -           2         
un1_init_pulses_cry_3_c             SB_CARRY     CI       In      -         6.484       -         
un1_init_pulses_cry_3_c             SB_CARRY     CO       Out     0.186     6.670       -         
un1_init_pulses_cry_3               Net          -        -       0.014     -           2         
un1_init_pulses_cry_4_c             SB_CARRY     CI       In      -         6.684       -         
un1_init_pulses_cry_4_c             SB_CARRY     CO       Out     0.186     6.870       -         
un1_init_pulses_cry_4               Net          -        -       0.014     -           2         
un1_init_pulses_cry_5_c             SB_CARRY     CI       In      -         6.884       -         
un1_init_pulses_cry_5_c             SB_CARRY     CO       Out     0.186     7.070       -         
un1_init_pulses_cry_5               Net          -        -       0.014     -           2         
un1_init_pulses_cry_6_c             SB_CARRY     CI       In      -         7.084       -         
un1_init_pulses_cry_6_c             SB_CARRY     CO       Out     0.186     7.270       -         
un1_init_pulses_cry_6               Net          -        -       0.014     -           2         
un1_init_pulses_cry_7_c             SB_CARRY     CI       In      -         7.284       -         
un1_init_pulses_cry_7_c             SB_CARRY     CO       Out     0.186     7.470       -         
un1_init_pulses_cry_7               Net          -        -       0.014     -           2         
un1_init_pulses_cry_8_c             SB_CARRY     CI       In      -         7.484       -         
un1_init_pulses_cry_8_c             SB_CARRY     CO       Out     0.186     7.670       -         
un1_init_pulses_cry_8               Net          -        -       0.014     -           2         
un1_init_pulses_cry_9_c             SB_CARRY     CI       In      -         7.684       -         
un1_init_pulses_cry_9_c             SB_CARRY     CO       Out     0.186     7.870       -         
un1_init_pulses_cry_9               Net          -        -       0.014     -           2         
un1_init_pulses_cry_10_c            SB_CARRY     CI       In      -         7.884       -         
un1_init_pulses_cry_10_c            SB_CARRY     CO       Out     0.186     8.070       -         
un1_init_pulses_cry_10              Net          -        -       0.014     -           2         
un1_init_pulses_cry_11_c            SB_CARRY     CI       In      -         8.084       -         
un1_init_pulses_cry_11_c            SB_CARRY     CO       Out     0.186     8.270       -         
un1_init_pulses_cry_11              Net          -        -       0.014     -           2         
un1_init_pulses_cry_12_c            SB_CARRY     CI       In      -         8.284       -         
un1_init_pulses_cry_12_c            SB_CARRY     CO       Out     0.186     8.470       -         
un1_init_pulses_cry_12              Net          -        -       0.014     -           2         
un1_init_pulses_cry_13_c            SB_CARRY     CI       In      -         8.484       -         
un1_init_pulses_cry_13_c            SB_CARRY     CO       Out     0.186     8.670       -         
un1_init_pulses_cry_13              Net          -        -       0.386     -           1         
init_pulses_RNO[14]                 SB_LUT4      I3       In      -         9.056       -         
init_pulses_RNO[14]                 SB_LUT4      O        Out     0.465     9.521       -         
init_pulses_RNO[14]                 Net          -        -       1.507     -           1         
init_pulses[14]                     SB_DFFSR     D        In      -         11.028      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.183 is 5.247(46.9%) logic and 5.936(53.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.506
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.351

    - Propagation time:                      11.028
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.678

    Number of logic level(s):                16
    Starting point:                          CHOOSE_CHANNEL[2] / Q
    Ending point:                            init_pulses[14] / D
    The start point is clocked by            ppm_encoder|clk [rising] on pin C
    The end   point is clocked by            ppm_encoder|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
CHOOSE_CHANNEL[2]               SB_DFFE      Q        Out     0.796     0.796       -         
CHOOSE_CHANNEL[2]               Net          -        -       1.599     -           18        
CHOOSE_CHANNEL_RNII9B21[3]      SB_LUT4      I0       In      -         2.395       -         
CHOOSE_CHANNEL_RNII9B21[3]      SB_LUT4      O        Out     0.661     3.056       -         
N_40                            Net          -        -       1.371     -           4         
un1_init_pulses_cry_1_c_RNO     SB_LUT4      I1       In      -         4.427       -         
un1_init_pulses_cry_1_c_RNO     SB_LUT4      O        Out     0.558     4.986       -         
un1_init_pulses_cry_1_c_RNO     Net          -        -       0.905     -           1         
un1_init_pulses_cry_1_c         SB_CARRY     I0       In      -         5.891       -         
un1_init_pulses_cry_1_c         SB_CARRY     CO       Out     0.380     6.270       -         
un1_init_pulses_cry_1           Net          -        -       0.014     -           2         
un1_init_pulses_cry_2_c         SB_CARRY     CI       In      -         6.284       -         
un1_init_pulses_cry_2_c         SB_CARRY     CO       Out     0.186     6.470       -         
un1_init_pulses_cry_2           Net          -        -       0.014     -           2         
un1_init_pulses_cry_3_c         SB_CARRY     CI       In      -         6.484       -         
un1_init_pulses_cry_3_c         SB_CARRY     CO       Out     0.186     6.670       -         
un1_init_pulses_cry_3           Net          -        -       0.014     -           2         
un1_init_pulses_cry_4_c         SB_CARRY     CI       In      -         6.684       -         
un1_init_pulses_cry_4_c         SB_CARRY     CO       Out     0.186     6.870       -         
un1_init_pulses_cry_4           Net          -        -       0.014     -           2         
un1_init_pulses_cry_5_c         SB_CARRY     CI       In      -         6.884       -         
un1_init_pulses_cry_5_c         SB_CARRY     CO       Out     0.186     7.070       -         
un1_init_pulses_cry_5           Net          -        -       0.014     -           2         
un1_init_pulses_cry_6_c         SB_CARRY     CI       In      -         7.084       -         
un1_init_pulses_cry_6_c         SB_CARRY     CO       Out     0.186     7.270       -         
un1_init_pulses_cry_6           Net          -        -       0.014     -           2         
un1_init_pulses_cry_7_c         SB_CARRY     CI       In      -         7.284       -         
un1_init_pulses_cry_7_c         SB_CARRY     CO       Out     0.186     7.470       -         
un1_init_pulses_cry_7           Net          -        -       0.014     -           2         
un1_init_pulses_cry_8_c         SB_CARRY     CI       In      -         7.484       -         
un1_init_pulses_cry_8_c         SB_CARRY     CO       Out     0.186     7.670       -         
un1_init_pulses_cry_8           Net          -        -       0.014     -           2         
un1_init_pulses_cry_9_c         SB_CARRY     CI       In      -         7.684       -         
un1_init_pulses_cry_9_c         SB_CARRY     CO       Out     0.186     7.870       -         
un1_init_pulses_cry_9           Net          -        -       0.014     -           2         
un1_init_pulses_cry_10_c        SB_CARRY     CI       In      -         7.884       -         
un1_init_pulses_cry_10_c        SB_CARRY     CO       Out     0.186     8.070       -         
un1_init_pulses_cry_10          Net          -        -       0.014     -           2         
un1_init_pulses_cry_11_c        SB_CARRY     CI       In      -         8.084       -         
un1_init_pulses_cry_11_c        SB_CARRY     CO       Out     0.186     8.270       -         
un1_init_pulses_cry_11          Net          -        -       0.014     -           2         
un1_init_pulses_cry_12_c        SB_CARRY     CI       In      -         8.284       -         
un1_init_pulses_cry_12_c        SB_CARRY     CO       Out     0.186     8.470       -         
un1_init_pulses_cry_12          Net          -        -       0.014     -           2         
un1_init_pulses_cry_13_c        SB_CARRY     CI       In      -         8.484       -         
un1_init_pulses_cry_13_c        SB_CARRY     CO       Out     0.186     8.670       -         
un1_init_pulses_cry_13          Net          -        -       0.386     -           1         
init_pulses_RNO[14]             SB_LUT4      I3       In      -         9.056       -         
init_pulses_RNO[14]             SB_LUT4      O        Out     0.465     9.521       -         
init_pulses_RNO[14]             Net          -        -       1.507     -           1         
init_pulses[14]                 SB_DFFSR     D        In      -         11.028      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.183 is 5.247(46.9%) logic and 5.936(53.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.506
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.351

    - Propagation time:                      10.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.605

    Number of logic level(s):                16
    Starting point:                          CHOOSE_CHANNEL[3] / Q
    Ending point:                            init_pulses[14] / D
    The start point is clocked by            ppm_encoder|clk [rising] on pin C
    The end   point is clocked by            ppm_encoder|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
CHOOSE_CHANNEL[3]               SB_DFFE      Q        Out     0.796     0.796       -         
CHOOSE_CHANNEL[3]               Net          -        -       1.599     -           10        
CHOOSE_CHANNEL_RNII9B21[3]      SB_LUT4      I1       In      -         2.395       -         
CHOOSE_CHANNEL_RNII9B21[3]      SB_LUT4      O        Out     0.589     2.984       -         
N_40                            Net          -        -       1.371     -           4         
un1_init_pulses_cry_1_c_RNO     SB_LUT4      I1       In      -         4.355       -         
un1_init_pulses_cry_1_c_RNO     SB_LUT4      O        Out     0.558     4.913       -         
un1_init_pulses_cry_1_c_RNO     Net          -        -       0.905     -           1         
un1_init_pulses_cry_1_c         SB_CARRY     I0       In      -         5.818       -         
un1_init_pulses_cry_1_c         SB_CARRY     CO       Out     0.380     6.198       -         
un1_init_pulses_cry_1           Net          -        -       0.014     -           2         
un1_init_pulses_cry_2_c         SB_CARRY     CI       In      -         6.212       -         
un1_init_pulses_cry_2_c         SB_CARRY     CO       Out     0.186     6.398       -         
un1_init_pulses_cry_2           Net          -        -       0.014     -           2         
un1_init_pulses_cry_3_c         SB_CARRY     CI       In      -         6.412       -         
un1_init_pulses_cry_3_c         SB_CARRY     CO       Out     0.186     6.598       -         
un1_init_pulses_cry_3           Net          -        -       0.014     -           2         
un1_init_pulses_cry_4_c         SB_CARRY     CI       In      -         6.612       -         
un1_init_pulses_cry_4_c         SB_CARRY     CO       Out     0.186     6.798       -         
un1_init_pulses_cry_4           Net          -        -       0.014     -           2         
un1_init_pulses_cry_5_c         SB_CARRY     CI       In      -         6.812       -         
un1_init_pulses_cry_5_c         SB_CARRY     CO       Out     0.186     6.998       -         
un1_init_pulses_cry_5           Net          -        -       0.014     -           2         
un1_init_pulses_cry_6_c         SB_CARRY     CI       In      -         7.012       -         
un1_init_pulses_cry_6_c         SB_CARRY     CO       Out     0.186     7.198       -         
un1_init_pulses_cry_6           Net          -        -       0.014     -           2         
un1_init_pulses_cry_7_c         SB_CARRY     CI       In      -         7.212       -         
un1_init_pulses_cry_7_c         SB_CARRY     CO       Out     0.186     7.398       -         
un1_init_pulses_cry_7           Net          -        -       0.014     -           2         
un1_init_pulses_cry_8_c         SB_CARRY     CI       In      -         7.412       -         
un1_init_pulses_cry_8_c         SB_CARRY     CO       Out     0.186     7.598       -         
un1_init_pulses_cry_8           Net          -        -       0.014     -           2         
un1_init_pulses_cry_9_c         SB_CARRY     CI       In      -         7.612       -         
un1_init_pulses_cry_9_c         SB_CARRY     CO       Out     0.186     7.798       -         
un1_init_pulses_cry_9           Net          -        -       0.014     -           2         
un1_init_pulses_cry_10_c        SB_CARRY     CI       In      -         7.812       -         
un1_init_pulses_cry_10_c        SB_CARRY     CO       Out     0.186     7.998       -         
un1_init_pulses_cry_10          Net          -        -       0.014     -           2         
un1_init_pulses_cry_11_c        SB_CARRY     CI       In      -         8.012       -         
un1_init_pulses_cry_11_c        SB_CARRY     CO       Out     0.186     8.198       -         
un1_init_pulses_cry_11          Net          -        -       0.014     -           2         
un1_init_pulses_cry_12_c        SB_CARRY     CI       In      -         8.212       -         
un1_init_pulses_cry_12_c        SB_CARRY     CO       Out     0.186     8.398       -         
un1_init_pulses_cry_12          Net          -        -       0.014     -           2         
un1_init_pulses_cry_13_c        SB_CARRY     CI       In      -         8.412       -         
un1_init_pulses_cry_13_c        SB_CARRY     CO       Out     0.186     8.598       -         
un1_init_pulses_cry_13          Net          -        -       0.386     -           1         
init_pulses_RNO[14]             SB_LUT4      I3       In      -         8.984       -         
init_pulses_RNO[14]             SB_LUT4      O        Out     0.465     9.449       -         
init_pulses_RNO[14]             Net          -        -       1.507     -           1         
init_pulses[14]                 SB_DFFSR     D        In      -         10.956      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.111 is 5.175(46.6%) logic and 5.936(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.506
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.351

    - Propagation time:                      10.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.605

    Number of logic level(s):                16
    Starting point:                          CHOOSE_CHANNEL[2] / Q
    Ending point:                            init_pulses[14] / D
    The start point is clocked by            ppm_encoder|clk [rising] on pin C
    The end   point is clocked by            ppm_encoder|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
CHOOSE_CHANNEL[2]                   SB_DFFE      Q        Out     0.796     0.796       -         
CHOOSE_CHANNEL[2]                   Net          -        -       1.599     -           18        
CHOOSE_CHANNEL_fast_RNINTJ91[1]     SB_LUT4      I1       In      -         2.395       -         
CHOOSE_CHANNEL_fast_RNINTJ91[1]     SB_LUT4      O        Out     0.589     2.984       -         
un9_0_1[12]                         Net          -        -       1.371     -           6         
un1_init_pulses_cry_1_c_RNO         SB_LUT4      I2       In      -         4.355       -         
un1_init_pulses_cry_1_c_RNO         SB_LUT4      O        Out     0.558     4.913       -         
un1_init_pulses_cry_1_c_RNO         Net          -        -       0.905     -           1         
un1_init_pulses_cry_1_c             SB_CARRY     I0       In      -         5.818       -         
un1_init_pulses_cry_1_c             SB_CARRY     CO       Out     0.380     6.198       -         
un1_init_pulses_cry_1               Net          -        -       0.014     -           2         
un1_init_pulses_cry_2_c             SB_CARRY     CI       In      -         6.212       -         
un1_init_pulses_cry_2_c             SB_CARRY     CO       Out     0.186     6.398       -         
un1_init_pulses_cry_2               Net          -        -       0.014     -           2         
un1_init_pulses_cry_3_c             SB_CARRY     CI       In      -         6.412       -         
un1_init_pulses_cry_3_c             SB_CARRY     CO       Out     0.186     6.598       -         
un1_init_pulses_cry_3               Net          -        -       0.014     -           2         
un1_init_pulses_cry_4_c             SB_CARRY     CI       In      -         6.612       -         
un1_init_pulses_cry_4_c             SB_CARRY     CO       Out     0.186     6.798       -         
un1_init_pulses_cry_4               Net          -        -       0.014     -           2         
un1_init_pulses_cry_5_c             SB_CARRY     CI       In      -         6.812       -         
un1_init_pulses_cry_5_c             SB_CARRY     CO       Out     0.186     6.998       -         
un1_init_pulses_cry_5               Net          -        -       0.014     -           2         
un1_init_pulses_cry_6_c             SB_CARRY     CI       In      -         7.012       -         
un1_init_pulses_cry_6_c             SB_CARRY     CO       Out     0.186     7.198       -         
un1_init_pulses_cry_6               Net          -        -       0.014     -           2         
un1_init_pulses_cry_7_c             SB_CARRY     CI       In      -         7.212       -         
un1_init_pulses_cry_7_c             SB_CARRY     CO       Out     0.186     7.398       -         
un1_init_pulses_cry_7               Net          -        -       0.014     -           2         
un1_init_pulses_cry_8_c             SB_CARRY     CI       In      -         7.412       -         
un1_init_pulses_cry_8_c             SB_CARRY     CO       Out     0.186     7.598       -         
un1_init_pulses_cry_8               Net          -        -       0.014     -           2         
un1_init_pulses_cry_9_c             SB_CARRY     CI       In      -         7.612       -         
un1_init_pulses_cry_9_c             SB_CARRY     CO       Out     0.186     7.798       -         
un1_init_pulses_cry_9               Net          -        -       0.014     -           2         
un1_init_pulses_cry_10_c            SB_CARRY     CI       In      -         7.812       -         
un1_init_pulses_cry_10_c            SB_CARRY     CO       Out     0.186     7.998       -         
un1_init_pulses_cry_10              Net          -        -       0.014     -           2         
un1_init_pulses_cry_11_c            SB_CARRY     CI       In      -         8.012       -         
un1_init_pulses_cry_11_c            SB_CARRY     CO       Out     0.186     8.198       -         
un1_init_pulses_cry_11              Net          -        -       0.014     -           2         
un1_init_pulses_cry_12_c            SB_CARRY     CI       In      -         8.212       -         
un1_init_pulses_cry_12_c            SB_CARRY     CO       Out     0.186     8.398       -         
un1_init_pulses_cry_12              Net          -        -       0.014     -           2         
un1_init_pulses_cry_13_c            SB_CARRY     CI       In      -         8.412       -         
un1_init_pulses_cry_13_c            SB_CARRY     CO       Out     0.186     8.598       -         
un1_init_pulses_cry_13              Net          -        -       0.386     -           1         
init_pulses_RNO[14]                 SB_LUT4      I3       In      -         8.984       -         
init_pulses_RNO[14]                 SB_LUT4      O        Out     0.465     9.449       -         
init_pulses_RNO[14]                 Net          -        -       1.507     -           1         
init_pulses[14]                     SB_DFFSR     D        In      -         10.956      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.111 is 5.175(46.6%) logic and 5.936(53.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.506
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.351

    - Propagation time:                      10.925
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.574

    Number of logic level(s):                16
    Starting point:                          PPM_STATE[0] / Q
    Ending point:                            init_pulses[14] / D
    The start point is clocked by            ppm_encoder|clk [rising] on pin C
    The end   point is clocked by            ppm_encoder|clk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
PPM_STATE[0]                    SB_DFF       Q        Out     0.796     0.796       -         
PPM_STATE[0]                    Net          -        -       1.599     -           12        
CHOOSE_CHANNEL_RNII9B21[3]      SB_LUT4      I2       In      -         2.395       -         
CHOOSE_CHANNEL_RNII9B21[3]      SB_LUT4      O        Out     0.558     2.953       -         
N_40                            Net          -        -       1.371     -           4         
un1_init_pulses_cry_1_c_RNO     SB_LUT4      I1       In      -         4.324       -         
un1_init_pulses_cry_1_c_RNO     SB_LUT4      O        Out     0.558     4.882       -         
un1_init_pulses_cry_1_c_RNO     Net          -        -       0.905     -           1         
un1_init_pulses_cry_1_c         SB_CARRY     I0       In      -         5.787       -         
un1_init_pulses_cry_1_c         SB_CARRY     CO       Out     0.380     6.167       -         
un1_init_pulses_cry_1           Net          -        -       0.014     -           2         
un1_init_pulses_cry_2_c         SB_CARRY     CI       In      -         6.181       -         
un1_init_pulses_cry_2_c         SB_CARRY     CO       Out     0.186     6.367       -         
un1_init_pulses_cry_2           Net          -        -       0.014     -           2         
un1_init_pulses_cry_3_c         SB_CARRY     CI       In      -         6.381       -         
un1_init_pulses_cry_3_c         SB_CARRY     CO       Out     0.186     6.567       -         
un1_init_pulses_cry_3           Net          -        -       0.014     -           2         
un1_init_pulses_cry_4_c         SB_CARRY     CI       In      -         6.581       -         
un1_init_pulses_cry_4_c         SB_CARRY     CO       Out     0.186     6.767       -         
un1_init_pulses_cry_4           Net          -        -       0.014     -           2         
un1_init_pulses_cry_5_c         SB_CARRY     CI       In      -         6.781       -         
un1_init_pulses_cry_5_c         SB_CARRY     CO       Out     0.186     6.967       -         
un1_init_pulses_cry_5           Net          -        -       0.014     -           2         
un1_init_pulses_cry_6_c         SB_CARRY     CI       In      -         6.981       -         
un1_init_pulses_cry_6_c         SB_CARRY     CO       Out     0.186     7.167       -         
un1_init_pulses_cry_6           Net          -        -       0.014     -           2         
un1_init_pulses_cry_7_c         SB_CARRY     CI       In      -         7.181       -         
un1_init_pulses_cry_7_c         SB_CARRY     CO       Out     0.186     7.367       -         
un1_init_pulses_cry_7           Net          -        -       0.014     -           2         
un1_init_pulses_cry_8_c         SB_CARRY     CI       In      -         7.381       -         
un1_init_pulses_cry_8_c         SB_CARRY     CO       Out     0.186     7.567       -         
un1_init_pulses_cry_8           Net          -        -       0.014     -           2         
un1_init_pulses_cry_9_c         SB_CARRY     CI       In      -         7.581       -         
un1_init_pulses_cry_9_c         SB_CARRY     CO       Out     0.186     7.767       -         
un1_init_pulses_cry_9           Net          -        -       0.014     -           2         
un1_init_pulses_cry_10_c        SB_CARRY     CI       In      -         7.781       -         
un1_init_pulses_cry_10_c        SB_CARRY     CO       Out     0.186     7.967       -         
un1_init_pulses_cry_10          Net          -        -       0.014     -           2         
un1_init_pulses_cry_11_c        SB_CARRY     CI       In      -         7.981       -         
un1_init_pulses_cry_11_c        SB_CARRY     CO       Out     0.186     8.167       -         
un1_init_pulses_cry_11          Net          -        -       0.014     -           2         
un1_init_pulses_cry_12_c        SB_CARRY     CI       In      -         8.181       -         
un1_init_pulses_cry_12_c        SB_CARRY     CO       Out     0.186     8.367       -         
un1_init_pulses_cry_12          Net          -        -       0.014     -           2         
un1_init_pulses_cry_13_c        SB_CARRY     CI       In      -         8.381       -         
un1_init_pulses_cry_13_c        SB_CARRY     CO       Out     0.186     8.567       -         
un1_init_pulses_cry_13          Net          -        -       0.386     -           1         
init_pulses_RNO[14]             SB_LUT4      I3       In      -         8.953       -         
init_pulses_RNO[14]             SB_LUT4      O        Out     0.465     9.418       -         
init_pulses_RNO[14]             Net          -        -       1.507     -           1         
init_pulses[14]                 SB_DFFSR     D        In      -         10.925      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.080 is 5.144(46.4%) logic and 5.936(53.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for ppm_encoder 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        35 uses
SB_DFF          3 uses
SB_DFFE         19 uses
SB_DFFSR        29 uses
SB_GB           1 use
SB_LUT4         81 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   51 (0%)
Total load per clock:
   ppm_encoder|clk: 1

@S |Mapping Summary:
Total  LUTs: 81 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 81 = 81 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Mon Mar 04 18:15:19 2019

###########################################################]


Synthesis exit by 0.
Current Implementation TestPPM_Implmnt its sbt path: D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/TestPPM.edf " "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/TestPPM.edf...
start to read sdc/scf file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/TestPPM.scf
sdc_reader OK D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/TestPPM.scf
Stored edif netlist at D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder...

write Timing Constraint to D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ppm_encoder

EDF Parser run-time: 2 (sec)
edif parser succeed.
Unrecognizable name ppm_encoder


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" --outdir "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer\ppm_encoder_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder --outdir D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer\ppm_encoder_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder
SDC file             - D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	81
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	83
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	32
        CARRY Only       	:	9
        LUT with CARRY   	:	0
    LogicCells                  :	92/5280
    PLBs                        :	14/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.2 (sec)

Final Design Statistics
    Number of LUTs      	:	83
    Number of DFFs      	:	51
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	35
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	92/5280
    PLBs                        :	19/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	2/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: ppm_encoder|clk | Frequency: 76.50 MHz | Target: 105.15 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" --package SG48 --outdir "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer\ppm_encoder_pl.sdc" --dst_sdc_file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\packer\ppm_encoder_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 226
used logic cells: 92
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" --package SG48 --outdir "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer\ppm_encoder_pl.sdc" --dst_sdc_file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\packer\ppm_encoder_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 226
used logic cells: 92
Translating sdc file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\placer\ppm_encoder_pl.sdc...
Translated sdc file is D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\packer\ppm_encoder_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\outputs\packer\ppm_encoder_pk.sdc" --outdir "D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\outputs\router" --sdf_file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\simulation_netlist\ppm_encoder_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\outputs\packer\ppm_encoder_pk.sdc --outdir D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\outputs\router --sdf_file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\simulation_netlist\ppm_encoder_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design ppm_encoder
Read design time: 1
I1202: Reading Architecture of device iCE40UP5K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 117 
I1212: Iteration  1 :    35 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design ppm_encoder
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\simulation_netlist\ppm_encoder_sbt.v" --vhdl "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/sbt/outputs/simulation_netlist\ppm_encoder_sbt.vhd" --lib "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\packer\ppm_encoder_pk.sdc" --out-sdc-file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\netlister\ppm_encoder_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\simulation_netlist\ppm_encoder_sbt.v
Writing D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt/sbt/outputs/simulation_netlist\ppm_encoder_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\netlister\ppm_encoder_sbt.sdc" --sdf-file "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\simulation_netlist\ppm_encoder_sbt.sdf" --report-file "D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\outputs\timer\ppm_encoder_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\netlister\ppm_encoder_sbt.sdc --sdf-file D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\simulation_netlist\ppm_encoder_sbt.sdf --report-file D:\kibotics\DronesForKids_ice40Ultra\TestPPMencoder\TestPPM\TestPPM_Implmnt\sbt\outputs\timer\ppm_encoder_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\netlist\oadb-ppm_encoder" --device_name iCE40UP5K --package SG48 --outdir "D:/kibotics/DronesForKids_ice40Ultra/TestPPMencoder/TestPPM/TestPPM_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
20:38:20
