Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Aug 14 17:23:24 2025


Cell Usage:
GTP_DFF_C                   141 uses
GTP_DFF_CE                   74 uses
GTP_DFF_P                    25 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      4 uses
GTP_LUT2                     18 uses
GTP_LUT3                      6 uses
GTP_LUT4                      8 uses
GTP_LUT5                     37 uses
GTP_LUT6                    158 uses
GTP_LUT6CARRY                86 uses
GTP_LUT6D                    54 uses
GTP_MUX2LUT7                 42 uses
GTP_MUX2LUT8                  2 uses

I/O ports: 13
GTP_INBUF                   6 uses
GTP_OUTBUF                  7 uses

Mapping Summary:
Total LUTs: 371 of 66600 (0.56%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 371
Total Registers: 240 of 133200 (0.18%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 13 of 300 (4.33%)


Overview of Control Sets:

Number of unique control sets : 14

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 2        | 0                 2
  [4, 6)      | 7        | 0                 7
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 3        | 0                 3
--------------------------------------------------------------
  The maximum fanout: 166
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                166
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                74
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file password_lock_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| password_lock_top               | 371     | 240     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 13     | 0         | 0          | 86            | 0            | 42           | 2            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + hc595_ctrl_inst               | 9       | 9       | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 2            | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + led_display_seg_ctrl_inst     | 106     | 28      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 15            | 0            | 33           | 1            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_matrix_key                  | 103     | 91      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 63            | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_matrix_key_trigger          | 16      | 32      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
| + u_password_lock               | 137     | 80      | 0                   | 0       | 0       | 0       | 0          | 0       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 0      | 0         | 0          | 8             | 0            | 7            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                   
******************************************************************************************************************
                                                                                Clock   Non-clock                 
 Clock                           Period       Waveform            Type          Loads       Loads  Sources        
------------------------------------------------------------------------------------------------------------------
 password_lock_top|external_clk  1000.0000    {0.0000 500.0000}   Declared        240           0  {external_clk} 
==================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               password_lock_top|external_clk            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                             1.0000 MHz    240.7318 MHz      1000.0000         4.1540        995.846
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   995.846       0.000              0            297
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.634       0.000              0            297
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk                    499.800       0.000              0            240
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_matrix_key/key[0]/CE (GTP_DFF_CE)
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_matrix_key/delay_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.072         u_matrix_key/delay_cnt [0]
                                                                                   u_matrix_key/N515_27/I0 (GTP_LUT6)
                                   td                    0.140       4.212 r       u_matrix_key/N515_27/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.597         u_matrix_key/_N4639
                                                                                   u_matrix_key/N515_30/I1 (GTP_LUT2)
                                   td                    0.224       4.821 r       u_matrix_key/N515_30/Z (GTP_LUT2)
                                   net (fanout=1)        0.385       5.206         u_matrix_key/_N4642
                                                                                   u_matrix_key/N515_32/I5 (GTP_LUT6)
                                   td                    0.074       5.280 r       u_matrix_key/N515_32/Z (GTP_LUT6)
                                   net (fanout=35)       0.650       5.930         u_matrix_key/N515
                                                                                   u_matrix_key/N653/I0 (GTP_LUT6D)
                                   td                    0.212       6.142 r       u_matrix_key/N653/Z5 (GTP_LUT6D)
                                   net (fanout=6)        0.519       6.661         u_matrix_key/N93 
                                                                                   u_matrix_key/N175_3/I0 (GTP_LUT6D)
                                   td                    0.212       6.873 r       u_matrix_key/N175_3/Z5 (GTP_LUT6D)
                                   net (fanout=4)        0.385       7.258         u_matrix_key/N97 
                                                                           r       u_matrix_key/key[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.258         Logic Levels: 5  
                                                                                   Logic: 1.065ns(27.463%), Route: 2.813ns(72.537%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420    1003.380         nt_external_clk  
                                                                           r       u_matrix_key/key[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   7.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_matrix_key/key[1]/CE (GTP_DFF_CE)
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_matrix_key/delay_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.072         u_matrix_key/delay_cnt [0]
                                                                                   u_matrix_key/N515_27/I0 (GTP_LUT6)
                                   td                    0.140       4.212 r       u_matrix_key/N515_27/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.597         u_matrix_key/_N4639
                                                                                   u_matrix_key/N515_30/I1 (GTP_LUT2)
                                   td                    0.224       4.821 r       u_matrix_key/N515_30/Z (GTP_LUT2)
                                   net (fanout=1)        0.385       5.206         u_matrix_key/_N4642
                                                                                   u_matrix_key/N515_32/I5 (GTP_LUT6)
                                   td                    0.074       5.280 r       u_matrix_key/N515_32/Z (GTP_LUT6)
                                   net (fanout=35)       0.650       5.930         u_matrix_key/N515
                                                                                   u_matrix_key/N653/I0 (GTP_LUT6D)
                                   td                    0.212       6.142 r       u_matrix_key/N653/Z5 (GTP_LUT6D)
                                   net (fanout=6)        0.519       6.661         u_matrix_key/N93 
                                                                                   u_matrix_key/N175_3/I0 (GTP_LUT6D)
                                   td                    0.212       6.873 r       u_matrix_key/N175_3/Z5 (GTP_LUT6D)
                                   net (fanout=4)        0.385       7.258         u_matrix_key/N97 
                                                                           r       u_matrix_key/key[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.258         Logic Levels: 5  
                                                                                   Logic: 1.065ns(27.463%), Route: 2.813ns(72.537%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420    1003.380         nt_external_clk  
                                                                           r       u_matrix_key/key[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   7.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.846                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)
Endpoint    : u_matrix_key/key[2]/CE (GTP_DFF_CE)
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/delay_cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       u_matrix_key/delay_cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.489       4.072         u_matrix_key/delay_cnt [0]
                                                                                   u_matrix_key/N515_27/I0 (GTP_LUT6)
                                   td                    0.140       4.212 r       u_matrix_key/N515_27/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.597         u_matrix_key/_N4639
                                                                                   u_matrix_key/N515_30/I1 (GTP_LUT2)
                                   td                    0.224       4.821 r       u_matrix_key/N515_30/Z (GTP_LUT2)
                                   net (fanout=1)        0.385       5.206         u_matrix_key/_N4642
                                                                                   u_matrix_key/N515_32/I5 (GTP_LUT6)
                                   td                    0.074       5.280 r       u_matrix_key/N515_32/Z (GTP_LUT6)
                                   net (fanout=35)       0.650       5.930         u_matrix_key/N515
                                                                                   u_matrix_key/N653/I0 (GTP_LUT6D)
                                   td                    0.212       6.142 r       u_matrix_key/N653/Z5 (GTP_LUT6D)
                                   net (fanout=6)        0.519       6.661         u_matrix_key/N93 
                                                                                   u_matrix_key/N175_3/I0 (GTP_LUT6D)
                                   td                    0.212       6.873 r       u_matrix_key/N175_3/Z5 (GTP_LUT6D)
                                   net (fanout=4)        0.385       7.258         u_matrix_key/N97 
                                                                           r       u_matrix_key/key[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   7.258         Logic Levels: 5  
                                                                                   Logic: 1.065ns(27.463%), Route: 2.813ns(72.537%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 external_clk                                            0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.000    1000.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420    1003.380         nt_external_clk  
                                                                           r       u_matrix_key/key[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   7.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.846                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.385       3.950         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.385       3.950         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)
Endpoint    : led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel_flag/CLK (GTP_DFF_C)

                                   tco                   0.185       3.565 f       led_display_seg_ctrl_inst/sel_flag/Q (GTP_DFF_C)
                                   net (fanout=3)        0.385       3.950         led_display_seg_ctrl_inst/sel_flag
                                                                           f       led_display_seg_ctrl_inst/sel[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       led_display_seg_ctrl_inst/sel[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.064       3.316                          

 Data required time                                                  3.316                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.316                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.634                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/CLK (GTP_DFF_C)
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       hc595_ctrl_inst/rck/CLK (GTP_DFF_C)

                                   tco                   0.203       3.583 r       hc595_ctrl_inst/rck/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       3.583         nt_rck           
                                                                                   rck_obuf/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       rck_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         rck              
 rck                                                                       r       rck (port)       

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[0]/CLK (GTP_DFF_CE)
Endpoint    : row[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/row[0]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       u_matrix_key/row[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_row[0]        
                                                                                   row_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       row_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         row[0]           
 row[0]                                                                    r       row[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[1]/CLK (GTP_DFF_CE)
Endpoint    : row[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 external_clk                                            0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.000       0.000         external_clk     
                                                                                   external_clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       external_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=240)      2.420       3.380         nt_external_clk  
                                                                           r       u_matrix_key/row[1]/CLK (GTP_DFF_CE)

                                   tco                   0.203       3.583 r       u_matrix_key/row[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.000       3.583         nt_row[1]        
                                                                                   row_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       row_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         row[1]           
 row[1]                                                                    r       row[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 col[0]                                                  0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.000       0.000         col[0]           
                                                                                   col_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       col_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_col[0]        
                                                                                   u_matrix_key/N2[0]/I0 (GTP_LUT6D)
                                   td                    0.093       2.274 f       u_matrix_key/N2[0]/Z (GTP_LUT6D)
                                   net (fanout=4)        0.000       2.274         u_matrix_key/N2 [0]
                                                                           f       u_matrix_key/key[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.274         Logic Levels: 2  
                                                                                   Logic: 0.954ns(41.953%), Route: 1.320ns(58.047%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[4]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 col[0]                                                  0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.000       0.000         col[0]           
                                                                                   col_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       col_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_col[0]        
                                                                                   u_matrix_key/N2[0]/I0 (GTP_LUT6D)
                                   td                    0.093       2.274 f       u_matrix_key/N2[0]/Z (GTP_LUT6D)
                                   net (fanout=4)        0.000       2.274         u_matrix_key/N2 [0]
                                                                           f       u_matrix_key/key[4]/D (GTP_DFF_CE)

 Data arrival time                                                   2.274         Logic Levels: 2  
                                                                                   Logic: 0.954ns(41.953%), Route: 1.320ns(58.047%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 col[0]                                                  0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.000       0.000         col[0]           
                                                                                   col_ibuf[0]/I (GTP_INBUF)
                                   td                    0.861       0.861 f       col_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.320       2.181         nt_col[0]        
                                                                                   u_matrix_key/N2[0]/I0 (GTP_LUT6D)
                                   td                    0.093       2.274 f       u_matrix_key/N2[0]/Z (GTP_LUT6D)
                                   net (fanout=4)        0.000       2.274         u_matrix_key/N2 [0]
                                                                           f       u_matrix_key/key[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.274         Logic Levels: 2  
                                                                                   Logic: 0.954ns(41.953%), Route: 1.320ns(58.047%)
====================================================================================================

{password_lock_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          hc595_ctrl_inst/cnt_4[0]/CLK
 499.800     500.000         0.200           Low Pulse Width                           hc595_ctrl_inst/cnt_4[0]/CLK
 499.800     500.000         0.200           High Pulse Width                          hc595_ctrl_inst/cnt_4[1]/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                 
+-------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/compile/password_lock_top_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/IO.fdc                                                 
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/synthesize/password_lock_top_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/synthesize/password_lock_top_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/synthesize/password_lock_top_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/synthesize/snr.db                                
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/synthesize/password_lock_top.snr                 
+-------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 337 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:12s
