// Seed: 1772107473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  assign module_1.id_6 = 0;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : -1] id_9;
  always @(*) begin : LABEL_0
    assign id_8 = id_4;
  end
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_11 = id_3;
  wire id_13;
endmodule
module module_1 (
    output wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  wand  id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
