Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jul 25 11:49:34 2023
| Host         : WIN-J8RF69I3SGG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file topModule_control_sets_placed.rpt
| Design       : topModule
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             341 |          129 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           13 |
| Yes          | No                    | No                     |               6 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------+-------------------------------+------------------+----------------+--------------+
|             Clock Signal             |  Enable Signal  |        Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-----------------+-------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                       | u1/ready_rising |                               |                3 |              6 |         2.00 |
|  errorTx/TxD_ready                   |                 |                               |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG                       |                 | gen_baud/cont1[0]_i_1__1_n_0  |                2 |              7 |         3.50 |
|  reloj_20khz/cont2                   |                 | PID_inst/CO[0]                |                1 |              8 |         8.00 |
|  gen_baud/CLK                        |                 | clk_TxDstart/SR[0]            |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                       |                 | reloj_20khz/clear             |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                       |                 | clk_TxDstart/cont1[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  reloj_20khz/cont2                   |                 |                               |                8 |             19 |         2.38 |
|  FSM_onehot_contData_reg[47]_i_1_n_0 |                 |                               |               52 |            111 |         2.13 |
|  clk_IBUF_BUFG                       |                 |                               |               64 |            205 |         3.20 |
+--------------------------------------+-----------------+-------------------------------+------------------+----------------+--------------+


