FIRST_PSEUDO_REGISTER,VAR_0
GENERAL_REGS,VAR_1
Pmode,VAR_2
SImode,VAR_3
TEST_HARD_REG_BIT,FUNC_0
emit_move_insn,FUNC_1
end_sequence,FUNC_2
fixed_regs,VAR_4
gen_raw_REG,FUNC_3
gen_rtx_MEM,FUNC_4
get_insns,FUNC_5
reg_class_contents,VAR_5
seq_cost,FUNC_6
start_sequence,FUNC_7
target_avail_regs,VAR_6
target_pres_cost,VAR_7
target_res_regs,VAR_8
target_small_cost,VAR_9
target_spill_cost,VAR_10
validize_mem,FUNC_8
init_set_costs,FUNC_9
seq,VAR_11
reg1,VAR_12
reg2,VAR_13
addr,VAR_14
mem,VAR_15
i,VAR_16
