{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1589286356506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_UART_visualization EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_UART_visualization\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589286356541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589286356625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589286356625 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] 63 40 0 0 " "Implementing clock multiplication of 63, clock division of 40, and phase shift of 0 degrees (0 ps) for F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1589286356757 ""}  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1589286356757 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589286357409 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589286357419 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589286357585 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589286357585 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589286357595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589286357595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589286357595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589286357595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 2672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589286357595 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589286357595 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589286357605 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1589286358400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_115_UART_visualization.SDC " "Synopsys Design Constraints File file not found: 'DE2_115_UART_visualization.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589286360624 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589286360625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589286360640 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589286360665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589286360666 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589286360668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589286361005 ""}  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589286361005 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589286361809 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589286361815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589286361816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589286361824 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589286361835 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589286361845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589286361845 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589286361850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589286362001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589286362006 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589286362006 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"F78m75:F78m75_inst\|altpll:altpll_component\|F78m75_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/F78m75_altpll.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/db/F78m75_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/home/andrey/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "F78m75.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/F78m75.v" 88 0 0 } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 126 0 0 } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 47 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1589286362188 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589286363018 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1589286363018 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1589286363018 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589286363019 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589286363030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589286369375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589286370122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589286370232 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589286375522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589286375522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589286376596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X33_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23" {  } { { "loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23"} { { 12 { 0 ""} 23 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589286385181 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589286385181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589286387542 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589286387542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589286387544 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.35 " "Total time spent on timing analysis during the Fitter is 1.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589286387844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589286387878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589286388819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589286388822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589286389681 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589286391036 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1589286392207 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 Cyclone IV E " "49 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL J13 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1589286392255 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1589286392255 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[0] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[1] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[2] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[3] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[4] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[5] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { EX_IO[6] } } } { "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrey/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_UART_visualization.v" "" { Text "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589286392261 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1589286392261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.fit.smsg " "Generated suppressed messages file /home/andrey/FPGA_Base/Progects/UART_Visualization/DE2_115_UART_visualization/DE2_115_UART_visualization.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589286392554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1450 " "Peak virtual memory: 1450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589286393366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 15:26:33 2020 " "Processing ended: Tue May 12 15:26:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589286393366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589286393366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589286393366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589286393366 ""}
