<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 139 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>
defines: 
time_elapsed: 0.976s
ram usage: 39260 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp8csi1fux/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:21</a>: No timescale set for &#34;none&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:25</a>: No timescale set for &#34;empty&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:29</a>: No timescale set for &#34;one&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:34</a>: No timescale set for &#34;two&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:39</a>: No timescale set for &#34;three&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:44</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:25</a>: Compile module &#34;work@empty&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:44</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:21</a>: Compile module &#34;work@none&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:29</a>: Compile module &#34;work@one&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:39</a>: Compile module &#34;work@three&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:34</a>: Compile module &#34;work@two&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:44</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 16.

[NTE:EL0511] Nb leaf instances: 15.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp8csi1fux/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_none
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp8csi1fux/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp8csi1fux/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@empty, file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:25, parent:work@main
   |vpiDefName:work@empty
   |vpiFullName:work@empty
   |vpiNet:
   \_logic_net: (x), line:26
     |vpiName:x
     |vpiFullName:work@empty.x
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_sys_func_call: ($display), line:65
       |vpiName:$display
       |vpiArgument:
       \_constant: , line:65
         |vpiConstType:6
         |vpiDecompile:&#34;PASSED&#34;
         |vpiSize:8
         |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (w1), line:46
     |vpiName:w1
     |vpiFullName:work@main.w1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w2), line:46
     |vpiName:w2
     |vpiFullName:work@main.w2
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w3), line:46
     |vpiName:w3
     |vpiFullName:work@main.w3
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w4), line:46
     |vpiName:w4
     |vpiFullName:work@main.w4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w5), line:46
     |vpiName:w5
     |vpiFullName:work@main.w5
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w6), line:46
     |vpiName:w6
     |vpiFullName:work@main.w6
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w7), line:46
     |vpiName:w7
     |vpiFullName:work@main.w7
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w8), line:46
     |vpiName:w8
     |vpiFullName:work@main.w8
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w9), line:46
     |vpiName:w9
     |vpiFullName:work@main.w9
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@none, file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:21, parent:work@main
   |vpiDefName:work@none
   |vpiFullName:work@none
   |vpiNet:
   \_logic_net: (x), line:22
     |vpiName:x
     |vpiFullName:work@none.x
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@one, file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:29, parent:work@main
   |vpiDefName:work@one
   |vpiFullName:work@one
   |vpiPort:
   \_port: (a), line:29
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:29
         |vpiName:a
         |vpiFullName:work@one.a
   |vpiNet:
   \_logic_net: (x), line:31
     |vpiName:x
     |vpiFullName:work@one.x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:29
 |uhdmallModules:
 \_module: work@three, file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:39, parent:work@main
   |vpiDefName:work@three
   |vpiFullName:work@three
   |vpiPort:
   \_port: (a), line:39
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:39
         |vpiName:a
         |vpiFullName:work@three.a
   |vpiPort:
   \_port: (b), line:39
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:39
         |vpiName:b
         |vpiFullName:work@three.b
   |vpiPort:
   \_port: (c), line:39
     |vpiName:c
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (c), line:39
         |vpiName:c
         |vpiFullName:work@three.c
   |vpiNet:
   \_logic_net: (x), line:41
     |vpiName:x
     |vpiFullName:work@three.x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:39
   |vpiNet:
   \_logic_net: (b), line:39
   |vpiNet:
   \_logic_net: (c), line:39
 |uhdmallModules:
 \_module: work@two, file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:34, parent:work@main
   |vpiDefName:work@two
   |vpiFullName:work@two
   |vpiPort:
   \_port: (a), line:34
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:34
         |vpiName:a
         |vpiFullName:work@two.a
   |vpiPort:
   \_port: (b), line:34
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:34
         |vpiName:b
         |vpiFullName:work@two.b
   |vpiNet:
   \_logic_net: (x), line:36
     |vpiName:x
     |vpiFullName:work@two.x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:34
   |vpiNet:
   \_logic_net: (b), line:34
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@none (U1), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:48, parent:work@main
     |vpiDefName:work@none
     |vpiName:U1
     |vpiFullName:work@main.U1
     |vpiNet:
     \_logic_net: (x), line:22, parent:U1
       |vpiName:x
       |vpiFullName:work@main.U1.x
       |vpiNetType:48
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@empty (U2), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:49, parent:work@main
     |vpiDefName:work@empty
     |vpiName:U2
     |vpiFullName:work@main.U2
     |vpiNet:
     \_logic_net: (x), line:26, parent:U2
       |vpiName:x
       |vpiFullName:work@main.U2.x
       |vpiNetType:48
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@one (U3), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:50, parent:work@main
     |vpiDefName:work@one
     |vpiName:U3
     |vpiFullName:work@main.U3
     |vpiPort:
     \_port: (a), line:29, parent:U3
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:29, parent:U3
           |vpiName:a
           |vpiFullName:work@main.U3.a
     |vpiNet:
     \_logic_net: (x), line:31, parent:U3
       |vpiName:x
       |vpiFullName:work@main.U3.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:29, parent:U3
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@one (U4), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:51, parent:work@main
     |vpiDefName:work@one
     |vpiName:U4
     |vpiFullName:work@main.U4
     |vpiPort:
     \_port: (a), line:29, parent:U4
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w1), line:51
         |vpiName:w1
         |vpiActual:
         \_logic_net: (w1), line:46, parent:work@main
           |vpiName:w1
           |vpiFullName:work@main.w1
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:29, parent:U4
           |vpiName:a
           |vpiFullName:work@main.U4.a
     |vpiNet:
     \_logic_net: (x), line:31, parent:U4
       |vpiName:x
       |vpiFullName:work@main.U4.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:29, parent:U4
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@one (U5), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:52, parent:work@main
     |vpiDefName:work@one
     |vpiName:U5
     |vpiFullName:work@main.U5
     |vpiPort:
     \_port: (a), line:29, parent:U5
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w2), line:52
         |vpiName:w2
         |vpiActual:
         \_logic_net: (w2), line:46, parent:work@main
           |vpiName:w2
           |vpiFullName:work@main.w2
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:29, parent:U5
           |vpiName:a
           |vpiFullName:work@main.U5.a
     |vpiNet:
     \_logic_net: (x), line:31, parent:U5
       |vpiName:x
       |vpiFullName:work@main.U5.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:29, parent:U5
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (U6), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:53, parent:work@main
     |vpiDefName:work@two
     |vpiName:U6
     |vpiFullName:work@main.U6
     |vpiPort:
     \_port: (a), line:34, parent:U6
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:U6
           |vpiName:a
           |vpiFullName:work@main.U6.a
     |vpiPort:
     \_port: (b), line:34, parent:U6
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:U6
           |vpiName:b
           |vpiFullName:work@main.U6.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:U6
       |vpiName:x
       |vpiFullName:work@main.U6.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:U6
     |vpiNet:
     \_logic_net: (b), line:34, parent:U6
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (U7), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:54, parent:work@main
     |vpiDefName:work@two
     |vpiName:U7
     |vpiFullName:work@main.U7
     |vpiPort:
     \_port: (a), line:34, parent:U7
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:U7
           |vpiName:a
           |vpiFullName:work@main.U7.a
     |vpiPort:
     \_port: (b), line:34, parent:U7
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:U7
           |vpiName:b
           |vpiFullName:work@main.U7.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:U7
       |vpiName:x
       |vpiFullName:work@main.U7.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:U7
     |vpiNet:
     \_logic_net: (b), line:34, parent:U7
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (U8), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:55, parent:work@main
     |vpiDefName:work@two
     |vpiName:U8
     |vpiFullName:work@main.U8
     |vpiPort:
     \_port: (a), line:34, parent:U8
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w3), line:55
         |vpiName:w3
         |vpiActual:
         \_logic_net: (w3), line:46, parent:work@main
           |vpiName:w3
           |vpiFullName:work@main.w3
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:U8
           |vpiName:a
           |vpiFullName:work@main.U8.a
     |vpiPort:
     \_port: (b), line:34, parent:U8
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:U8
           |vpiName:b
           |vpiFullName:work@main.U8.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:U8
       |vpiName:x
       |vpiFullName:work@main.U8.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:U8
     |vpiNet:
     \_logic_net: (b), line:34, parent:U8
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (U9), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:56, parent:work@main
     |vpiDefName:work@two
     |vpiName:U9
     |vpiFullName:work@main.U9
     |vpiPort:
     \_port: (a), line:34, parent:U9
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:U9
           |vpiName:a
           |vpiFullName:work@main.U9.a
     |vpiPort:
     \_port: (b), line:34, parent:U9
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:U9
           |vpiName:b
           |vpiFullName:work@main.U9.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:U9
       |vpiName:x
       |vpiFullName:work@main.U9.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:U9
     |vpiNet:
     \_logic_net: (b), line:34, parent:U9
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (Ua), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:57, parent:work@main
     |vpiDefName:work@two
     |vpiName:Ua
     |vpiFullName:work@main.Ua
     |vpiPort:
     \_port: (a), line:34, parent:Ua
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w5)
         |vpiName:w5
         |vpiActual:
         \_logic_net: (w5), line:46, parent:work@main
           |vpiName:w5
           |vpiFullName:work@main.w5
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:Ua
           |vpiName:a
           |vpiFullName:work@main.Ua.a
     |vpiPort:
     \_port: (b), line:34, parent:Ua
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w6)
         |vpiName:w6
         |vpiActual:
         \_logic_net: (w6), line:46, parent:work@main
           |vpiName:w6
           |vpiFullName:work@main.w6
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:Ua
           |vpiName:b
           |vpiFullName:work@main.Ua.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:Ua
       |vpiName:x
       |vpiFullName:work@main.Ua.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:Ua
     |vpiNet:
     \_logic_net: (b), line:34, parent:Ua
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (Ub), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:58, parent:work@main
     |vpiDefName:work@two
     |vpiName:Ub
     |vpiFullName:work@main.Ub
     |vpiPort:
     \_port: (a), line:34, parent:Ub
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w7), line:58
         |vpiName:w7
         |vpiActual:
         \_logic_net: (w7), line:46, parent:work@main
           |vpiName:w7
           |vpiFullName:work@main.w7
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:Ub
           |vpiName:a
           |vpiFullName:work@main.Ub.a
     |vpiPort:
     \_port: (b), line:34, parent:Ub
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:Ub
           |vpiName:b
           |vpiFullName:work@main.Ub.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:Ub
       |vpiName:x
       |vpiFullName:work@main.Ub.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:Ub
     |vpiNet:
     \_logic_net: (b), line:34, parent:Ub
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (Uc), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:59, parent:work@main
     |vpiDefName:work@two
     |vpiName:Uc
     |vpiFullName:work@main.Uc
     |vpiPort:
     \_port: (b), line:34, parent:Uc
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w8), line:59
         |vpiName:w8
         |vpiActual:
         \_logic_net: (w8), line:46, parent:work@main
           |vpiName:w8
           |vpiFullName:work@main.w8
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:Uc
           |vpiName:a
           |vpiFullName:work@main.Uc.a
     |vpiPort:
     \_port: (b), line:34, parent:Uc
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:Uc
           |vpiName:b
           |vpiFullName:work@main.Uc.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:Uc
       |vpiName:x
       |vpiFullName:work@main.Uc.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:Uc
     |vpiNet:
     \_logic_net: (b), line:34, parent:Uc
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@two (Ud), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:60, parent:work@main
     |vpiDefName:work@two
     |vpiName:Ud
     |vpiFullName:work@main.Ud
     |vpiPort:
     \_port: (b), line:34, parent:Ud
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w8), line:60
         |vpiName:w8
         |vpiActual:
         \_logic_net: (w8), line:46, parent:work@main
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:34, parent:Ud
           |vpiName:a
           |vpiFullName:work@main.Ud.a
     |vpiPort:
     \_port: (a), line:34, parent:Ud
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (w9), line:60
         |vpiName:w9
         |vpiActual:
         \_logic_net: (w9), line:46, parent:work@main
           |vpiName:w9
           |vpiFullName:work@main.w9
           |vpiNetType:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:34, parent:Ud
           |vpiName:b
           |vpiFullName:work@main.Ud.b
     |vpiNet:
     \_logic_net: (x), line:36, parent:Ud
       |vpiName:x
       |vpiFullName:work@main.Ud.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:34, parent:Ud
     |vpiNet:
     \_logic_net: (b), line:34, parent:Ud
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@three (Ue), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:61, parent:work@main
     |vpiDefName:work@three
     |vpiName:Ue
     |vpiFullName:work@main.Ue
     |vpiPort:
     \_port: (a), line:39, parent:Ue
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:39, parent:Ue
           |vpiName:a
           |vpiFullName:work@main.Ue.a
     |vpiPort:
     \_port: (b), line:39, parent:Ue
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:39, parent:Ue
           |vpiName:b
           |vpiFullName:work@main.Ue.b
     |vpiPort:
     \_port: (c), line:39, parent:Ue
       |vpiName:c
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (c), line:39, parent:Ue
           |vpiName:c
           |vpiFullName:work@main.Ue.c
     |vpiNet:
     \_logic_net: (x), line:41, parent:Ue
       |vpiName:x
       |vpiFullName:work@main.Ue.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:39, parent:Ue
     |vpiNet:
     \_logic_net: (b), line:39, parent:Ue
     |vpiNet:
     \_logic_net: (c), line:39, parent:Ue
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiModule:
   \_module: work@three (Ug), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:63, parent:work@main
     |vpiDefName:work@three
     |vpiName:Ug
     |vpiFullName:work@main.Ug
     |vpiPort:
     \_port: (a), line:39, parent:Ug
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:39, parent:Ug
           |vpiName:a
           |vpiFullName:work@main.Ug.a
     |vpiPort:
     \_port: (b), line:39, parent:Ug
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:39, parent:Ug
           |vpiName:b
           |vpiFullName:work@main.Ug.b
     |vpiPort:
     \_port: (c), line:39, parent:Ug
       |vpiName:c
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (c), line:39, parent:Ug
           |vpiName:c
           |vpiFullName:work@main.Ug.c
     |vpiNet:
     \_logic_net: (x), line:41, parent:Ug
       |vpiName:x
       |vpiFullName:work@main.Ug.x
       |vpiNetType:48
     |vpiNet:
     \_logic_net: (a), line:39, parent:Ug
     |vpiNet:
     \_logic_net: (b), line:39, parent:Ug
     |vpiNet:
     \_logic_net: (c), line:39, parent:Ug
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v</a>, line:44
   |vpiNet:
   \_logic_net: (w1), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w2), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w3), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w4), line:46, parent:work@main
     |vpiName:w4
     |vpiFullName:work@main.w4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w5), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w6), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w7), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w8), line:46, parent:work@main
   |vpiNet:
   \_logic_net: (w9), line:46, parent:work@main
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \U1 of type 32
Object: \x of type 36
Object: \U2 of type 32
Object: \x of type 36
Object: \U3 of type 32
Object: \a of type 44
Object: \x of type 36
Object: \a of type 36
Object: \U4 of type 32
Object: \a of type 44
Object: \x of type 36
Object: \a of type 36
Object: \U5 of type 32
Object: \a of type 44
Object: \x of type 36
Object: \a of type 36
Object: \U6 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \U7 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \U8 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \U9 of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \Ua of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \Ub of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \Uc of type 32
Object: \b of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \Ud of type 32
Object: \b of type 44
Object: \a of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \Ue of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \Ug of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \w1 of type 36
Object: \w2 of type 36
Object: \w3 of type 36
Object: \w4 of type 36
Object: \w5 of type 36
Object: \w6 of type 36
Object: \w7 of type 36
Object: \w8 of type 36
Object: \w9 of type 36
Object: \work_empty of type 32
Object: \x of type 36
Object: \work_main of type 32
Object:  of type 24
Object: \$display of type 56
Object:  of type 7
Object: \w1 of type 36
Object: \w2 of type 36
Object: \w3 of type 36
Object: \w4 of type 36
Object: \w5 of type 36
Object: \w6 of type 36
Object: \w7 of type 36
Object: \w8 of type 36
Object: \w9 of type 36
Object: \work_none of type 32
Object: \x of type 36
Object: \work_one of type 32
Object: \a of type 44
Object: \x of type 36
Object: \a of type 36
Object: \work_three of type 32
Object: \a of type 44
Object: \b of type 44
Object: \c of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \c of type 36
Object: \work_two of type 32
Object: \a of type 44
Object: \b of type 44
Object: \x of type 36
Object: \a of type 36
Object: \b of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_empty&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24bfe70] str=&#39;\work_empty&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:26</a>.0-26.0&gt; [0x24c0190] str=&#39;\x&#39; reg
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24bfe70] str=&#39;\work_empty&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:26</a>.0-26.0&gt; [0x24c0190] str=&#39;\x&#39; reg basic_prep range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24bf1b0] str=&#39;\work_main&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:48</a>.0-48.0&gt; [0x24bf3f0] str=&#39;\U1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24bf820] str=&#39;\work_none&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:49</a>.0-49.0&gt; [0x24bfd50] str=&#39;\U2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c0030] str=&#39;\work_empty&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:50</a>.0-50.0&gt; [0x24c0330] str=&#39;\U3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c0840] str=&#39;\work_one&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:51</a>.0-51.0&gt; [0x24c0b20] str=&#39;\U4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c0ca0] str=&#39;\work_one&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:51</a>.0-51.0&gt; [0x24c0e40] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:51</a>.0-51.0&gt; [0x24c0f60] str=&#39;\w1&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:52</a>.0-52.0&gt; [0x24c1120] str=&#39;\U5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c12c0] str=&#39;\work_one&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:52</a>.0-52.0&gt; [0x24c1480] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:52</a>.0-52.0&gt; [0x24c15a0] str=&#39;\w2&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:53</a>.0-53.0&gt; [0x24c1760] str=&#39;\U6&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c1de0] str=&#39;\work_two&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:54</a>.0-54.0&gt; [0x24c20c0] str=&#39;\U7&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c2240] str=&#39;\work_two&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:55</a>.0-55.0&gt; [0x24c2420] str=&#39;\U8&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c2560] str=&#39;\work_two&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:55</a>.0-55.0&gt; [0x24c2760] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:55</a>.0-55.0&gt; [0x24c2880] str=&#39;\w3&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:56</a>.0-56.0&gt; [0x24c2a40] str=&#39;\U9&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c2be0] str=&#39;\work_two&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c2f20] str=&#39;\Ua&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c3040] str=&#39;\work_two&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c31e0] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c3300] str=&#39;\w5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c34c0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c35e0] str=&#39;\w6&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:58</a>.0-58.0&gt; [0x24c37e0] str=&#39;\Ub&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c3980] str=&#39;\work_two&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:58</a>.0-58.0&gt; [0x24c3b60] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:58</a>.0-58.0&gt; [0x24c3c80] str=&#39;\w7&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:59</a>.0-59.0&gt; [0x24c3e40] str=&#39;\Uc&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c3fe0] str=&#39;\work_two&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:59</a>.0-59.0&gt; [0x24c41e0] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:59</a>.0-59.0&gt; [0x24c4300] str=&#39;\w8&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c44c0] str=&#39;\Ud&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c4660] str=&#39;\work_two&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4860] str=&#39;\b&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4980] str=&#39;\w8&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4b40] str=&#39;\a&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4c60] str=&#39;\w9&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:61</a>.0-61.0&gt; [0x24c4e60] str=&#39;\Ue&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c5660] str=&#39;\work_three&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:63</a>.0-63.0&gt; [0x24c5920] str=&#39;\Ug&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c5aa0] str=&#39;\work_three&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c5e20] str=&#39;\w1&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c5fa0] str=&#39;\w2&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6230] str=&#39;\w3&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c63b0] str=&#39;\w4&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6530] str=&#39;\w5&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c66b0] str=&#39;\w6&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6830] str=&#39;\w7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c69b0] str=&#39;\w8&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6b30] str=&#39;\w9&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c6fb0]
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:65</a>.0-65.0&gt; [0x24c70d0] str=&#39;$display&#39;
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:65</a>.0-65.0&gt; [0x24c73d0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24bf1b0] str=&#39;\work_main&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:48</a>.0-48.0&gt; [0x24bf3f0] str=&#39;\U1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24bf820] str=&#39;\work_none&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:49</a>.0-49.0&gt; [0x24bfd50] str=&#39;\U2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c0030] str=&#39;\work_empty&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:50</a>.0-50.0&gt; [0x24c0330] str=&#39;\U3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c0840] str=&#39;\work_one&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:51</a>.0-51.0&gt; [0x24c0b20] str=&#39;\U4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c0ca0] str=&#39;\work_one&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:51</a>.0-51.0&gt; [0x24c0e40] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:51</a>.0-51.0&gt; [0x24c0f60 -&gt; 0x24c5e20] str=&#39;\w1&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:52</a>.0-52.0&gt; [0x24c1120] str=&#39;\U5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c12c0] str=&#39;\work_one&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:52</a>.0-52.0&gt; [0x24c1480] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:52</a>.0-52.0&gt; [0x24c15a0 -&gt; 0x24c5fa0] str=&#39;\w2&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:53</a>.0-53.0&gt; [0x24c1760] str=&#39;\U6&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c1de0] str=&#39;\work_two&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:54</a>.0-54.0&gt; [0x24c20c0] str=&#39;\U7&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c2240] str=&#39;\work_two&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:55</a>.0-55.0&gt; [0x24c2420] str=&#39;\U8&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c2560] str=&#39;\work_two&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:55</a>.0-55.0&gt; [0x24c2760] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:55</a>.0-55.0&gt; [0x24c2880 -&gt; 0x24c6230] str=&#39;\w3&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:56</a>.0-56.0&gt; [0x24c2a40] str=&#39;\U9&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c2be0] str=&#39;\work_two&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c2f20] str=&#39;\Ua&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c3040] str=&#39;\work_two&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c31e0] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c3300 -&gt; 0x24c6530] str=&#39;\w5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c34c0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-57" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:57</a>.0-57.0&gt; [0x24c35e0 -&gt; 0x24c66b0] str=&#39;\w6&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:58</a>.0-58.0&gt; [0x24c37e0] str=&#39;\Ub&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c3980] str=&#39;\work_two&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:58</a>.0-58.0&gt; [0x24c3b60] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:58</a>.0-58.0&gt; [0x24c3c80 -&gt; 0x24c6830] str=&#39;\w7&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:59</a>.0-59.0&gt; [0x24c3e40] str=&#39;\Uc&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c3fe0] str=&#39;\work_two&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:59</a>.0-59.0&gt; [0x24c41e0] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:59</a>.0-59.0&gt; [0x24c4300 -&gt; 0x24c69b0] str=&#39;\w8&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c44c0] str=&#39;\Ud&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c4660] str=&#39;\work_two&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4860] str=&#39;\b&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4980 -&gt; 0x24c69b0] str=&#39;\w8&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4b40] str=&#39;\a&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:60</a>.0-60.0&gt; [0x24c4c60 -&gt; 0x24c6b30] str=&#39;\w9&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:61</a>.0-61.0&gt; [0x24c4e60] str=&#39;\Ue&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c5660] str=&#39;\work_three&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-63" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:63</a>.0-63.0&gt; [0x24c5920] str=&#39;\Ug&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c5aa0] str=&#39;\work_three&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c5e20] str=&#39;\w1&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c5fa0] str=&#39;\w2&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6230] str=&#39;\w3&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c63b0] str=&#39;\w4&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6530] str=&#39;\w5&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c66b0] str=&#39;\w6&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6830] str=&#39;\w7&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c69b0] str=&#39;\w8&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:46</a>.0-46.0&gt; [0x24c6b30] str=&#39;\w9&#39; basic_prep range=[0:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24c6fb0] basic_prep
        AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/blankport.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/blankport.v:65</a>.0-65.0&gt; [0x24c70d0] basic_prep
Segmentation fault

</pre>
</body>