# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memData.srcs/sources_1/new/memDatos.vhd" \
"../../../../memData.srcs/sim_1/new/tb_memDatos.vhd" \

# Do not sort compile order
nosort
