$date
	Sat Oct 22 21:40:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#880605
b100 !
1"
#880606
b100 &
b100 %
1$
#880607
0"
#880610
b10 &
b10 %
#880614
b1 &
1#
b1 %
#880618
b0 &
b0 %
0#
0$
#1832053
b11010 !
1"
#1832054
b11010 &
b11010 %
1$
#1832055
0"
#1832058
b1101 &
b1101 %
#1832062
b101000 &
b101000 %
#1832066
b10100 &
b10100 %
#1832070
b1010 &
b1010 %
#1832074
b101 &
b101 %
#1832078
b10000 &
b10000 %
#1832082
b1000 &
b1000 %
#1832086
b100 &
b100 %
#1832090
b10 &
b10 %
#1832094
b1 &
1#
b1 %
#1832098
b0 &
b0 %
0#
0$
#2819449
b10100 !
1"
#2819450
b10100 &
b10100 %
1$
#2819451
0"
#2819454
b1010 &
b1010 %
#2819458
b101 &
b101 %
#2819462
b10000 &
b10000 %
#2819466
b1000 &
b1000 %
#2819470
b100 &
b100 %
#2819474
b10 &
b10 %
#2819478
b1 &
1#
b1 %
#2819482
b0 &
b0 %
0#
0$
#4500012
