

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_120_17'
================================================================
* Date:           Fri May 10 16:25:24 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_26 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_17  |        8|        8|         1|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     110|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|       0|     150|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      76|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|      76|     305|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U174  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U175       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U176       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0| 150|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln120_fu_303_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln126_1_fu_297_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln126_fu_256_p2    |         +|   0|  0|  12|           5|           1|
    |icmp_ln120_fu_205_p2   |      icmp|   0|  0|  13|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 110|          79|          75|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add245508_fu_68          |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_76                  |   9|          2|    4|          8|
    |k_fu_72                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   75|        150|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add245508_fu_68          |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |   4|   0|    4|          0|
    |k_fu_72                  |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_120_17|  return value|
|arg1_r_8_reload       |   in|   32|     ap_none|                  arg1_r_8_reload|        scalar|
|arg1_r_9_reload       |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|arg1_r_10_reload      |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg1_r_11_reload      |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload      |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload      |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload      |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg1_r_15_reload      |   in|   32|     ap_none|                 arg1_r_15_reload|        scalar|
|arg2_r_8_reload       |   in|   32|     ap_none|                  arg2_r_8_reload|        scalar|
|arg2_r_9_reload       |   in|   32|     ap_none|                  arg2_r_9_reload|        scalar|
|arg2_r_10_reload      |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|arg2_r_11_reload      |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|arg2_r_12_reload      |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_13_reload      |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_14_reload      |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|arg2_r_15_reload      |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|add245508_out         |  out|   64|      ap_vld|                    add245508_out|       pointer|
|add245508_out_ap_vld  |  out|    1|      ap_vld|                    add245508_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------+--------------+

