<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_stm32f1xx__hal__gpio__ex_8h" xml:lang="en-US">
<title>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h File Reference</title>
<indexterm><primary>Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio_ex.h</primary></indexterm>
<para>

<para>Header file of GPIO HAL Extension module. </para>
 
</para>
<programlisting>#include &quot;stm32f1xx_hal_def.h&quot;
</programlisting><simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga1caf81a3226da92f477e6fd15cfef16b">AFIO_EVENTOUT_PIN_0</link>   <link linkend="_group___peripheral___registers___bits___definition_1gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gae2d151889f9f4b65ce6547aa80dca582">AFIO_EVENTOUT_PIN_1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga20d5efc2e37b380ba6acab899fac25ec">AFIO_EVENTOUT_PIN_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gac6eb85f0eff1513ba213dc9d1c0af35b">AFIO_EVENTOUT_PIN_3</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gaa2a1db689ed0a7b46f5ed773a2e54d54">AFIO_EVENTOUT_PIN_4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gaa96afd6502080bd3d6cd68e6e06e7bfa">AFIO_EVENTOUT_PIN_5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gae9b4ddb2c1bd1c343d396983148f1522">AFIO_EVENTOUT_PIN_6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga999cd9c3ce9821b73e7610f11da7258f">AFIO_EVENTOUT_PIN_7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gaed7094c896c9284edbb2267a74e148a6">AFIO_EVENTOUT_PIN_8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gacb2d76e8d7197ff9f65634034cb47ca1">AFIO_EVENTOUT_PIN_9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga2890d890882a1d2c32fc2a4d47117bfb">AFIO_EVENTOUT_PIN_10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1gaf36cec461fe61b6060137724f6ad3148">AFIO_EVENTOUT_PIN_11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga736b25c4c65a79dc259a6b7592c46d2a">AFIO_EVENTOUT_PIN_12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga990d0bda08e8837940fe244359e04da9">AFIO_EVENTOUT_PIN_13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga32432319feb5904520558d1ed5c74c81">AFIO_EVENTOUT_PIN_14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_i_n_1ga09637caad04c7fb41cf804489e5d6037">AFIO_EVENTOUT_PIN_15</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_AFIO_EVENTOUT_PIN</emphasis>(__PIN__)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t_1ga923160935b624e039735fb52e0e3f848">AFIO_EVENTOUT_PORT_A</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t_1ga6fcb0bbd79fa6194d268c8eda55637b8">AFIO_EVENTOUT_PORT_B</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t_1gafed308a7c2b954b28e89b11e4087a6ea">AFIO_EVENTOUT_PORT_C</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t_1gac7639a5273dd5f7be582b41b5d5e71b6">AFIO_EVENTOUT_PORT_D</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___e_v_e_n_t_o_u_t___p_o_r_t_1ga0aeff714f7ceb462a26915788adddefb">AFIO_EVENTOUT_PORT_E</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</link></para>
</listitem>
            <listitem><para>#define <emphasis role="strong">IS_AFIO_EVENTOUT_PORT</emphasis>(__PORT__)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gab8c66251f12d7d4b574b1257c73b5c70">__HAL_AFIO_REMAP_SPI1_ENABLE</link>()   AFIO_REMAP_ENABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</link>)</para>

<para>Enable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga8fceca9b4e97561de6d1a9b6deb28550">__HAL_AFIO_REMAP_SPI1_DISABLE</link>()   AFIO_REMAP_DISABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</link>)</para>

<para>Disable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gaa792242eacda833df7db47017594e3ea">__HAL_AFIO_REMAP_I2C1_ENABLE</link>()   AFIO_REMAP_ENABLE(<link linkend="_group___peripheral___registers___bits___definition_1gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</link>)</para>

<para>Enable the remapping of I2C1 alternate function SCL and SDA. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gaec219c2e592b079df38e12bb793de5e5">__HAL_AFIO_REMAP_I2C1_DISABLE</link>()   AFIO_REMAP_DISABLE(<link linkend="_group___peripheral___registers___bits___definition_1gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</link>)</para>

<para>Disable the remapping of I2C1 alternate function SCL and SDA. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga19df3a1377356ba59a8abc04bcf2b859">__HAL_AFIO_REMAP_USART1_ENABLE</link>()   AFIO_REMAP_ENABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</link>)</para>

<para>Enable the remapping of USART1 alternate function TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga5fd5cd3f1f121c8c310f6b1a390b7b51">__HAL_AFIO_REMAP_USART1_DISABLE</link>()   AFIO_REMAP_DISABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</link>)</para>

<para>Disable the remapping of USART1 alternate function TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gaed981d1451f0a7514a57d9d7a90fba04">__HAL_AFIO_REMAP_USART2_ENABLE</link>()   AFIO_REMAP_ENABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</link>)</para>

<para>Enable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gaf72cbf8c2a79923d868d1203b8c133f4">__HAL_AFIO_REMAP_USART2_DISABLE</link>()   AFIO_REMAP_DISABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</link>)</para>

<para>Disable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gaed50d157afc9236c3f6cab368e6fa29b">__HAL_AFIO_REMAP_USART3_ENABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga176ae8487c80d60664759a295961de31">__HAL_AFIO_REMAP_USART3_PARTIAL</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga5c6210874efbd3f2b6a56993ecbf6a28">AFIO_MAPR_USART3_REMAP_PARTIALREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga4c86c7456cb7eda460d258245bb2e446">__HAL_AFIO_REMAP_USART3_DISABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga3073257d802e1b73df5185ea8d463151">AFIO_MAPR_USART3_REMAP_NOREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga7c76f3731fc0fc0004c4d294bc3db3dd">AFIO_MAPR_USART3_REMAP_FULLREMAP</link>)</para>

<para>Disable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gaef7a1246d22973634c293094a2418200">__HAL_AFIO_REMAP_TIM1_ENABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga4e4fec9496a03c10c94f0f4e8d940b08">__HAL_AFIO_REMAP_TIM1_PARTIAL</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga0d5d38cb3fbb600d76fdd4625e3d700c">__HAL_AFIO_REMAP_TIM1_DISABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</link>)</para>

<para>Disable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gad5ea791926cf2e879de0fd08cb129775">__HAL_AFIO_REMAP_TIM2_ENABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gade6fd88cc370467cff853b404978190a">__HAL_AFIO_REMAP_TIM2_PARTIAL_2</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga3ffee1bceaa141be048b7f60c11c0943">__HAL_AFIO_REMAP_TIM2_PARTIAL_1</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga8bf8cf84fc099076c3ec6d7d31dd8abc">__HAL_AFIO_REMAP_TIM2_DISABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</link>)</para>

<para>Disable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR) </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga276fb7e4041131b65c5bf293180dd052">__HAL_AFIO_REMAP_TIM3_ENABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM3 alternate function channels 1 to 4. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga207839eb8e1b063b22c2e579faec4183">__HAL_AFIO_REMAP_TIM3_PARTIAL</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</link>)</para>

<para>Enable the remapping of TIM3 alternate function channels 1 to 4. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gade7c509d371e710403340173b3fbfecd">__HAL_AFIO_REMAP_TIM3_DISABLE</link>()   AFIO_REMAP_PARTIAL(<link linkend="_group___peripheral___registers___bits___definition_1ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</link>, <link linkend="_group___peripheral___registers___bits___definition_1gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</link>)</para>

<para>Disable the remapping of TIM3 alternate function channels 1 to 4. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga9e9a7e0d5132518d81e0316895d4f410">__HAL_AFIO_REMAP_TIM4_ENABLE</link>()   AFIO_REMAP_ENABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</link>)</para>

<para>Enable the remapping of TIM4 alternate function channels 1 to 4. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gae59894a1c15940479146c77596176dbe">__HAL_AFIO_REMAP_TIM4_DISABLE</link>()   AFIO_REMAP_DISABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga31d7ee2e14938f50f559a79fc514f277">AFIO_MAPR_TIM4_REMAP</link>)</para>

<para>Disable the remapping of TIM4 alternate function channels 1 to 4. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga556c166ea45a713875b6a179b101fa14">__HAL_AFIO_REMAP_PD01_ENABLE</link>()   AFIO_REMAP_ENABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</link>)</para>

<para>Enable the remapping of PD0 and PD1. When the HSE oscillator is not used (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available on 100-pin and 144-pin packages, no need for remapping). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gab56e83c0681be2899477e8d9376100ab">__HAL_AFIO_REMAP_PD01_DISABLE</link>()   AFIO_REMAP_DISABLE(<link linkend="_group___peripheral___registers___bits___definition_1ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</link>)</para>

<para>Disable the remapping of PD0 and PD1. When the HSE oscillator is not used (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available on 100-pin and 144-pin packages, no need for remapping). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gae6a3cd6210ca82af1b21a56b46e40835">__HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE</link>()   AFIO_REMAP_ENABLE(AFIO_MAPR_ADC1_ETRGINJ_REMAP)</para>

<para>Enable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gabfe11a5ef987530e111e8e20a11e5be2">__HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE</link>()   AFIO_REMAP_DISABLE(AFIO_MAPR_ADC1_ETRGINJ_REMAP)</para>

<para>Disable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gad8af529aefe269d0bd67b9c4095bfed8">__HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE</link>()   AFIO_REMAP_ENABLE(AFIO_MAPR_ADC1_ETRGREG_REMAP)</para>

<para>Enable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1gac48e8a99b97904542ff0b1b9fb7ad8f5">__HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE</link>()   AFIO_REMAP_DISABLE(AFIO_MAPR_ADC1_ETRGREG_REMAP)</para>

<para>Disable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion). </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga9e3b30234057b920408944eecfbd1e40">__HAL_AFIO_REMAP_SWJ_ENABLE</link>()   AFIO_DBGAFR_CONFIG(<link linkend="_group___peripheral___registers___bits___definition_1gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</link>)</para>

<para>Enable the Serial wire JTAG configuration. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga1febef38fae374565df1b5dfdfd8c906">__HAL_AFIO_REMAP_SWJ_NONJTRST</link>()   AFIO_DBGAFR_CONFIG(<link linkend="_group___peripheral___registers___bits___definition_1gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</link>)</para>

<para>Enable the Serial wire JTAG configuration. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga31fc766920d61e6bb176500c0a4077e5">__HAL_AFIO_REMAP_SWJ_NOJTAG</link>()   AFIO_DBGAFR_CONFIG(<link linkend="_group___peripheral___registers___bits___definition_1gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</link>)</para>

<para>Enable the Serial wire JTAG configuration. </para>
</listitem>
            <listitem><para>#define <link linkend="_group___g_p_i_o_ex___a_f_i_o___a_f___r_e_m_a_p_p_i_n_g_1ga3225ff38abac044926aac7d6f1c84168">__HAL_AFIO_REMAP_SWJ_DISABLE</link>()   AFIO_DBGAFR_CONFIG(<link linkend="_group___peripheral___registers___bits___definition_1ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</link>)</para>

<para>Disable the Serial wire JTAG configuration. </para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_REMAP_ENABLE</emphasis>(REMAP_PIN)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_REMAP_DISABLE</emphasis>(REMAP_PIN)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_REMAP_PARTIAL</emphasis>(REMAP_PIN,  REMAP_PIN_MASK)</para>
</listitem>
            <listitem><para>#define <emphasis role="strong">AFIO_DBGAFR_CONFIG</emphasis>(DBGAFR_SWJCFG)</para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Functions    </title>
        <itemizedlist>
            <listitem><para>void <emphasis role="strong">HAL_GPIOEx_ConfigEventout</emphasis> (uint32_t GPIO_PortSource, uint32_t GPIO_PinSource)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_GPIOEx_EnableEventout</emphasis> (void)</para>
</listitem>
            <listitem><para>void <emphasis role="strong">HAL_GPIOEx_DisableEventout</emphasis> (void)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Header file of GPIO HAL Extension module. </para>

<para><formalpara><title>Author</title>

<para>MCD Application Team</para>
</formalpara>
<caution><title>Attention</title>

<para></para>
</caution>
<formalpara><title><informaltable frame='none'><tgroup cols='1'><colspec align='center'/><tbody><row><entry align='center'>&#169; Copyright (c) 2016 STMicroelectronics. All rights reserved.</entry></row></tbody></tgroup></informaltable></title></formalpara>
</para>

<para>This software component is licensed by ST under BSD 3-Clause license, the &quot;License&quot;; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </para>
</section>
</section>
